
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000743                       # Number of seconds simulated
sim_ticks                                   742684000                       # Number of ticks simulated
final_tick                               2261993844500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42140188                       # Simulator instruction rate (inst/s)
host_op_rate                                 42140067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              265498058                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740776                       # Number of bytes of host memory used
host_seconds                                     2.80                       # Real time elapsed on the host
sim_insts                                   117879108                       # Number of instructions simulated
sim_ops                                     117879108                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        73024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        53440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             707648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        73024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        16320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        53440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6367                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     98324456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     83588713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     21974352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67301840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1723479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1464957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     71955233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    606492129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             952825158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     98324456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     21974352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1723479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     71955233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        193977519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       548669421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            548669421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       548669421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     98324456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     83588713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     21974352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67301840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1723479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1464957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     71955233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    606492129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1501494579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6367                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 706688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  707648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              339                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     740462500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.210323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.521387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.638033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1653     39.87%     39.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1045     25.21%     65.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          467     11.26%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          248      5.98%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          164      3.96%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      2.07%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      2.00%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      1.16%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          352      8.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.417526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.480700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.565512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              9      2.32%      2.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            15      3.87%      6.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            70     18.04%     24.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            87     22.42%     46.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            61     15.72%     62.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            34      8.76%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            38      9.79%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      2.84%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            13      3.35%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             9      2.32%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            14      3.61%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      1.03%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.52%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.77%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.77%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             4      1.03%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.26%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.52%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             3      0.77%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            3      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.313482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              330     85.05%     85.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.26%     85.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44     11.34%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.09%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    235396000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               442433500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21318.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40068.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       951.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    952.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    548.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9000                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42496.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15120000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8250000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37783200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20794320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            462266865                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             38475000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631002585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            852.759493                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     60264750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     655283750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16223760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8852250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48313200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20269440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            464458230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             36552750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642982830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            868.950026                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     57236500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     658031000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               438697500     91.57%     91.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 431500      0.09%     91.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1421500      0.30%     91.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38538000      8.04%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           479088500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118236000     69.25%     69.25% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52491000     30.75%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4865                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.382334                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55274                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4865                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.361562                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.286211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   481.096122                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043528                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939641                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983169                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           287973                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          287973                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31908                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14063                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14063                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          555                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          555                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        45971                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           45971                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        45971                       # number of overall hits
system.cpu0.dcache.overall_hits::total          45971                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9441                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14023                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14023                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23464                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23464                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23464                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23464                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    289850921                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    289850921                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    320030502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    320030502                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2923747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2923747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    609881423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    609881423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    609881423                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    609881423                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69435                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69435                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69435                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69435                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228325                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228325                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.499288                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.499288                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.218310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.218310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.337928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.337928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337928                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30701.294460                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30701.294460                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22821.828567                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22821.828567                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18862.883871                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18862.883871                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25992.218846                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25992.218846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25992.218846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25992.218846                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21276                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1312                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.216463                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3489                       # number of writebacks
system.cpu0.dcache.writebacks::total             3489                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6649                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11937                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11937                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18586                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18586                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2792                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4878                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4878                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4878                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4878                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80060520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80060520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     47319922                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     47319922                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1942753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1942753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127380442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127380442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127380442                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127380442                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.140845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070253                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070253                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070253                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070253                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28674.971347                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28674.971347                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22684.526366                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22684.526366                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 19427.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19427.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26113.251743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26113.251743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26113.251743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26113.251743                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3459                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975508                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             259919                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3459                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.142816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.413880                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.561628                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.035965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84173                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84173                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36217                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36217                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36217                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36217                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36217                       # number of overall hits
system.cpu0.icache.overall_hits::total          36217                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4139                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4139                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4139                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4139                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4139                       # number of overall misses
system.cpu0.icache.overall_misses::total         4139                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    162951616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    162951616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    162951616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    162951616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    162951616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    162951616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40356                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40356                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40356                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40356                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102562                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102562                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102562                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102562                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102562                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39369.803334                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39369.803334                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39369.803334                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39369.803334                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39369.803334                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39369.803334                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          650                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          678                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          678                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3461                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3461                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3461                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    127522614                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    127522614                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    127522614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    127522614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    127522614                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    127522614                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085762                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085762                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085762                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085762                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085762                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085762                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36845.597804                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36845.597804                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36845.597804                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36845.597804                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36845.597804                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36845.597804                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               657480000     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2191000      0.32%     96.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20825000      3.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           680865500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84801000      6.99%      6.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37027500      3.05%     10.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1091840000     89.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1980                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.438247                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36323                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.344949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.619155                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.819092                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.178944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.720350                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899293                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           178076                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          178076                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25337                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          470                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34571                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34571                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34571                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34571                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3997                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4397                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8394                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8394                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8394                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8394                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    104458969                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    104458969                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    315705424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    315705424                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1370000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1370000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       135001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       135001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    420164393                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    420164393                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    420164393                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    420164393                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42965                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.136258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136258                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322574                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322574                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.134438                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134438                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.195368                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195368                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.195368                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195368                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26134.343007                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26134.343007                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71800.187401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71800.187401                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18767.123288                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18767.123288                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5625.041667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5625.041667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50055.324398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50055.324398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50055.324398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50055.324398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        24779                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              829                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.890229                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1104                       # number of writebacks
system.cpu1.dcache.writebacks::total             1104                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2506                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2506                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6270                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6270                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          633                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2124                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2124                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     33483021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     33483021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     47701364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47701364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       790250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       790250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        98999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        98999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81184385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81184385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81184385                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81184385                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.069982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.069982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049436                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049436                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049436                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049436                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22456.754527                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22456.754527                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75357.605055                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75357.605055                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20796.052632                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20796.052632                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4124.958333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4124.958333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38222.403484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38222.403484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38222.403484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38222.403484                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2204                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813556                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38359                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2204                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.404265                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.382924                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.430631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.287857                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.711779                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67701                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67701                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30269                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30269                       # number of overall hits
system.cpu1.icache.overall_hits::total          30269                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2479                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2479                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2479                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2479                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2479                       # number of overall misses
system.cpu1.icache.overall_misses::total         2479                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58294398                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58294398                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58294398                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58294398                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58294398                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58294398                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32748                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075699                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075699                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075699                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075699                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075699                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075699                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23515.287616                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23515.287616                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23515.287616                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23515.287616                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23515.287616                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23515.287616                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1006                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.916667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          274                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          274                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2205                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2205                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2205                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2205                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2205                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2205                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48648584                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48648584                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48648584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48648584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48648584                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48648584                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067332                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067332                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067332                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067332                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067332                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067332                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22062.849887                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22062.849887                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22062.849887                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22062.849887                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22062.849887                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22062.849887                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               675084000     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 433000      0.06%     99.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 629500      0.09%     99.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                4986000      0.73%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           681132500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          327.813421                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.022000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    23.791420                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.593793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.046468                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.640261                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5168                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5168                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          870                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            870                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1102                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1102                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1102                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1102                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           11                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          121                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           121                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          121                       # number of overall misses
system.cpu2.dcache.overall_misses::total          121                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5102965                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5102965                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       425504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       425504                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       242245                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       242245                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5528469                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5528469                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5528469                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5528469                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data          983                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          983                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1223                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1223                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1223                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1223                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.114954                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.114954                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.282051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.282051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.098937                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.098937                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.098937                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.098937                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45158.982301                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45158.982301                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        53188                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        53188                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 22022.272727                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22022.272727                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12071.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12071.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45689.826446                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45689.826446                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45689.826446                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45689.826446                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           46                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            5                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           47                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           47                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3005515                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3005515                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       328496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       328496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       158754                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       158754                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        75499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        75499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3334011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3334011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3334011                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3334011                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.068159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.068159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.060507                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060507                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.060507                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060507                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44858.432836                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44858.432836                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        46928                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        46928                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data        26459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 10785.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10785.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45054.202703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45054.202703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45054.202703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45054.202703                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              167                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11820                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.778443                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   450.531411                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    61.468589                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.879944                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.120056                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2429                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2429                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          932                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            932                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          932                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             932                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          932                       # number of overall hits
system.cpu2.icache.overall_hits::total            932                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          199                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          199                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          199                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           199                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          199                       # number of overall misses
system.cpu2.icache.overall_misses::total          199                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9150132                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9150132                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9150132                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9150132                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9150132                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9150132                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1131                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1131                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1131                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1131                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.175950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.175950                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.175950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.175950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.175950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.175950                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45980.562814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45980.562814                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45980.562814                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45980.562814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45980.562814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45980.562814                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          167                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          167                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7504600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7504600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7504600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7504600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7504600                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7504600                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.147657                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.147657                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.147657                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.147657                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.147657                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.147657                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44937.724551                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44937.724551                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44937.724551                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44937.724551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44937.724551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44937.724551                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               919255000     96.97%     96.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 399500      0.04%     97.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.05% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27941500      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           948024000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         818316000     84.10%     84.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           154679500     15.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12289                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.760343                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130072                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12289                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.584425                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.199558                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.560786                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.320702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.639767                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960469                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           769710                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          769710                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84592                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84592                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35717                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35717                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1241                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1241                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120309                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120309                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120309                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120309                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14939                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14939                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51350                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51350                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           27                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66289                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66289                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66289                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66289                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    528583994                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    528583994                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3637232464                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3637232464                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4539249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4539249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4165816458                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4165816458                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4165816458                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4165816458                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99531                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99531                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186598                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186598                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186598                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.150094                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.150094                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589776                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589776                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.139390                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.139390                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.355250                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.355250                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.355250                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.355250                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35382.823081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35382.823081                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70832.180409                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70832.180409                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 22583.328358                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22583.328358                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62843.253903                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62843.253903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62843.253903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62843.253903                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       240323                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4347                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.284794                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8102                       # number of writebacks
system.cpu3.dcache.writebacks::total             8102                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9383                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9383                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44574                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44574                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53957                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53957                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53957                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53957                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5556                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5556                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6776                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6776                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12332                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12332                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12332                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12332                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    181723260                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    181723260                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    546633480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    546633480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1907501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1907501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    728356740                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    728356740                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    728356740                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    728356740                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077825                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077825                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072122                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072122                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.066089                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.066089                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.066089                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.066089                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32707.570194                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32707.570194                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 80672.001181                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80672.001181                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18341.355769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18341.355769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 59062.337009                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59062.337009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 59062.337009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 59062.337009                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5965                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.815137                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108260                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5965                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.149204                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   193.758365                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   318.056772                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.378434                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.621205                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201377                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201377                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90749                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90749                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90749                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90749                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90749                       # number of overall hits
system.cpu3.icache.overall_hits::total          90749                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6955                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6955                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6955                       # number of overall misses
system.cpu3.icache.overall_misses::total         6955                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    171364120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    171364120                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    171364120                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    171364120                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    171364120                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    171364120                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97704                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97704                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97704                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97704                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071184                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071184                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071184                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071184                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071184                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071184                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24638.982027                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24638.982027                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24638.982027                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24638.982027                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24638.982027                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24638.982027                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          409                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.590909                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          986                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          986                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          986                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          986                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          986                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          986                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5969                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5969                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5969                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5969                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5969                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5969                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    132466104                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    132466104                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    132466104                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    132466104                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    132466104                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    132466104                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061093                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061093                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061093                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061093                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061093                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061093                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22192.344446                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22192.344446                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22192.344446                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22192.344446                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22192.344446                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22192.344446                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11194                       # number of replacements
system.l2.tags.tagsinuse                 16178.041070                       # Cycle average of tags in use
system.l2.tags.total_refs                       48985                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.376005                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8342.032698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       772.659191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1487.630020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       202.253843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       427.828220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1003.165144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       481.225220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       525.264538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       216.297857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   911.422351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   495.554064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   162.467511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   164.179258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     7.759754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     5.691922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   399.728681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   572.880798                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.034966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987429                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979675                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    711180                       # Number of tag accesses
system.l2.tags.data_accesses                   711180                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2257                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1802                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1906                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          974                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           90                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           39                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5084                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4008                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16160                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12701                       # number of Writeback hits
system.l2.Writeback_hits::total                 12701                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2914                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2257                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1906                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1027                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           39                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5084                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5190                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19074                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2257                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3481                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1906                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1027                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           90                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           39                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5084                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5190                       # number of overall hits
system.l2.overall_hits::total                   19074                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          662                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          298                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          255                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           77                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          881                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1543                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4944                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6393                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          790                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           77                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7081                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11337                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1203                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          980                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          298                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          790                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           77                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          881                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7081                       # number of overall misses
system.l2.overall_misses::total                 11337                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    100231250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58624500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26310250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     21772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6357500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2543750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     72956500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    134622000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       423417750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       219994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       470486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26715748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     45889250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       181500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    526236219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     599022717                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    100231250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     85340248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26310250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67661250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6357500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2725250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     72956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    660858219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1022440467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    100231250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     85340248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26310250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67661250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6357500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2725250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     72956500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    660858219                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1022440467                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2464                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5965                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5551                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21104                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12701                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12701                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9307                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1817                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5965                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30411                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1817                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5965                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30411                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.347688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.135209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.207486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.461078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.390625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.147695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.277968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234268                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.756098                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.159239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.824107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686902                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.347688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.135209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.434783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.461078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.409091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.147695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.577052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372793                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.347688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.135209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.434783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.461078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.409091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.147695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.577052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372793                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83317.747298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 88556.646526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88289.429530                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 85380.392157                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82564.935065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data       101750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82811.010216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87246.921581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85642.748786                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17856.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24443.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15176.967742                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 84011.786164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 85774.299065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        90750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 95022.791441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93699.783670                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83317.747298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 87081.885714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88289.429530                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85647.151899                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82564.935065                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 100935.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82811.010216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93328.374382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90186.157449                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83317.747298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 87081.885714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88289.429530                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85647.151899                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82564.935065                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 100935.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82811.010216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93328.374382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90186.157449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6367                       # number of writebacks
system.l2.writebacks::total                      6367                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                239                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 239                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                239                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          655                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          255                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          835                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4705                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6393                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11098                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     80616000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     49921500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19782500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17983500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1393000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1442750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     58889250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    114923000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    344951500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       195511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        74504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       162508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       557030                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        38001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       144507                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22772252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     39245750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    457910281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    520085283                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     80616000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72693752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19782500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57229250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1393000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1599750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     58889250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    572833281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    865036783                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     80616000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72693752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19782500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57229250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1393000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1599750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     58889250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    572833281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    865036783                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2951000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2951000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.329769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.115699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.200163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.119760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.234375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.139983                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.277067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222944                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.756098                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.159239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.824107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686902                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.329769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.115699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.429829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.119760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.257576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.139983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.576644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.329769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.115699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.429829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.119760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.257576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.139983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.576644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364934                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70653.812445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76216.030534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77578.431373                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73103.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        69650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96183.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70526.047904                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74722.366710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73315.940489                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17773.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18056.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17968.709677                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19000.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18063.375000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 71610.855346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 73356.542056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        78500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 82685.135609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81352.304552                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70653.812445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74710.947585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77578.431373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73276.888604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        69650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94102.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70526.047904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80954.392453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77945.285907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70653.812445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74710.947585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77578.431373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73276.888604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        69650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94102.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70526.047904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80954.392453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77945.285907                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210785.714286                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210785.714286                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4705                       # Transaction distribution
system.membus.trans_dist::ReadResp               4704                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6367                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              189                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6353                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1115248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              188                       # Total snoops (count)
system.membus.snoop_fanout::samples             17706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17706                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46191500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58441680                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62446                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50787                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3830                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        45990                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          16981                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    36.923244                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3971                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          153                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49546                       # DTB read hits
system.switch_cpus0.dtb.read_misses               416                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11069                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31255                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5412                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80801                       # DTB hits
system.switch_cpus0.dtb.data_misses               466                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16481                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12689                       # ITB hits
system.switch_cpus0.itb.fetch_misses              196                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12885                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  373593                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                307086                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62446                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        20952                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               161311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9760                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3887                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40357                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       276427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.486078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          220419     79.74%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4215      1.52%     81.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6277      2.27%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3782      1.37%     84.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9612      3.48%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2845      1.03%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3192      1.15%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1534      0.55%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24551      8.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       276427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167150                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.821980                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85370                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       141083                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            39948                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5773                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4252                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3202                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          644                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        260725                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4252                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89150                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          37802                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74071                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41628                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        29523                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        247005                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3006                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3591                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         18138                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       167713                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       310628                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       310414                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113288                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           54425                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5776                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          968                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38460                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8385                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4193                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            223034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           209836                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        64201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4766                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       276427                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.759101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.462693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       192967     69.81%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31707     11.47%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17253      6.24%     87.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12696      4.59%     92.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11245      4.07%     96.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5373      1.94%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3265      1.18%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1268      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          653      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       276427                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            457      6.37%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4283     59.70%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2434     33.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122004     58.14%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          187      0.09%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           49      0.02%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52222     24.89%     83.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32053     15.28%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        209836                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.561670                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7174                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034189                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       702954                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       294231                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       196575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          652                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          400                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        216662                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            348                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2115                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15130                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5438                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6337                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4252                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14970                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        10827                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       234598                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50054                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34167                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5525                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        10501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4139                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       205946                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50124                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3890                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4487                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81494                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28280                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31370                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.551258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                198256                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               196865                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94649                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122073                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526950                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775348                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        64869                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3799                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       264890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.637163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       206318     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26898     10.15%     88.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10042      3.79%     91.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4398      1.66%     93.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4258      1.61%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1964      0.74%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2416      0.91%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1514      0.57%     97.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7082      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       264890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168778                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63653                       # Number of memory references committed
system.switch_cpus0.commit.loads                34924                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23255                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162768                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97480     57.76%     59.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35901     21.27%     80.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29012     17.19%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168778                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7082                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              488749                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             478936                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              583893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165909                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165909                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.251795                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.251795                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444090                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444090                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          268828                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138031                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12101                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52485                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44166                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2401                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35337                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15381                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    43.526615                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3034                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          148                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36026                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1018                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3471                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15498                       # DTB write hits
system.switch_cpus1.dtb.write_misses              188                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1255                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51524                       # DTB hits
system.switch_cpus1.dtb.data_misses              1206                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4726                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8300                       # ITB hits
system.switch_cpus1.itb.fetch_misses              338                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8638                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  264343                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                254826                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52485                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18415                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7802                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5924                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32749                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       238906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.426274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          192200     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2314      0.97%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6925      2.90%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2488      1.04%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7987      3.34%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1760      0.74%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5119      2.14%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1168      0.49%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18945      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       238906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.198549                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.963998                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58794                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138738                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33530                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4279                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3564                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2071                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        205529                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3564                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           62018                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21393                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92468                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34694                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        24768                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        190961                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           339                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           250                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         14586                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       131971                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       226904                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       226660                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97224                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34747                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10086                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          822                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33842                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2410                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165224                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          442                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        42890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       238906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.691586                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.356618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       172772     72.32%     72.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22415      9.38%     81.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        13850      5.80%     87.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13370      5.60%     93.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11229      4.70%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2825      1.18%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1533      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          536      0.22%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          376      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       238906                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             93      1.55%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4162     69.24%     70.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1756     29.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102575     62.08%     62.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          108      0.07%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        39868     24.13%     86.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16151      9.78%     96.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165224                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.625036                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               6011                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036381                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       575111                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       219905                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          696                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          358                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        170858                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            371                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          663                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10971                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3124                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6608                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3564                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5855                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13663                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181392                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35584                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17310                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5411                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13540                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3222                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162188                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37623                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3036                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4249                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53507                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23516                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15884                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613551                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                154852                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               152887                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69111                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86206                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.578366                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.801696                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42465                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2877                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       230960                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.593475                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.602945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180060     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24785     10.73%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11266      4.88%     93.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2760      1.20%     94.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2041      0.88%     95.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1416      0.61%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1004      0.43%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          820      0.36%     97.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6808      2.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       230960                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137069                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38799                       # Number of memory references committed
system.switch_cpus1.commit.loads                24613                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             19955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.06%      2.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87770     64.03%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25673     18.73%     84.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14196     10.36%     95.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.73%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137069                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6808                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              397014                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             367139                       # The number of ROB writes
system.switch_cpus1.timesIdled                    903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  25437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              684641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.969006                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.969006                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.507870                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.507870                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202551                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111650                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15637                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1999                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1473                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          214                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1553                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            229                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    14.745654                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            174                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1066                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                340                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1406                       # DTB hits
system.switch_cpus2.dtb.data_misses                10                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                146                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            148                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   15853                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8412                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1999                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          403                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            486                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1131                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.918541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.344084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7729     84.40%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              61      0.67%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             138      1.51%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             112      1.22%     87.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             185      2.02%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              98      1.07%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              68      0.74%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              35      0.38%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             732      7.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.126096                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.530625                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3252                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4619                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              974                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          106                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           206                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          119                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6197                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           78                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           206                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3331                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            790                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3566                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1005                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          259                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5641                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             3                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents           115                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4129                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6419                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6417                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1502                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2627                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              749                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          272                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           47                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3859                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           38                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9158                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.421380                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.082735                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7411     80.92%     80.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          794      8.67%     89.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          387      4.23%     93.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          223      2.44%     96.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          191      2.09%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           88      0.96%     99.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           35      0.38%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           24      0.26%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            5      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9158                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              4      3.39%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            84     71.19%     74.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           30     25.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2229     57.76%     57.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.16%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1167     30.24%     88.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          363      9.41%     97.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3859                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.243424                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                118                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030578                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17032                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8019                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          3977                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           28                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          935                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          223                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           206                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            637                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          148                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5105                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           83                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1424                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          479                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          238                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          219                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3665                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1074                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          194                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1419                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             521                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               345                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.231187                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3518                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3443                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1530                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             1977                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.217183                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.773900                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         2997                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          198                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8590                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.246217                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.927469                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7634     88.87%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          501      5.83%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          197      2.29%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           97      1.13%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           48      0.56%     98.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           34      0.40%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           24      0.28%     99.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.20%     99.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           38      0.44%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8590                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2115                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2115                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   745                       # Number of memory references committed
system.switch_cpus2.commit.loads                  489                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               322                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2013                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.61%      0.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1233     58.30%     58.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.24%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          514     24.30%     83.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     12.10%     95.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2115                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           38                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13636                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10793                       # The number of ROB writes
system.switch_cpus2.timesIdled                     92                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   6695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              933750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2102                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.541865                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.541865                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.132593                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.132593                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4338                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2646                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9709                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         131895                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       107766                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7110                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        87204                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          50866                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.329893                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8317                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          216                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116615                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1683                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46365                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93823                       # DTB write hits
system.switch_cpus3.dtb.write_misses              980                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18814                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210438                       # DTB hits
system.switch_cpus3.dtb.data_misses              2663                       # DTB misses
system.switch_cpus3.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65179                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37554                       # ITB hits
system.switch_cpus3.itb.fetch_misses              573                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38127                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  974432                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       208844                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                765382                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             131895                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59183                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               660296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18776                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        16757                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97705                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       895582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.854620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.187896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          751196     83.88%     83.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9619      1.07%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16128      1.80%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11901      1.33%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29962      3.35%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6724      0.75%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10148      1.13%     93.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5784      0.65%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54120      6.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       895582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.135356                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.785465                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          157584                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       617646                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87145                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24609                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8597                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         6966                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          813                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        666003                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2571                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8597                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          169621                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         285569                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       179189                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99131                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       153474                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        635059                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          528                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19400                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5745                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        109990                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       421399                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       839222                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       836248                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2645                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293839                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          127552                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15615                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152399                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23323                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13708                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            583828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           545424                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1184                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       153094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        92516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       895582                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.609016                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.342531                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       678737     75.79%     75.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        82960      9.26%     85.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42319      4.73%     89.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36217      4.04%     93.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26278      2.93%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16354      1.83%     98.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8314      0.93%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2815      0.31%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1588      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       895582                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            780      4.08%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9849     51.46%     55.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8510     44.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       314076     57.58%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          546      0.10%     57.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1190      0.22%     57.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       123873     22.71%     80.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95986     17.60%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        545424                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559735                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19139                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035090                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1998722                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       746131                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       512617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8030                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4124                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3831                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        559924                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4185                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4886                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35357                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          576                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12488                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13799                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8597                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          84554                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       182578                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       608360                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119089                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100951                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9847                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           967                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       181288                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          576                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2188                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8366                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       537182                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       118813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8241                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11754                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              213801                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           71919                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94988                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.551277                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                521210                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               516448                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           253990                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           347496                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.529999                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730915                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       148777                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7543                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       870626                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.520052                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.466706                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       706660     81.17%     81.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73962      8.50%     89.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29379      3.37%     93.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13553      1.56%     94.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16517      1.90%     96.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4957      0.57%     97.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6063      0.70%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4119      0.47%     98.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15416      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       870626                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452771                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452771                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172195                       # Number of memory references committed
system.switch_cpus3.commit.loads                83732                       # Number of loads committed
system.switch_cpus3.commit.membars               2342                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58726                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435201                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257459     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86074     19.01%     78.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88530     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452771                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15416                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1448475                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1228331                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  78850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              510936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443507                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.197106                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.197106                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.455144                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.455144                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          729129                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348884                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2561                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17558                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              21952                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21951                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9347                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       221440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       141056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       186976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       381760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1303912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2759216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1073                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44252                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44252    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44252                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34834000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5434885                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7567986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3372165                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3351239                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            271400                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            126736                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9131895                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19516778                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.153613                       # Number of seconds simulated
sim_ticks                                2153612532000                       # Number of ticks simulated
final_tick                               4416345831500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 248253                       # Simulator instruction rate (inst/s)
host_op_rate                                   248253                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              279939171                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746920                       # Number of bytes of host memory used
host_seconds                                  7693.14                       # Real time elapsed on the host
sim_insts                                  1909848830                       # Number of instructions simulated
sim_ops                                    1909848830                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       508544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       113472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       173056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       112320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      9010112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    607206016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        88128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          617279232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       508544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       173056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      9010112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        88128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9779840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    167484608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       167484608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         7946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         1773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       140783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      9487594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9644988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2616947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2616947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       236135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        52689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        80356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        52154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4183720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    281947661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        40921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        31382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             286625019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       236135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        80356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4183720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        40921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4541133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77769146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77769146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77769146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       236135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        52689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        80356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        52154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4183720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    281947661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        40921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        31382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            364394165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9644988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2692019                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9644988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2692019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              617193024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   86208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               168966272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               617279232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172289216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51932                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        11051                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            581738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            610591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            609396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            621632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            588291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            575283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            579190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            615224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            607711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            626233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           627267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           607530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           613682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           599517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           576431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           603925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            163287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            162680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            163182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            162215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            161227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            161343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            162350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            165322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           162961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           166573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           186864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           174666                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       223                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2153613394500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9644988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2692019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7323870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1884945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  258428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  175451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  64736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  67264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 151172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 151380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 151608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 151628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 152016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 151997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 158781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 155187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 156538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 168619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 155819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 154027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 153091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    646                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6340099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.997912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.833714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.772663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2866515     45.21%     45.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3192272     50.35%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138550      2.19%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34317      0.54%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21985      0.35%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10284      0.16%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11856      0.19%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11649      0.18%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52671      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6340099                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       153020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.021984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.605531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2684      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3443      2.25%      4.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         21346     13.95%     17.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          5224      3.41%     21.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          6970      4.55%     25.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          8719      5.70%     31.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55         11158      7.29%     38.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63         13443      8.79%     47.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71         15256      9.97%     57.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79         15296     10.00%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87         13767      9.00%     76.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95         11390      7.44%     84.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103         8536      5.58%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111         6028      3.94%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119         3972      2.60%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127         2506      1.64%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135         1480      0.97%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143          848      0.55%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151          468      0.31%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159          237      0.15%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167          136      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           54      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           38      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        153020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       153020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.253287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.986168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      9.067834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        152435     99.62%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           266      0.17%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            79      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            47      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            26      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           21      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           15      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           13      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           21      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           22      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           14      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        153020                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 168016014566                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            348834283316                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                48218205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17422.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36172.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       286.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    286.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5205723                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  737914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     174565.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23720913720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12942958875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37379557800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8450386560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         140760253920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1308030205950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         145661547000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1676945823825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            778.131135                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 234478503180                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   71913920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1847222036820                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              24272120880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              13243716750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             38012855400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8740236960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         140760253920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1312160700690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         142038306000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1679228190600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.190192                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 228461520247                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   71913920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1853239012253                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    2210                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     43782                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9293     23.61%     23.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.01%     23.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2205      5.60%     29.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     29.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  27858     70.77%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               39362                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9293     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.02%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2205     10.60%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9292     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                20796                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2150262174000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3520000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              696653500      0.03%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 556500      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2677042500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2153639946500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.333549                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.528327                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpctx                    6      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                34942     84.05%     84.07% # number of callpals executed
system.cpu0.kern.callpal::rdps                   4414     10.62%     94.68% # number of callpals executed
system.cpu0.kern.callpal::rti                    2210      5.32%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 41572                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2217                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             8444                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          501.077251                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             661334                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8444                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            78.319991                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   501.077251                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.978667                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978667                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6873675                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6873675                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1097170                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1097170                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       558517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        558517                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        13523                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        13523                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        12146                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        12146                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1655687                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1655687                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1655687                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1655687                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18756                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18756                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13155                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13155                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          572                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          572                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1566                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1566                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        31911                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         31911                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        31911                       # number of overall misses
system.cpu0.dcache.overall_misses::total        31911                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    347200892                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    347200892                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    462140906                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    462140906                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      9712737                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9712737                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     51043434                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     51043434                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    809341798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    809341798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    809341798                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    809341798                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1115926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1115926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       571672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       571672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        14095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        14095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        13712                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        13712                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1687598                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1687598                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1687598                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1687598                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016808                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016808                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023011                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.040582                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.040582                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.114207                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.114207                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018909                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018909                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018909                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 18511.457240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18511.457240                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35130.437552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35130.437552                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 16980.309441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16980.309441                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 32594.785441                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 32594.785441                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25362.470559                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25362.470559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25362.470559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25362.470559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        11666                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          975                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              337                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    34.617211                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3294                       # number of writebacks
system.cpu0.dcache.writebacks::total             3294                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8207                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8207                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         6656                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6656                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           19                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14863                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14863                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14863                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14863                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10549                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6499                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6499                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          553                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          553                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1566                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1566                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        17048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        17048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          984                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          984                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         2547                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2547                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         3531                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         3531                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    192574843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    192574843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    225469574                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    225469574                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7935513                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7935513                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     48669566                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     48669566                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    418044417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    418044417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    418044417                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    418044417                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    221301001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    221301001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    570045000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    570045000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    791346001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    791346001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009453                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009453                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.011368                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011368                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.039234                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.039234                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.114207                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.114207                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.010102                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010102                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.010102                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010102                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18255.269978                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18255.269978                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 34692.964148                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34692.964148                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 14349.933092                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14349.933092                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 31078.905492                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 31078.905492                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24521.610570                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24521.610570                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24521.610570                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24521.610570                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224899.391260                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224899.391260                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223810.365135                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223810.365135                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224113.849051                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224113.849051                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            43172                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.361396                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             333235                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            43172                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.718776                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.361396                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998753                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998753                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2109448                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2109448                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       986147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         986147                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       986147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          986147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       986147                       # number of overall hits
system.cpu0.icache.overall_hits::total         986147                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        46989                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        46989                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        46989                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         46989                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        46989                       # number of overall misses
system.cpu0.icache.overall_misses::total        46989                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1319454809                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1319454809                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1319454809                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1319454809                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1319454809                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1319454809                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1033136                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1033136                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1033136                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1033136                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1033136                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1033136                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.045482                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.045482                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.045482                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.045482                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.045482                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.045482                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 28080.078508                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28080.078508                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 28080.078508                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28080.078508                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 28080.078508                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28080.078508                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         3813                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3813                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         3813                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3813                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         3813                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3813                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        43176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        43176                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        43176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        43176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        43176                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        43176                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1122772596                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1122772596                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1122772596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1122772596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1122772596                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1122772596                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.041791                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.041791                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.041791                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.041791                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.041791                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.041791                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 26004.553363                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26004.553363                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 26004.553363                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26004.553363                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 26004.553363                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26004.553363                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2207                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     39179                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    9048     26.26%     26.26% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2205      6.40%     32.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.00%     32.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  23201     67.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               34455                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     9048     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2205     10.86%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.00%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    9047     44.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                20301                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2150957997000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              701324000      0.03%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1138500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1623828500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2153284288000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.389940                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.589203                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   20      0.05%      0.06% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.01%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                30023     81.82%     81.88% # number of callpals executed
system.cpu1.kern.callpal::rdps                   4410     12.02%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.91% # number of callpals executed
system.cpu1.kern.callpal::rti                    2226      6.07%     99.97% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 36693                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2210                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 24                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.648649                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001810                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.021173                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         148975000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            82073000      0.00%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1782938473500     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             9212                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          499.851121                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             438569                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             9212                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.608446                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   499.851121                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.976272                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976272                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5203893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5203893                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       806843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         806843                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       431279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        431279                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7252                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6839                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6839                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1238122                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1238122                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1238122                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1238122                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        27457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        27457                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        16605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16605                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          495                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          495                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        44062                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         44062                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        44062                       # number of overall misses
system.cpu1.dcache.overall_misses::total        44062                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    536291623                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    536291623                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    370705975                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    370705975                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3959248                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3959248                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     15768640                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15768640                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    906997598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    906997598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    906997598                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    906997598                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       834300                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       834300                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       447884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       447884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1282184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1282184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1282184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1282184                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.032910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032910                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.037074                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037074                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.024744                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.024744                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.067494                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067494                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.034365                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034365                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.034365                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.034365                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 19532.054594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19532.054594                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 22324.960855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22324.960855                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 21517.652174                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21517.652174                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 31855.838384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 31855.838384                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 20584.576233                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20584.576233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 20584.576233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20584.576233                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        38751                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          242                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1600                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    24.219375                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    34.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4337                       # number of writebacks
system.cpu1.dcache.writebacks::total             4337                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14045                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14045                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12615                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12615                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        26660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        26660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        26660                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        26660                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        13412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        13412                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         3990                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3990                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          495                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          495                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        17402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        17402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        17402                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        17402                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         2207                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2207                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         2207                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2207                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    220062308                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    220062308                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     93241895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     93241895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2644251                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2644251                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     15018860                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15018860                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    313304203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    313304203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    313304203                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    313304203                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    498421500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    498421500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    498421500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    498421500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.016076                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016076                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.008909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.017348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.017348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.067494                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067494                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.013572                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013572                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.013572                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013572                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16407.866687                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16407.866687                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23368.895990                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23368.895990                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20498.069767                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20498.069767                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 30341.131313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 30341.131313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18003.919262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18003.919262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18003.919262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18003.919262                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225836.656094                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225836.656094                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225836.656094                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225836.656094                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            39463                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999990                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             253204                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39463                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.416238                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1378122                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1378122                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       626523                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         626523                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       626523                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          626523                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       626523                       # number of overall hits
system.cpu1.icache.overall_hits::total         626523                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        42805                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42805                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        42805                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42805                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        42805                       # number of overall misses
system.cpu1.icache.overall_misses::total        42805                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   1000846239                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1000846239                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   1000846239                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1000846239                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   1000846239                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1000846239                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       669328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       669328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       669328                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       669328                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       669328                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       669328                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.063952                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.063952                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.063952                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.063952                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.063952                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.063952                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23381.526434                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23381.526434                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23381.526434                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23381.526434                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23381.526434                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23381.526434                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.111111                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         3339                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3339                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         3339                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3339                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         3339                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3339                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        39466                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        39466                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        39466                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        39466                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        39466                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        39466                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    863196539                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    863196539                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    863196539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    863196539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    863196539                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    863196539                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.058964                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.058964                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.058964                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.058964                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.058964                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.058964                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21871.903385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21871.903385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21871.903385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21871.903385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21871.903385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21871.903385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  11801957                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   22622     35.11%     35.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     55      0.09%     35.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2205      3.42%     38.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     38.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  39546     61.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               64429                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    22621     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      55      0.12%     47.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2205      4.64%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   22620     47.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                47502                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2145014268500     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               45170500      0.00%     99.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              902908000      0.04%     99.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     99.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7674468000      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2153637234500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999956                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.571992                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.737277                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       427     62.34%     62.34% # number of syscalls executed
system.cpu2.kern.syscall::4                        12      1.75%     64.09% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.29%     64.38% # number of syscalls executed
system.cpu2.kern.syscall::17                      235     34.31%     98.69% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.15%     98.83% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.15%     98.98% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     99.12% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.15%     99.27% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      0.29%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.71% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   685                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  227      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                53861      4.15%      4.17% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4681      0.36%      4.53% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.53% # number of callpals executed
system.cpu2.kern.callpal::rti                    8307      0.64%      5.17% # number of callpals executed
system.cpu2.kern.callpal::callsys                 700      0.05%      5.23% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      5.23% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1229298     94.77%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1297087                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8533                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               8220                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               8219                      
system.cpu2.kern.mode_good::user                 8220                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.963202                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.981257                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       52065877500      2.42%      2.42% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2103302900000     97.58%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     227                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements         24213185                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.966796                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          541466045                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         24213185                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            22.362446                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.056302                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.910494                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999825                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2427703431                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2427703431                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    386771319                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      386771319                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    142583435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     142583435                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      6350631                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      6350631                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      6364515                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      6364515                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    529354754                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       529354754                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    529354754                       # number of overall hits
system.cpu2.dcache.overall_hits::total      529354754                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     51320734                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     51320734                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      7427404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7427404                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        52731                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        52731                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          576                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          576                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     58748138                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      58748138                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     58748138                       # number of overall misses
system.cpu2.dcache.overall_misses::total     58748138                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 2230482810394                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2230482810394                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 470231530959                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 470231530959                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1017407982                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1017407982                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      8008079                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8008079                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 2700714341353                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2700714341353                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 2700714341353                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2700714341353                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    438092053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    438092053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    150010839                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    150010839                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      6403362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      6403362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      6365091                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      6365091                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    588102892                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    588102892                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    588102892                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    588102892                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.117146                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117146                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.049512                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.049512                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008235                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008235                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000090                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000090                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.099894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.099894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.099894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43461.631129                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43461.631129                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 63310.347863                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63310.347863                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 19294.304716                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19294.304716                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 13902.914931                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13902.914931                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45971.062800                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45971.062800                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45971.062800                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45971.062800                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     29659338                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        11451                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           463855                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.940969                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.198529                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      9951320                       # number of writebacks
system.cpu2.dcache.writebacks::total          9951320                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     28747380                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     28747380                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      5826648                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      5826648                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         7002                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         7002                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     34574028                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     34574028                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     34574028                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     34574028                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data     22573354                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     22573354                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1600756                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1600756                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        45729                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        45729                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          576                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          576                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data     24174110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24174110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data     24174110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     24174110                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          560                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          560                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         3151                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         3151                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3711                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3711                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 911771312608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 911771312608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  90283738645                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  90283738645                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    693103509                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    693103509                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      7142921                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7142921                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 1002055051253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1002055051253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 1002055051253                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1002055051253                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     91537000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     91537000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    648403000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    648403000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    739940000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    739940000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.051527                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.051527                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.010671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.010671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.007141                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007141                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000090                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.041105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.041105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40391.486024                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40391.486024                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 56400.687328                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56400.687328                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 15156.760677                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15156.760677                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 12400.904514                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12400.904514                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 41451.579862                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41451.579862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 41451.579862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41451.579862                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163458.928571                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163458.928571                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 205776.896223                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 205776.896223                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 199390.999731                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 199390.999731                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         20600894                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.959634                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          590885367                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         20600894                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            28.682511                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.029995                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.929639                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000059                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999863                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1251114422                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1251114422                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    593816890                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      593816890                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    593816890                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       593816890                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    593816890                       # number of overall hits
system.cpu2.icache.overall_hits::total      593816890                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     21439819                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     21439819                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     21439819                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      21439819                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     21439819                       # number of overall misses
system.cpu2.icache.overall_misses::total     21439819                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst 284783604319                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 284783604319                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst 284783604319                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 284783604319                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst 284783604319                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 284783604319                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    615256709                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    615256709                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    615256709                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    615256709                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    615256709                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    615256709                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.034847                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.034847                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.034847                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.034847                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.034847                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.034847                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13282.929502                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13282.929502                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13282.929502                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13282.929502                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13282.929502                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13282.929502                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         5717                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.183544                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       838815                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       838815                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       838815                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       838815                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       838815                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       838815                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst     20601004                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     20601004                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst     20601004                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     20601004                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst     20601004                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     20601004                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst 247577395945                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 247577395945                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst 247577395945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 247577395945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst 247577395945                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 247577395945                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.033484                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.033484                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.033484                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.033484                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.033484                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.033484                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 12017.734473                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12017.734473                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 12017.734473                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12017.734473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 12017.734473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12017.734473                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2210                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     38620                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    8921     26.09%     26.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2205      6.45%     32.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.01%     32.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  23066     67.45%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               34195                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     8921     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2205     11.00%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.01%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    8920     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                20049                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2150998790500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              705508000      0.03%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1560000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1608724000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2153314582500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.386716                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.586314                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    9      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl                29781     81.79%     81.82% # number of callpals executed
system.cpu3.kern.callpal::rdps                   4413     12.12%     93.94% # number of callpals executed
system.cpu3.kern.callpal::rti                    2207      6.06%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 36410                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2216                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             4047                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          490.139776                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             331481                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4047                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            81.907833                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   490.139776                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.957304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4877866                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4877866                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       771293                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         771293                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       411199                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        411199                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         6745                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6745                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         6253                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         6253                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1182492                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1182492                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1182492                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1182492                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16603                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16603                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3962                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3962                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           53                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          505                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          505                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20565                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20565                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20565                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20565                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    227915697                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    227915697                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    186313207                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    186313207                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1054250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1054250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     16124421                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16124421                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    414228904                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    414228904                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    414228904                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    414228904                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       787896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       787896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       415161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       415161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         6798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         6758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1203057                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1203057                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1203057                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1203057                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021073                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021073                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009543                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009543                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.007796                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.007796                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.074726                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074726                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017094                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017094                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017094                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017094                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13727.380413                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13727.380413                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47025.039626                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47025.039626                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 19891.509434                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19891.509434                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 31929.546535                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 31929.546535                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 20142.421785                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 20142.421785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 20142.421785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 20142.421785                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        25232                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              242                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   104.264463                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu3.dcache.writebacks::total             1028                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5918                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5918                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1818                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1818                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7736                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7736                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7736                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7736                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        10685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        10685                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         2144                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2144                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          505                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          505                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12829                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12829                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12829                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12829                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2220                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2220                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         2224                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         2224                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    137225795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    137225795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     67229926                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     67229926                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       947750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       947750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     15362079                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15362079                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    204455721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    204455721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    204455721                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    204455721                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    504853000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    504853000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    505472000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    505472000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.013561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.005164                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005164                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.007061                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.007061                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.074726                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.074726                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.010664                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010664                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.010664                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010664                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12842.844642                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12842.844642                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 31357.241604                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 31357.241604                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 19744.791667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19744.791667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 30419.958416                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 30419.958416                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15936.995947                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15936.995947                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15936.995947                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15936.995947                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227411.261261                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227411.261261                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227280.575540                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227280.575540                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            37515                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.049712                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             183490                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            37515                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.891110                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.049712                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996191                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996191                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1240398                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1240398                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       561022                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         561022                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       561022                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          561022                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       561022                       # number of overall hits
system.cpu3.icache.overall_hits::total         561022                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        40419                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        40419                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        40419                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         40419                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        40419                       # number of overall misses
system.cpu3.icache.overall_misses::total        40419                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    851308708                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    851308708                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    851308708                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    851308708                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    851308708                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    851308708                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       601441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       601441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       601441                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       601441                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       601441                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       601441                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.067204                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.067204                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.067204                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.067204                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.067204                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.067204                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 21062.092283                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21062.092283                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 21062.092283                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21062.092283                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 21062.092283                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21062.092283                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         2903                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2903                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         2903                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2903                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         2903                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2903                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        37516                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        37516                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        37516                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        37516                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        37516                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        37516                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    736606235                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    736606235                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    736606235                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    736606235                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    736606235                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    736606235                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062377                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.062377                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.062377                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.062377                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.062377                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.062377                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 19634.455566                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19634.455566                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 19634.455566                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19634.455566                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 19634.455566                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19634.455566                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1708                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1708                       # Transaction distribution
system.iobus.trans_dist::WriteReq               85197                       # Transaction distribution
system.iobus.trans_dist::WriteResp              10125                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        18000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  173810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        72000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1306                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        75069                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4880957                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             17940000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               33000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1638000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2145000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           438421863                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            13221000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75392205                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                75232                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75232                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677088                       # Number of tag accesses
system.iocache.tags.data_accesses              677088                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          160                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              160                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        75072                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        75072                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          160                       # number of demand (read+write) misses
system.iocache.demand_misses::total               160                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          160                       # number of overall misses
system.iocache.overall_misses::total              160                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     19739890                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19739890                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  16390328768                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  16390328768                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     19739890                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     19739890                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     19739890                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     19739890                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          160                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            160                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          160                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             160                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          160                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            160                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123374.312500                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123374.312500                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218328.121910                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218328.121910                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123374.312500                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123374.312500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123374.312500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123374.312500                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        153017                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                23083                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.628991                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          160                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          160                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          160                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          160                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     11310000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11310000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  12486285068                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  12486285068                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     11310000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     11310000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     11310000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     11310000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70687.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70687.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166324.129742                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166324.129742                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70687.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70687.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70687.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70687.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9649571                       # number of replacements
system.l2.tags.tagsinuse                 16353.742413                       # Cycle average of tags in use
system.l2.tags.total_refs                    15335968                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9649571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.589290                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1741.173333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.648227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.835527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.432631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.027960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         2.829704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.071172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.382684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.536419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    21.253345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     3.042782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    14.202034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     8.329481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   500.821696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 14038.028967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     7.762027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     4.364426                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.106273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.030568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.856813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1735                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998108                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 889955246                       # Number of tag accesses
system.l2.tags.data_accesses                889955246                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        34443                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4695                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        33879                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4291                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst     20460093                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data     13992525                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        33050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2651                       # number of ReadReq hits
system.l2.ReadReq_hits::total                34565627                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          9959979                       # number of Writeback hits
system.l2.Writeback_hits::total               9959979                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          967                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1000                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          355                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                381                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       726994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                728893                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        34443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4740                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        33879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6102                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst     20460093                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     14719519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        33050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2694                       # number of demand (read+write) hits
system.l2.demand_hits::total                 35294520                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        34443                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4740                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        33879                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6102                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst     20460093                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     14719519                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        33050                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2694                       # number of overall hits
system.l2.overall_hits::total                35294520                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         8728                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1305                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         5584                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1480                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       140795                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      8615624                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         4462                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          876                       # number of ReadReq misses
system.l2.ReadReq_misses::total               8778854                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         5493                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1385                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1408                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8493                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1502                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          461                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          473                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2520                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       872018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              872958                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         8728                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1775                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         5584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1760                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       140795                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      9487642                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4462                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1066                       # number of demand (read+write) misses
system.l2.demand_misses::total                9651812                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         8728                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1775                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         5584                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1760                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       140795                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      9487642                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4462                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1066                       # number of overall misses
system.l2.overall_misses::total               9651812                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    711576750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    126255000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    464180000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    136782750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  12062495782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 741543218647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    348179250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     83782000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    755476470179                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     26976077                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     12233490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1218962                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     12967492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     53396021                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data     13489573                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      2507424                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15996997                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     45533250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     24270999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  80918262466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     18670999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   81006737714                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    711576750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    171788250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    464180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    161053749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  12062495782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 822461481113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    348179250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    102452999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     836483207893                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    711576750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    171788250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    464180000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    161053749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  12062495782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 822461481113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    348179250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    102452999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    836483207893                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        43171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        39463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst     20600888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data     22608149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        37512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            43344481                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      9959979                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           9959979                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         5508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9493                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          467                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          439                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2901                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1599012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1601851                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        43171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        39463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7862                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst     20600888                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     24207161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        37512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44946332                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        43171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        39463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7862                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst     20600888                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     24207161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        37512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44946332                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.202173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.141500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.256455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.006834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.381085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.118949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.248370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.202537                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.997277                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.992120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.176320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.894659                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.990112                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.987152                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.191344                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.989540                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.868666                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.912621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.133907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.545348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.815451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.544968                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.202173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.272448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.141500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.223862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.006834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.391935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.118949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.283511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214741                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.202173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.272448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.141500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.223862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.006834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.391935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.118949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.283511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214741                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 81528.041934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 96747.126437                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83126.790831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 92420.777027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85674.177222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 86069.589231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 78032.104437                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 95641.552511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86056.388474                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4910.991626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  8832.844765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5888.705314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  9209.866477                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6287.062404                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  8981.073901                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 29850.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6348.014683                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 96879.255319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 86682.139286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 92794.257075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 98268.415789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92795.687437                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 81528.041934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 96782.112676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83126.790831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 91507.811932                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85674.177222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 86687.659706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 78032.104437                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96109.755159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86665.924273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 81528.041934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 96782.112676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83126.790831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 91507.811932                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85674.177222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 86687.659706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 78032.104437                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96109.755159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86665.924273                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2541875                       # number of writebacks
system.l2.writebacks::total                   2541875                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          782                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         2880                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         3085                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               6771                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          782                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         2880                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         3085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6771                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          782                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         2880                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         3085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6771                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         7946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         2704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       140783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      8615624                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          8772083                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         5493                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          207                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1408                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8493                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         1502                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          461                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          473                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2520                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       872018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         872958                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         7946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         2704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       140783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      9487642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9645041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         7946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         2704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       140783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      9487642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9645041                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          984                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          560                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1548                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         2547                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         2207                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         3151                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2220                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10125                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         3531                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         2207                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3711                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         2224                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11673                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    550005000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    109753500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    192573000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    118222500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  10290180468                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 633828050353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     92567000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     72334500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 645253686321                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     99505267                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     25842811                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      3784152                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     26705611                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    155837841                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     26589977                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      8621652                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      1504580                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      8417929                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45134138                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     39462750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     20789501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  70100429534                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     16324501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70177006286                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    550005000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    149216250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    192573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    139012001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  10290180468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 703928479887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     92567000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     88659001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 715430692607                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    550005000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    149216250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    192573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    139012001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  10290180468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 703928479887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     92567000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     88659001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 715430692607                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    207516500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     83697000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    291776500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    536805000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    466334500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    607421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    470404000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   2080964500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    744321500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    466334500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    691118000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    470967000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2372741000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.184059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.068520                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.255935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.006834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.381085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.036708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.202381                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.997277                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.992120                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.176320                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.894659                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.990112                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.987152                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.191344                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.989540                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.868666                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.912621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.133907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.545348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.815451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544968                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.184059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.272295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.068520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.223480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.006834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.391935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.036708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.281383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.184059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.272295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.068520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.223480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.006834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.391935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.036708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.281383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214590                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69217.845457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84166.794479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71217.825444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80042.315504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73092.493185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73567.283154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67223.674655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 83334.677419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73557.635777                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18114.922083                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18659.069314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18280.927536                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18967.053267                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18348.974567                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17703.047270                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18702.065076                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17911.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17796.890063                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17910.372222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 83963.297872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 74248.217857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 80388.741441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85918.426316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80389.899956                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69217.845457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 84112.880496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 71217.825444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79118.953330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 73092.493185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 74194.249729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 67223.674655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 83798.677694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74176.013623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69217.845457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 84112.880496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 71217.825444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79118.953330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 73092.493185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 74194.249729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 67223.674655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 83798.677694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74176.013623                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210890.752033                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149458.928571                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188486.111111                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210759.717314                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211297.915723                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 192770.866392                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211893.693694                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 205527.358025                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210796.233362                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211297.915723                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 186234.977095                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211765.737410                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 203267.454810                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             8773791                       # Transaction distribution
system.membus.trans_dist::ReadResp            8773790                       # Transaction distribution
system.membus.trans_dist::WriteReq              10125                       # Transaction distribution
system.membus.trans_dist::WriteResp             10125                       # Transaction distribution
system.membus.trans_dist::Writeback           2616947                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        75072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9312                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2761                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           11051                       # Transaction distribution
system.membus.trans_dist::ReadExReq            872954                       # Transaction distribution
system.membus.trans_dist::ReadExResp           872920                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21855023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21878371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22103747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9609216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9609216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        75069                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    779959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    780034301                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               789643517                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1230                       # Total snoops (count)
system.membus.snoop_fanout::samples          12361185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                12361185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            12361185                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23773450                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         26372367151                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76076795                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        51752256887                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        2617450                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2291678                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        19537                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       970143                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         390385                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    40.239944                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         126436                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         4459                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             1183562                       # DTB read hits
system.switch_cpus0.dtb.read_misses              8735                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8735                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             654422                       # DTB write hits
system.switch_cpus0.dtb.write_misses             4360                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4360                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1837984                       # DTB hits
system.switch_cpus0.dtb.data_misses             13095                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           13095                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             254778                       # ITB hits
system.switch_cpus0.itb.fetch_misses                8                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         254786                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 8898025                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      2157058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               8489568                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2617450                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       516821                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              5500869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         150538                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles        28835                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        50830                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines          1033136                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7812966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.086600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.515598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         6357073     81.37%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           98921      1.27%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          111332      1.42%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          121915      1.56%     85.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          193226      2.47%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           75658      0.97%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           73962      0.95%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           39760      0.51%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          741119      9.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7812966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.294161                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.954096                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1575547                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5048236                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          1006309                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110356                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         72518                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        74012                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2753                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       6362403                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        15776                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         72518                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1655062                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         435282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4289114                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          1039729                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       321261                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       5933741                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         29228                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         42150                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           922                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      4053026                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      7174030                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      7171565                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          249                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      3503960                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          549065                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       288665                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16005                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1135680                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1267283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       320301                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       208445                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           5392960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       410791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          5244511                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        36524                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1054054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       480640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       314698                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7812966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.671257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.385476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      5603710     71.72%     71.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       962136     12.31%     84.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       450315      5.76%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       278939      3.57%     93.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       270230      3.46%     96.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       115069      1.47%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        68646      0.88%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        34581      0.44%     99.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        29340      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7812966                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           7055      4.20%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      4.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         93590     55.65%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        67530     40.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      3125557     59.60%     59.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        22669      0.43%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           12      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1225420     23.37%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       693447     13.22%     96.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess       177406      3.38%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       5244511                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.589402                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             168175                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.032067                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     18505805                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      6871369                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      5125497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          882                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          408                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          402                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       5412209                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            477                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        51092                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       195667                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        13989                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157407                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          987                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          753                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         72518                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         412475                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7653                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      5867024                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1779                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1267283                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747549                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       372462                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6107                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        13989                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         7372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        53952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        61324                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      5166659                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1192348                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        77852                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                63273                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1853354                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          699565                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            661006                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.580652                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               5153807                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              5125899                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          2571311                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          3529809                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.576072                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.728456                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts      1088349                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        96093                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        60568                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7622020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.626081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.569560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      5803141     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       879771     11.54%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       304633      4.00%     91.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       209870      2.75%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       102155      1.34%     95.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        75605      0.99%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        37798      0.50%     97.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        32455      0.43%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       176592      2.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7622020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      4772001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       4772001                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1661758                       # Number of memory references committed
system.switch_cpus0.commit.loads              1071616                       # Number of loads committed
system.switch_cpus0.commit.membars              29762                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            653519                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               402                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          4580351                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       112820                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        22303      0.47%      0.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      2858135     59.89%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        18209      0.38%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           12      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      1101378     23.08%     83.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       594558     12.46%     96.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess       177406      3.72%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      4772001                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       176592                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads            13274824                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           11909453                       # The number of ROB writes
system.switch_cpus0.timesIdled                  27892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1085059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          4298382403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            4749698                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              4749698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.873388                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.873388                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.533792                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.533792                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6561305                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        3789356                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              198                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             204                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        1936385                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        124556                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        1127530                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       906191                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        22777                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       475547                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         336567                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    70.774708                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          83633                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         4569                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              887532                       # DTB read hits
system.switch_cpus1.dtb.read_misses              9366                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35484                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             482405                       # DTB write hits
system.switch_cpus1.dtb.write_misses             4466                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18316                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             1369937                       # DTB hits
system.switch_cpus1.dtb.data_misses             13832                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           53800                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             117012                       # ITB hits
system.switch_cpus1.itb.fetch_misses            39695                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  17                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         156707                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 6772669                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      1571837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               5288630                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1127530                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       420200                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2334272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         139150                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles        28837                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      1936344                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        50775                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           669328                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        14014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      5991666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.882664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.252134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5034601     84.03%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           69656      1.16%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           85385      1.43%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           74804      1.25%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153500      2.56%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           61875      1.03%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64105      1.07%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           66133      1.10%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          381607      6.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      5991666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166482                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.780878                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1377983                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3683425                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           797579                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66361                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         66318                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        54785                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       4856862                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        17546                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         66318                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1441306                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101757                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3293028                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           801981                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       287276                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       4592250                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          198                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         12491                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         34139                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         20030                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands      3130196                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5504075                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5501375                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          462                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps      2766181                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          364023                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       239026                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9878                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           862860                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       924738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       534292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       162095                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        86129                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           4128719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       330068                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          4065506                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        12133                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       708347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       265490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       264294                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      5991666                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.678527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.377243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      4260270     71.10%     71.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       757531     12.64%     83.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       356099      5.94%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       228860      3.82%     93.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       195036      3.26%     96.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        96423      1.61%     98.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        51843      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28952      0.48%     99.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        16652      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      5991666                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           6736      6.55%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         55861     54.31%     60.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        40266     39.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      2471298     60.79%     60.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        16147      0.40%     61.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           63      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       917166     22.56%     83.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       500605     12.31%     96.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess       160218      3.94%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       4065506                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.600281                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             102863                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025301                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     14235828                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      5175638                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      3985434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         1847                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          973                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          824                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       4167372                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            991                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        41151                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       106668                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         9500                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        74640                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         5710                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         66318                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          75457                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10646                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      4526117                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       924738                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       534292                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       311674                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         9292                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         9500                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         8408                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        51374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        59782                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      4015491                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       897102                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        50016                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                67330                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1386268                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          537968                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            489166                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.592896                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               4002504                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              3986258                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          1968271                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2631860                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.588580                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.747863                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       742277                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        65774                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        58699                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      5856469                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.644751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.571832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4400818     75.14%     75.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       713268     12.18%     87.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       230549      3.94%     91.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       170011      2.90%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        83928      1.43%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        72616      1.24%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        32026      0.55%     97.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        25404      0.43%     97.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       127849      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      5856469                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      3775967                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       3775967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1277722                       # Number of memory references committed
system.switch_cpus1.commit.loads               818070                       # Number of loads committed
system.switch_cpus1.commit.membars              14799                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            506105                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               763                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          3620482                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        75511                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        25529      0.68%      0.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu      2283486     60.47%     61.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        13864      0.37%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           58      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       832869     22.06%     83.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       459940     12.18%     95.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess       160218      4.24%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total      3775967                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       127849                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads            10212340                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            9169576                       # The number of ROB writes
system.switch_cpus1.timesIdled                  22346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 781003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          4299794254                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts            3750444                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              3750444                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.805831                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.805831                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.553762                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.553762                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5120546                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2951288                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              427                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             382                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        1903003                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        102501                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups     1260921881                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    912939699                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect     27678451                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups    784493792                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits      618178699                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    78.799693                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       87717575                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       115269                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           476989568                       # DTB read hits
system.switch_cpus2.dtb.read_misses          34536044                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   34                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       507753036                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          189267618                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1159079                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  17                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      183188672                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           666257186                       # DTB hits
system.switch_cpus2.dtb.data_misses          35695123                       # DTB misses
system.switch_cpus2.dtb.data_acv                   51                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       690941708                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          611570466                       # ITB hits
system.switch_cpus2.itb.fetch_misses           134438                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 588                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      611704904                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4282276727                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles   1056915787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            4700672909                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches         1260921881                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    705896274                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles           3127083420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles      100254076                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              1429                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       305424                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      2433413                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        28831                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        615256710                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes     17002867                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   4236895499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.109462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.333693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      3170282855     74.83%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       147861130      3.49%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       234333105      5.53%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       141325167      3.34%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        94794734      2.24%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        34590831      0.82%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        49172586      1.16%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7       103279267      2.44%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       261255824      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   4236895499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.294451                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.097704                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       813062235                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles   2539911509                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        752717997                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     81819536                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles      49384222                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved    231896084                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       756874                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    3957426569                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      1869890                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles      49384222                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       867404775                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles     1049281554                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles   1247707323                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        772080712                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    251036913                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    3733738300                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3352118                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      36265242                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      36520096                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      20611151                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   2268241264                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   4038867396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   4037754857                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      1004083                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1208450320                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps      1059790940                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts    144192164                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      7390588                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        428868827                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    624946718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    204008846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     30790400                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     25169014                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        3104444844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded    122779815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       2512122952                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1882668                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined   1448047608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    929824922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved    106356963                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   4236895499                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.592916                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302494                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   3176087704     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    427421159     10.09%     85.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    258221502      6.09%     91.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    156083805      3.68%     94.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     95974559      2.27%     97.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     57806575      1.36%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     41091672      0.97%     99.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     13141953      0.31%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11066570      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   4236895499                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        8424668     19.51%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     19.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      22004529     50.96%     70.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     12753149     29.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       200123      0.01%      0.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1678325649     66.81%     66.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       512509      0.02%     66.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     66.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       663652      0.03%     66.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     66.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt       300176      0.01%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       100061      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    533628528     21.24%     88.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    191795540      7.63%     95.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess    106596713      4.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    2512122952                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.586633                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           43182353                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017190                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   9302787744                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   4673671096                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2409783177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      3418680                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      1750497                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      1670445                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    2553395290                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        1709892                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     34873350                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads    269814093                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses       159163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       152068                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     47621437                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       196521                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       407191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles      49384222                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      901799874                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     59078344                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   3481819973                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts     14415813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    624946718                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    204008846                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts    113619765                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents      11901231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     44870575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       152068                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect     22809975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect     23786672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts     46596647                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   2469712165                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    514292011                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     42410787                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop            254595314                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           704722692                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       587554664                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         190430681                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.576729                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            2454566139                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           2411453622                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        980869352                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1365056840                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.563124                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.718556                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts   1312153184                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     16422852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts     38737592                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   4038054313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.479439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.463954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   3359282212     83.19%     83.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    322852123      8.00%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    101733560      2.52%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     56089728      1.39%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     51445611      1.27%     96.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     28871160      0.71%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     14727740      0.36%     97.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     21509822      0.53%     97.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     81542357      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   4038054313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   1936000721                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1936000721                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             511520033                       # Number of memory references committed
system.switch_cpus2.commit.loads            355132624                       # Number of loads committed
system.switch_cpus2.commit.membars            8737065                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         400649628                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           1668491                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       1700645489                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     43912076                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass    157023799      8.11%      8.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1150549188     59.43%     67.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       504857      0.03%     67.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       662225      0.03%     67.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     67.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt       300173      0.02%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       100060      0.01%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    363869689     18.79%     86.42% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    156394030      8.08%     94.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess    106596699      5.51%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1936000721                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     81542357                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          7068099985                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6696012342                       # The number of ROB writes
system.switch_cpus2.timesIdled                8713106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               45381228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            24998510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         1779177045                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1779177045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.406886                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.406886                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.415475                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.415475                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      2926789914                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1660066318                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          1003971                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1003992                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       80132492                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      57044127                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         821178                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       611405                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19352                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       395053                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         312754                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    79.167605                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS          79461                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         4498                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              831886                       # DTB read hits
system.switch_cpus3.dtb.read_misses              8809                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            8832                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             446423                       # DTB write hits
system.switch_cpus3.dtb.write_misses             3885                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           3885                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             1278309                       # DTB hits
system.switch_cpus3.dtb.data_misses             12694                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           12717                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              72984                       # ITB hits
system.switch_cpus3.itb.fetch_misses            39193                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         112177                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 6386541                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      1460799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               4638827                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             821178                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       392215                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2162549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         130274                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                24                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        28764                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      1987607                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        50840                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           601441                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      5755735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.805949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.151878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4903384     85.19%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           63746      1.11%     86.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           76720      1.33%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           69357      1.21%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          142130      2.47%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           57971      1.01%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           60412      1.05%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           63397      1.10%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          318618      5.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      5755735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.128579                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.726344                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1376679                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      3519762                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           760372                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        36696                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         62226                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        51631                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2914                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       4419176                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        16546                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         62226                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1433708                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          62717                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3211476                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           740450                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       245158                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       4272317                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1059                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         24296                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          3942                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands      2916223                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5105276                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5102735                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          326                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps      2621500                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          294723                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       216659                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9053                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           713230                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       868712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       495559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       153798                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        81724                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           3851944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       307090                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          3800960                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        11591                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       616230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       233801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       243388                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      5755735                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.660378                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.356050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      4134831     71.84%     71.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       703032     12.21%     84.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       338053      5.87%     89.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       216807      3.77%     93.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       184119      3.20%     96.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        89161      1.55%     98.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        50438      0.88%     99.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        27860      0.48%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11434      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      5755735                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           4870      5.16%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         51717     54.79%     59.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        37809     40.05%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      2305778     60.66%     60.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        15992      0.42%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           29      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       858976     22.60%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       463422     12.19%     95.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess       156763      4.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       3800960                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.595152                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              94396                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024835                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     13462356                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      4783889                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      3749615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         1286                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          643                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          588                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       3894660                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            696                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        36960                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        95409                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         9279                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        69213                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          407                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         62226                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54698                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6934                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      4220714                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       868712                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       495559                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       290076                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            71                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         6839                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         9279                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         7001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        48740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        55741                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      3771162                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       840746                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        29798                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                61680                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1293289                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          504929                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            452543                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.590486                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               3764451                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              3750203                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          1845245                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2469261                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.587204                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.747286                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       649811                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        63702                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        55061                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      5647346                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.631133                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.543688                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      4255263     75.35%     75.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       686048     12.15%     87.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       220090      3.90%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       166586      2.95%     94.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        81235      1.44%     95.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        69643      1.23%     97.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        29552      0.52%     97.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        23658      0.42%     97.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       115271      2.04%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      5647346                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      3564227                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       3564227                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1199649                       # Number of memory references committed
system.switch_cpus3.commit.loads               773303                       # Number of loads committed
system.switch_cpus3.commit.membars              13896                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            476616                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               543                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          3416037                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        72976                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass        21423      0.60%      0.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu      2158716     60.57%     61.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult        13746      0.39%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           23      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead       787199     22.09%     83.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       426357     11.96%     95.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess       156763      4.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total      3564227                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       115271                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             9715176                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            8534301                       # The number of ROB writes
system.switch_cpus3.timesIdled                  21020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 630806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          4300242624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            3542804                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              3542804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.802680                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.802680                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.554730                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.554730                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         4796818                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2782985                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              298                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             277                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        1900904                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         99661                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           43377238                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          43377077                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10125                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10125                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          9959979                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        75216                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           10274                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13416                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1603230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1603230                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        86347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        43063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        78929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        36517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     41201892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     58387933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        75028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        24518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99934227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2762944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       646819                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2525632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       798328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   1318456832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2186163478                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2400768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       324108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3514078909                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          108826                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         55039204                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001369                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036981                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               54963828     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  75376      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55039204                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37446971468                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          66857404                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24293002                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          60898461                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          26473132                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       30932208303                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       37579085611                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57779265                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19399950                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.239186                       # Number of seconds simulated
sim_ticks                                239186310500                       # Number of ticks simulated
final_tick                               4655532142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 890462                       # Simulator instruction rate (inst/s)
host_op_rate                                   890462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               94142114                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751016                       # Number of bytes of host memory used
host_seconds                                  2540.69                       # Real time elapsed on the host
sim_insts                                  2262392307                       # Number of instructions simulated
sim_ops                                    2262392307                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1190144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     74910464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       717824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     73959232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1102976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     77180288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       738496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     74386176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          304185600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1190144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       717824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1102976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       738496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3749440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     20667456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20667456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        18596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1170476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        11216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1155613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        17234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1205942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        11539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      1162284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4752900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        322929                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             322929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4975803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    313188760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3001108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    309211810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4611368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    322678534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      3087535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    310996795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1271751713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4975803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3001108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4611368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      3087535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15675814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        86407353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86407353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        86407353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4975803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    313188760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3001108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    309211810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4611368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    322678534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      3087535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    310996795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1358159066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4752900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     322929                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4752900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   322929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              304065088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  120512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20666944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               304185600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20667456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1883                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         3743                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            286691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            290814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            308521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            283447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            298178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            307755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            302319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            323815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            288840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           292604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           293444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           293853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           292065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           298461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           294445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19614                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  239186340000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4752900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               322929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2153183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1832778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  614498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  119164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   19287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4416940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     73.519698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    69.633123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    42.223233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3956584     89.58%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       422314      9.56%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23680      0.54%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7154      0.16%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2001      0.05%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1172      0.03%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          895      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          484      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2656      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4416940                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     238.468577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.211703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.188512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            163      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           323      1.62%      2.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           601      3.02%      5.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1236      6.20%     11.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1875      9.41%     21.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2567     12.89%     33.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2725     13.68%     47.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2684     13.47%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2226     11.17%     72.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1734      8.70%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1242      6.23%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          888      4.46%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          624      3.13%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          418      2.10%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          233      1.17%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          147      0.74%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           98      0.49%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           62      0.31%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           27      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           22      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           12      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            5      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.209266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.610245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17609     88.39%     88.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              641      3.22%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1504      7.55%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      0.78%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19922                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 145654411501                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            234735980251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23755085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30657.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49407.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1271.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1271.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   582565                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74436                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                23.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      47122.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    12.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              40618224360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22162721625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56111585400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9566132400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         156382708560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1470486832200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         146667222750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1901995427295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            794.391420                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    781946750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7986940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  230417895500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40766876640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22243831500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             56338768200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             9717019200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         156382708560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1474595697150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         143062955250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1903107856500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            794.856040                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    812109250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7986940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  230387342250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     252                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1386798                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3658     34.69%     34.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    245      2.32%     37.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    290      2.75%     39.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6352     60.24%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10545                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3658     48.07%     48.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     245      3.22%     51.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     290      3.81%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3417     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7610                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            235656221000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              200068500      0.08%     98.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              141784000      0.06%     98.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2998280500      1.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        238996354000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.537941                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.721669                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     8                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  211      0.54%      0.54% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  778      1.99%      2.53% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 8738     22.36%     24.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                    494      1.26%     26.15% # number of callpals executed
system.cpu0.kern.callpal::rti                    1275      3.26%     29.42% # number of callpals executed
system.cpu0.kern.callpal::callsys                 732      1.87%     31.29% # number of callpals executed
system.cpu0.kern.callpal::rdunique              26851     68.71%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 39079                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2052                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1020                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1020                      
system.cpu0.kern.mode_good::user                 1020                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.497076                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.664062                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2167318456000     90.57%     90.57% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        225674406000      9.43%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     778                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1840060                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.104896                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16565957                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1840060                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.002944                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.104896                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998252                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998252                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         75424842                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        75424842                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     12278621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12278621                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3147576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3147576                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        53681                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        53681                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        50677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        50677                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15426197                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15426197                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15426197                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15426197                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2786784                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2786784                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        69050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        69050                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3580                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3580                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3248                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3248                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2855834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2855834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2855834                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2855834                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 190977166132                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 190977166132                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3151191627                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3151191627                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     88472429                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88472429                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     18346616                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18346616                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       127500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       127500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 194128357759                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 194128357759                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 194128357759                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 194128357759                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     15065405                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15065405                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3216626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3216626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        57261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        57261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        53925                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        53925                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18282031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18282031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18282031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18282031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.184979                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184979                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.021467                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021467                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.062521                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.062521                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.060232                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060232                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.156210                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.156210                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.156210                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.156210                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68529.590428                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68529.590428                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 45636.374033                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45636.374033                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 24712.968994                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24712.968994                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5648.588670                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5648.588670                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 67976.065051                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67976.065051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 67976.065051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67976.065051                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       622757                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        12543                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            14000                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            157                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.482643                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.891720                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       115289                       # number of writebacks
system.cpu0.dcache.writebacks::total           115289                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       954834                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       954834                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        46054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        46054                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          125                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1000888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1000888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1000888                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1000888                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1831950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1831950                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        22996                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        22996                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         3455                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3455                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1854946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1854946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1854946                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1854946                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           90                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           90                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          774                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          774                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          864                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          864                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 125507108371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 125507108371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    961591636                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    961591636                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     78322553                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     78322553                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     13502884                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13502884                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 126468700007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 126468700007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 126468700007                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 126468700007                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     20245500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     20245500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    173523505                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    173523505                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    193769005                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    193769005                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.121600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.007149                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007149                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.060338                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.060338                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.060009                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060009                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.101463                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101463                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.101463                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.101463                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 68510.116745                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68510.116745                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 41815.604279                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41815.604279                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 22669.335166                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22669.335166                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4172.708282                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4172.708282                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 68179.181500                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68179.181500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 68179.181500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68179.181500                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data       224950                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224950                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224190.574935                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224190.574935                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224269.681713                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224269.681713                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           165132                       # number of replacements
system.cpu0.icache.tags.tagsinuse          505.536878                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35120410                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           165132                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           212.680825                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   505.536878                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.987377                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.987377                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69664307                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69664307                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     34579343                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34579343                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     34579343                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34579343                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     34579343                       # number of overall hits
system.cpu0.icache.overall_hits::total       34579343                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       170214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       170214                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       170214                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        170214                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       170214                       # number of overall misses
system.cpu0.icache.overall_misses::total       170214                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   4301115131                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4301115131                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   4301115131                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4301115131                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   4301115131                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4301115131                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     34749557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34749557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     34749557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34749557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     34749557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34749557                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004898                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004898                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004898                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004898                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004898                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004898                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 25268.868195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25268.868195                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 25268.868195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25268.868195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 25268.868195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25268.868195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          662                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.480000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5021                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5021                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5021                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5021                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5021                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5021                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       165193                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       165193                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       165193                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       165193                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       165193                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       165193                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   3868923207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3868923207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   3868923207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3868923207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   3868923207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3868923207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004754                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004754                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004754                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004754                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 23420.624403                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23420.624403                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 23420.624403                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23420.624403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 23420.624403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23420.624403                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     269                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1377124                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3595     36.09%     36.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    245      2.46%     38.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    290      2.91%     41.46% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5831     58.54%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                9961                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3595     48.15%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     245      3.28%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     290      3.88%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3336     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 7466                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            236596606000     98.86%     98.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              197881500      0.08%     98.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              136496000      0.06%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2394533500      1.00%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        239325517000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.572115                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.749523                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         8     88.89%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::17                        1     11.11%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     9                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  215      0.56%      0.56% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  756      1.95%      2.51% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      2.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 8174     21.13%     23.65% # number of callpals executed
system.cpu1.kern.callpal::rdps                    498      1.29%     24.93% # number of callpals executed
system.cpu1.kern.callpal::rti                    1256      3.25%     28.18% # number of callpals executed
system.cpu1.kern.callpal::callsys                 717      1.85%     30.04% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     30.04% # number of callpals executed
system.cpu1.kern.callpal::rdunique              27060     69.96%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 38678                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1493                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                983                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                519                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1208                      
system.cpu1.kern.mode_good::user                  983                      
system.cpu1.kern.mode_good::idle                  225                      
system.cpu1.kern.mode_switch_good::kernel     0.809109                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.433526                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.806678                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3330605000      0.55%      0.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        224208165000     36.80%     37.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        381791504000     62.66%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     756                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1822706                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.789410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           16153223                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1822706                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.862221                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.789410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.997636                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997636                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74511537                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74511537                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     12127363                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12127363                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3109214                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3109214                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        53742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        53742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        49104                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        49104                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15236577                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15236577                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15236577                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15236577                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2757591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2757591                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        65532                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        65532                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3160                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3335                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3335                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2823123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2823123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2823123                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2823123                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 188457885972                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 188457885972                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2927710664                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2927710664                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     42390911                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42390911                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     18290602                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18290602                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       103501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       103501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 191385596636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 191385596636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 191385596636                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 191385596636                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     14884954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14884954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3174746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3174746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        56902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        56902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        52439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        52439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18059700                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18059700                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18059700                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18059700                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.185260                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.185260                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020642                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.055534                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.055534                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.063598                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.063598                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.156322                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156322                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.156322                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156322                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 68341.492981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68341.492981                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44676.046267                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44676.046267                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 13414.845253                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13414.845253                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5484.438381                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5484.438381                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67792.156642                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67792.156642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67792.156642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67792.156642                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       519693                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4100                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            12675                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.001420                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    47.674419                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       112425                       # number of writebacks
system.cpu1.dcache.writebacks::total           112425                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       941120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       941120                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        43705                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        43705                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       984825                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       984825                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       984825                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       984825                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1816471                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1816471                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        21827                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21827                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         3025                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3025                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3314                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3314                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      1838298                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1838298                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      1838298                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1838298                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          746                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          746                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          746                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          746                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 124094774486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 124094774486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    920028504                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    920028504                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     35389570                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35389570                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     13329398                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13329398                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        91499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        91499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 125014802990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125014802990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 125014802990                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125014802990                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    167234502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    167234502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    167234502                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    167234502                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.122034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.122034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.006875                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006875                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.053162                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.053162                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.063197                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.063197                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.101790                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101790                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.101790                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101790                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 68316.408292                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68316.408292                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 42150.937096                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42150.937096                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 11699.031405                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11699.031405                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4022.147858                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4022.147858                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 68005.733015                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68005.733015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 68005.733015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68005.733015                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224174.935657                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224174.935657                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224174.935657                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224174.935657                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           163399                       # number of replacements
system.cpu1.icache.tags.tagsinuse          503.541742                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           34228880                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           163399                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           209.480352                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   503.541742                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.983480                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.983480                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68714932                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68714932                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     34108072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34108072                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     34108072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34108072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     34108072                       # number of overall hits
system.cpu1.icache.overall_hits::total       34108072                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       167657                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       167657                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       167657                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        167657                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       167657                       # number of overall misses
system.cpu1.icache.overall_misses::total       167657                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   3641050829                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3641050829                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   3641050829                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3641050829                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   3641050829                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3641050829                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     34275729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34275729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     34275729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34275729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     34275729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34275729                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004891                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004891                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004891                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004891                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004891                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004891                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 21717.261009                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21717.261009                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 21717.261009                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21717.261009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 21717.261009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21717.261009                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          362                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         4183                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4183                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         4183                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4183                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         4183                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4183                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       163474                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       163474                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       163474                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       163474                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       163474                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       163474                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   3263902812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3263902812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   3263902812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3263902812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   3263902812                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3263902812                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004769                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004769                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004769                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004769                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 19965.883333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19965.883333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 19965.883333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19965.883333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 19965.883333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19965.883333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     214                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1417976                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4553     36.86%     36.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    245      1.98%     38.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    224      1.81%     40.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   7330     59.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12352                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4553     48.63%     48.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     245      2.62%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     224      2.39%     53.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4340     46.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 9362                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            236193774000     98.75%     98.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              197313000      0.08%     98.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               98931000      0.04%     98.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2695836000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        239185854000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.592087                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.757934                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         8      7.62%      7.62% # number of syscalls executed
system.cpu2.kern.syscall::17                        2      1.90%      9.52% # number of syscalls executed
system.cpu2.kern.syscall::71                       33     31.43%     40.95% # number of syscalls executed
system.cpu2.kern.syscall::73                       29     27.62%     68.57% # number of syscalls executed
system.cpu2.kern.syscall::74                       33     31.43%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   105                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  390      0.94%      0.94% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  769      1.85%      2.78% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      2.79% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10541     25.32%     28.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                    534      1.28%     29.38% # number of callpals executed
system.cpu2.kern.callpal::rti                    1346      3.23%     32.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                 838      2.01%     34.63% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     34.63% # number of callpals executed
system.cpu2.kern.callpal::rdunique              27219     65.37%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 41639                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2115                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1123                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1123                      
system.cpu2.kern.mode_good::user                 1123                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.530969                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.693638                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8394705500      3.51%      3.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        230791148500     96.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     769                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          1901672                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.409836                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16605595                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1901672                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.732103                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.409836                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         78025074                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        78025074                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     12620791                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12620791                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3258244                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3258244                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        58417                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        58417                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        54075                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        54075                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15879035                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15879035                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15879035                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15879035                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2878083                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2878083                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       150401                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       150401                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4111                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4111                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3372                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3372                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3028484                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3028484                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3028484                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3028484                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 195824207423                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 195824207423                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   8931853388                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8931853388                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     75499196                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     75499196                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     18305602                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18305602                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 204756060811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 204756060811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 204756060811                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 204756060811                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     15498874                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     15498874                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3408645                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3408645                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        62528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        62528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        57447                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        57447                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18907519                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18907519                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18907519                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18907519                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.185696                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.185696                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.044123                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044123                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.065747                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.065747                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.058698                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.058698                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.160174                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160174                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.160174                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160174                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 68039.805462                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68039.805462                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 59386.928199                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59386.928199                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 18365.165653                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18365.165653                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5428.707592                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5428.707592                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67610.085049                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67610.085049                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67610.085049                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67610.085049                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       872896                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4527                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18829                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            110                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.359127                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    41.154545                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       132102                       # number of writebacks
system.cpu2.dcache.writebacks::total           132102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       994257                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       994257                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       116470                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       116470                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1110727                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1110727                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1110727                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1110727                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1883826                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1883826                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        33931                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33931                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         3804                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3804                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         3357                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3357                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1917757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1917757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1917757                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1917757                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          855                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          855                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          855                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          855                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 128092155446                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 128092155446                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1841229251                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1841229251                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     60887549                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     60887549                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     13272398                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13272398                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 129933384697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 129933384697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 129933384697                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 129933384697                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    191620000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    191620000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    191620000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    191620000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.121546                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.121546                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.009954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.060837                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.060837                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.058436                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.058436                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.101428                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.101428                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.101428                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.101428                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 67995.746659                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67995.746659                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 54263.925349                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54263.925349                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 16006.190589                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16006.190589                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3953.648496                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3953.648496                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 67752.788647                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67752.788647                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 67752.788647                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 67752.788647                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 224116.959064                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224116.959064                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 224116.959064                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 224116.959064                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           193665                       # number of replacements
system.cpu2.icache.tags.tagsinuse          504.823699                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38396440                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           193665                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           198.262154                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   504.823699                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.985984                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.985984                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         71606189                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        71606189                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     35506641                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35506641                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     35506641                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35506641                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     35506641                       # number of overall hits
system.cpu2.icache.overall_hits::total       35506641                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       199579                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       199579                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       199579                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        199579                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       199579                       # number of overall misses
system.cpu2.icache.overall_misses::total       199579                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4539092508                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4539092508                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4539092508                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4539092508                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4539092508                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4539092508                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     35706220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35706220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     35706220                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35706220                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     35706220                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35706220                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005589                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005589                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005589                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005589                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005589                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005589                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 22743.337265                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22743.337265                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 22743.337265                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22743.337265                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 22743.337265                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22743.337265                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          959                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.884615                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         5829                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5829                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         5829                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5829                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         5829                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5829                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       193750                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       193750                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       193750                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       193750                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       193750                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       193750                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4052549341                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4052549341                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4052549341                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4052549341                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4052549341                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4052549341                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.005426                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005426                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.005426                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005426                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.005426                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005426                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 20916.383695                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20916.383695                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 20916.383695                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20916.383695                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 20916.383695                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20916.383695                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     234                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1384549                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    3855     34.65%     34.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    245      2.20%     36.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    305      2.74%     39.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6721     60.41%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               11126                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     3855     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     245      3.04%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     305      3.78%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    3662     45.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 8067                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            236492242000     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              195908000      0.08%     98.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              134939000      0.06%     98.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2502924000      1.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        239326013000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.544859                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.725058                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  247      0.62%      0.62% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  729      1.84%      2.46% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 9369     23.60%     26.06% # number of callpals executed
system.cpu3.kern.callpal::rdps                    500      1.26%     27.32% # number of callpals executed
system.cpu3.kern.callpal::rti                    1241      3.13%     30.44% # number of callpals executed
system.cpu3.kern.callpal::callsys                 720      1.81%     32.26% # number of callpals executed
system.cpu3.kern.callpal::rdunique              26892     67.74%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 39698                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1970                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1004                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1004                      
system.cpu3.kern.mode_good::user                 1004                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.509645                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.675185                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2167762036000     90.59%     90.59% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        225296949000      9.41%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     729                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1833210                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.949703                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           16362214                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1833210                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.925444                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   510.949703                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.997949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         75149530                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        75149530                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     12237827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12237827                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3143947                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3143947                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        53646                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        53646                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        49387                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49387                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15381774                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15381774                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15381774                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15381774                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2772892                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2772892                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        61699                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        61699                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3280                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3280                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3328                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3328                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2834591                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2834591                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2834591                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2834591                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 189567211495                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 189567211495                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2572928873                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2572928873                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     44743687                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44743687                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     18926116                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     18926116                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       101501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       101501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 192140140368                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 192140140368                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 192140140368                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 192140140368                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     15010719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15010719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3205646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3205646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        56926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        56926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        52715                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        52715                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18216365                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18216365                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18216365                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18216365                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.184727                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.184727                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.019247                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.019247                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.057619                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.057619                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.063132                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.063132                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.155607                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155607                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.155607                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155607                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68364.440986                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68364.440986                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 41701.305904                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 41701.305904                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13641.367988                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13641.367988                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5686.933894                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5686.933894                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67784.079032                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67784.079032                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67784.079032                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67784.079032                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       487675                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         4122                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12166                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    40.085073                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    47.379310                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       116019                       # number of writebacks
system.cpu3.dcache.writebacks::total           116019                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       945972                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       945972                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        39446                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        39446                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          198                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          198                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       985418                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       985418                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       985418                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       985418                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1826920                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1826920                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        22253                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22253                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         3082                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3082                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3311                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3311                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1849173                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1849173                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1849173                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1849173                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          763                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          763                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          763                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          763                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 124804101823                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 124804101823                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    869971683                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    869971683                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     36688809                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     36688809                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     13967384                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13967384                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        89499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        89499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 125674073506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 125674073506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 125674073506                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 125674073506                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    171052000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    171052000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    171052000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    171052000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.121708                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.121708                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.006942                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006942                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.054140                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.054140                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.062809                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.062809                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.101512                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.101512                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.101512                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.101512                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 68313.939211                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 68313.939211                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 39094.579742                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39094.579742                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 11904.220960                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11904.220960                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4218.479009                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4218.479009                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 67962.312615                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 67962.312615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 67962.312615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 67962.312615                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224183.486239                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224183.486239                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224183.486239                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224183.486239                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           159034                       # number of replacements
system.cpu3.icache.tags.tagsinuse          501.112472                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           34137504                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           159034                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           214.655382                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   501.112472                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.978735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         69112007                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        69112007                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     34313194                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       34313194                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     34313194                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        34313194                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     34313194                       # number of overall hits
system.cpu3.icache.overall_hits::total       34313194                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       163242                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       163242                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       163242                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        163242                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       163242                       # number of overall misses
system.cpu3.icache.overall_misses::total       163242                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   3592636876                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3592636876                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   3592636876                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3592636876                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   3592636876                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3592636876                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     34476436                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34476436                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     34476436                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34476436                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     34476436                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34476436                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004735                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004735                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004735                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004735                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004735                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004735                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 22008.042514                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22008.042514                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 22008.042514                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22008.042514                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 22008.042514                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22008.042514                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    12.625000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         4107                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4107                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         4107                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4107                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         4107                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4107                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       159135                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       159135                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       159135                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       159135                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       159135                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       159135                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   3221141676                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3221141676                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   3221141676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3221141676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   3221141676                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3221141676                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.004616                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.004616                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 20241.566444                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20241.566444                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 20241.566444                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20241.566444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 20241.566444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20241.566444                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   90                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  90                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3138                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3138                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        24970                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    24970                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6212000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              152000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3318000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4755185                       # number of replacements
system.l2.tags.tagsinuse                 16375.736028                       # Cycle average of tags in use
system.l2.tags.total_refs                    31241910                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4755185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.570072                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      199.715018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    74.211415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3947.963882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    47.501063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3899.391536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    76.669083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4169.084159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    46.784199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3914.415674                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.240965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.238000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.254461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.238917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999496                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 141805181                       # Number of tag accesses
system.l2.tags.data_accesses                141805181                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       140545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       657342                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       145681                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       655416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       170096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       682857                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       141173                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       658240                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3251350                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           475835                       # number of Writeback hits
system.l2.Writeback_hits::total                475835                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1171                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1025                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1067                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4402                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          168                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          182                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          192                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                717                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         7257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         6914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         7516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         7212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28899                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       140545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       664599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       145681                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       662330                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       170096                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       690373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       141173                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       665452                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3280249                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       140545                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       664599                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       145681                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       662330                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       170096                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       690373                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       141173                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       665452                       # number of overall hits
system.l2.overall_hits::total                 3280249                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        24590                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      1166204                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        17718                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      1151983                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        23564                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      1191685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        17872                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      1159014                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4752630                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          729                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          691                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          871                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3203                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              481                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         8640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        18873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         7585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               43251                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        24590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1174844                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        17718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1160136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        23564                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1210558                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        17872                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      1166599                       # number of demand (read+write) misses
system.l2.demand_misses::total                4795881                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        24590                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1174844                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        17718                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1160136                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        23564                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1210558                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        17872                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      1166599                       # number of overall misses
system.l2.overall_misses::total               4795881                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   2221451500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 116779581750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   1564140000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 115362925500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   2065775249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 119016954500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   1573196750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 116030573000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    474614598249                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      2676424                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      2413433                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1891454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      2858425                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9839736                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       936472                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       813978                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       812475                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       877474                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3440399                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    817506745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    785307494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   1685996720                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    726347738                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4015158697                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   2221451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 117597088495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1564140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 116148232994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   2065775249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 120702951220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   1573196750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 116756920738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     478629756946                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   2221451500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 117597088495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1564140000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 116148232994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   2065775249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 120702951220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   1573196750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 116756920738                       # number of overall miss cycles
system.l2.overall_miss_latency::total    478629756946                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       165135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1823546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       163399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      1807399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       193660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      1874542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       159045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1817254                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8003980                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       475835                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            475835                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2083                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1754                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1830                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1938                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7605                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          297                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          323                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        15897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        15067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        26389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        14797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72150                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       165135                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1839443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       163399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1822466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       193660                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1900931                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       159045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1832051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8076130                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       165135                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1839443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       163399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1822466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       193660                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1900931                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       159045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1832051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8076130                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.148908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.639525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.108434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.637371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.121677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.635721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.112371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.637783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.593783                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.437830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.415621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.377596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.449432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.421170                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.434343                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.380952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.383803                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.405573                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.401503                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.543499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.541116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.715184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.512604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.599459                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.148908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.638696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.108434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.636575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.121677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.636824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.112371                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.636772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593834                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.148908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.638696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.108434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.636575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.121677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.636824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.112371                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.636772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593834                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 90339.629931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 100136.495630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88279.715544                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 100142.906189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87666.578213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 99872.830907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 88025.780551                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 100111.450768                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 99863.569907                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2934.675439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3310.607682                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  2737.270622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3281.773823                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3072.037465                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7259.472868                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7267.660714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7453.899083                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6698.274809                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7152.596674                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 94618.836227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 96321.292040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89333.795369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 95761.072907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92833.892789                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90339.629931                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 100095.917837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88279.715544                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 100116.049320                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87666.578213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 99708.523854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 88025.780551                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 100083.165456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99800.173721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90339.629931                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 100095.917837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88279.715544                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 100116.049320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87666.578213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 99708.523854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 88025.780551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 100083.165456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99800.173721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               322929                       # number of writebacks
system.l2.writebacks::total                    322929                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         5994                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         4361                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         6502                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         4515                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         6330                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         4582                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         6333                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         4303                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              42920                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         5994                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         4362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         6502                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         4515                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         6330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         4582                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         6333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         4303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               42921                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         5994                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         4362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         6502                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         4515                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         6330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         4582                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         6333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         4303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              42921                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        18596                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      1161843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        11216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      1147468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        17234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      1187103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        11539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      1154711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4709710                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          729                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          691                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          871                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3203                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          481                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         8639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         8153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        18873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         7585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43250                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        18596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      1170482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        11216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      1155621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        17234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      1205976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        11539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      1162296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4752960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        18596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      1170482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        11216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      1155621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        17234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      1205976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        11539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      1162296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4752960                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           90                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           90                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          774                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          746                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          763                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3138                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          864                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          746                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          855                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          763                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3228                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   1515786000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data 101522585500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    897916250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data 100251566750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   1348201751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 103408070250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    923718000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data 100848738500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 410716583001                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     16453334                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     13158659                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     12435631                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     15641282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     57688906                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      2320119                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      2010103                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      1949603                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      2356620                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8636445                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    710196505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    684143006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1452410780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    632165762                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3478916053                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1515786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 102232782005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    897916250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 100935709756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1348201751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 104860481030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    923718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 101480904262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 414195499054                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1515786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 102232782005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    897916250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 100935709756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1348201751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 104860481030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    923718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 101480904262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 414195499054                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     18985500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     18985500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    163337000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    157416500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    180378500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    161001000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    662133000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    182322500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    157416500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    180378500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    161001000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    681118500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.112611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.637134                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.068642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.634873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.088991                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.633276                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.072552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.635415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.588421                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.437830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.415621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.377596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.449432                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.421170                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.434343                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.380952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.383803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.405573                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.401503                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.543436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.541116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.715184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.512604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.599446                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.112611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.636324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.068642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.634097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.088991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.634413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.072552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.634423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.588520                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.112611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.636324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.068642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.634097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.088991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.634413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.072552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.634423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.588520                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81511.400301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87380.640500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80056.726997                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87367.636178                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 78229.183649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87109.602326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 80051.824248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87336.778207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 87206.342429                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18040.936404                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18050.286694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17996.571635                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17957.843858                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18010.897908                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17985.418605                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17947.348214                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17886.266055                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17989.465649                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17955.187110                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 82208.184396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 83913.038881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 76957.069888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 83344.200659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80437.365387                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81511.400301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 87342.464049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80056.726997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87343.263714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 78229.183649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 86950.719608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 80051.824248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87310.723139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87144.747495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81511.400301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 87342.464049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80056.726997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87343.263714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 78229.183649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 86950.719608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 80051.824248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87310.723139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87144.747495                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data       210950                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210950                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211029.715762                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211014.075067                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210969.005848                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211010.484928                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211004.780115                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211021.412037                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211014.075067                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210969.005848                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211010.484928                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211003.252788                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4709800                       # Transaction distribution
system.membus.trans_dist::ReadResp            4709799                       # Transaction distribution
system.membus.trans_dist::WriteReq               3138                       # Transaction distribution
system.membus.trans_dist::WriteResp              3138                       # Transaction distribution
system.membus.trans_dist::Writeback            322929                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21295                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          12473                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3743                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43228                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43191                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9866277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9872735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9872735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        24970                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    324853056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    324878026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324878026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30062                       # Total snoops (count)
system.membus.snoop_fanout::samples           5112863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5112863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5112863                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6938495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7443849017                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        26647960574                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       58914917                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     50602061                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       550379                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10266864                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        8998648                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    87.647484                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1886628                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         2489                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            16405303                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2796969                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        18557674                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            4880892                       # DTB write hits
system.switch_cpus0.dtb.write_misses           266702                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        4795207                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            21286195                       # DTB hits
system.switch_cpus0.dtb.data_misses           3063671                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        23352881                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           34336887                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1112                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 448                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       34337999                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               460175760                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     41491744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             371795866                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           58914917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10885276                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            412056794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6576910                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              2619                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        84868                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        50257                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         5741                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         34749557                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       361442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes             35                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    456980491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.813592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.312891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       401813722     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1466787      0.32%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2031252      0.44%     88.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2039797      0.45%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         6919985      1.51%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1868434      0.41%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          951603      0.21%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1695832      0.37%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        38193079      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    456980491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.128027                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.807943                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        27883810                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    388103491                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         28438725                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      9269452                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3285013                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4696764                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     263432513                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9845                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3285013                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        32638132                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      235646581                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    124598922                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32071286                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     28740557                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     242845438                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       288522                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       9613367                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        711261                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         78339                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    172884075                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    272620903                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    193595044                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     79023848                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps     68489172                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       104394904                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     17055366                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       103127                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         63323512                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30601346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      6205664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     16654249                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1429502                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         199002108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     15641621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        126438092                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        20853                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    127010825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    114188662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     14308604                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    456980491                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.276682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.865838                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    393487382     86.11%     86.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     34509240      7.55%     93.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12348601      2.70%     96.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6308594      1.38%     97.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6377817      1.40%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1921746      0.42%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1265279      0.28%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       500460      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       261372      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    456980491                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         228629     13.39%     13.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        15507      0.91%     14.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            8      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           65      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult          970      0.06%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     14.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1028658     60.24%     74.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       433737     25.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     65890315     52.11%     52.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        12961      0.01%     52.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     52.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     15224695     12.04%     64.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       457269      0.36%     64.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      4493374      3.55%     68.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult       650631      0.51%     68.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       138907      0.11%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     20834620     16.48%     85.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5173630      4.09%     89.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess     13561690     10.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     126438092                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.274760                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1707574                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.013505                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    665210482                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    238953188                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     99626240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads     46374620                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    102705334                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     22707898                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     104924947                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       23220719                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1550410                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     18312250                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         5640                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4486                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2933045                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        45844                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3285013                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      221367874                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      4102753                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    227862795                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       297428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30601346                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      6205664                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     11583117                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       3581830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       513351                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4486                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       231330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1739384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1970714                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    125798786                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     19511517                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       639306                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             13219066                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            24662211                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        14680771                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           5150694                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.273371                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125477990                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            122334138                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         65311864                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         80585921                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.265842                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.810462                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    123605477                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      1333017                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1933735                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    439119786                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.216470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     0.931934                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    400053479     91.10%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     18189007      4.14%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383302      2.36%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2365112      0.54%     98.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2599526      0.59%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1518734      0.35%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       389362      0.09%     99.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       292923      0.07%     99.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3328341      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    439119786                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     95056082                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      95056082                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              15561715                       # Number of memory references committed
system.switch_cpus0.commit.loads             12289096                       # Number of loads committed
system.switch_cpus0.commit.membars            1235830                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8427190                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          20620858                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         68786639                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       729687                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      7423179      7.81%      7.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     37775295     39.74%     47.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        11770      0.01%     47.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     47.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     14234833     14.98%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       355354      0.37%     62.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      4283926      4.51%     67.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult       539641      0.57%     67.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv        71487      0.08%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     13524926     14.23%     82.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      3273981      3.44%     85.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess     13561690     14.27%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total     95056082                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      3328341                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           636931815                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          455187939                       # The number of ROB writes
system.switch_cpus0.timesIdled                  86383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3195269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            17816415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts           87632903                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             87632903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      5.251176                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                5.251176                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.190434                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.190434                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       125840323                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       74685788                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         29015520                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        21519961                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       33946153                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       5704092                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       56536654                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     48359107                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       543787                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10292171                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        8953403                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    86.992365                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1867593                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         2456                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            16180969                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2792581                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        18369948                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            4786260                       # DTB write hits
system.switch_cpus1.dtb.write_misses           266512                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        4720236                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            20967229                       # DTB hits
system.switch_cpus1.dtb.data_misses           3059093                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        23090184                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           33885979                       # ITB hits
system.switch_cpus1.itb.fetch_misses            47325                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 423                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       33933304                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               455769276                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     40755018                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             366443329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           56536654                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10820996                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            405231409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6524292                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             38632                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        74905                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      3027994                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         6267                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         34275729                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       337247                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            423                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    452396409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.810005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.307873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       397988884     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1459822      0.32%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1989212      0.44%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2011269      0.44%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         6858008      1.52%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1865632      0.41%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          938941      0.21%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1699690      0.38%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        37584951      8.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    452396409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.124047                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.804011                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        27648647                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    384205510                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28112054                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      9171175                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3259023                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4655031                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3147                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     260514007                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8506                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3259023                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32335776                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      233169706                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    123475523                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31713262                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     28443119                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     240303111                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       282911                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       9523717                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        650608                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         73598                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    171145679                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    269880414                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    191580996                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups     78297436                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     67936374                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103209305                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     16910408                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       101171                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         62476642                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     30288861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6129518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     16524645                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1512549                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         197044200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     15323320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125102509                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21195                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    125444798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    113224435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     14001320                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    452396409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.276533                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.865666                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    389533552     86.10%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     34219623      7.56%     93.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12200875      2.70%     96.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6219741      1.37%     97.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6318062      1.40%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1908037      0.42%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1241543      0.27%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       479586      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       275390      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    452396409                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         225713     13.40%     13.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        15668      0.93%     14.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            5      0.00%     14.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt           71      0.00%     14.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult          975      0.06%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     14.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1014157     60.20%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       428119     25.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     65164402     52.09%     52.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11176      0.01%     52.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     52.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     15108177     12.08%     64.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       450120      0.36%     64.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      4462917      3.57%     68.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult       633689      0.51%     68.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       132055      0.11%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20594577     16.46%     85.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5078623      4.06%     89.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess     13466773     10.76%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125102509                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.274486                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1684708                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.013467                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    658423900                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236059688                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     98551000                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads     45883430                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    101755812                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     22491256                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     103812120                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses       22975097                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1513182                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     18114192                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5275                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3563                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2900305                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        37512                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3259023                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      218995611                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      4071137                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    225494609                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       292235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     30288861                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6129518                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     11290662                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       3568712                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       503009                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3563                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       228809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1722345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1951154                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124492086                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19281093                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       610423                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             13127089                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24336899                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        14540657                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5055806                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.273147                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124180512                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            121042256                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         64630545                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         79735514                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.265578                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.810562                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    122406021                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1322000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1917788                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    434705924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.216917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     0.932804                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    395962642     91.09%     91.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18018282      4.14%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10312047      2.37%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2347797      0.54%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2583165      0.59%     98.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1508562      0.35%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       382887      0.09%     99.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       287867      0.07%     99.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3302675      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    434705924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94295028                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      94295028                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              15403882                       # Number of memory references committed
system.switch_cpus1.commit.loads             12174669                       # Number of loads committed
system.switch_cpus1.commit.membars            1227143                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           8361822                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          20475270                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         68203613                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       721337                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      7372306      7.82%      7.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     37453407     39.72%     47.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        10203      0.01%     47.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     14148026     15.00%     62.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       351943      0.37%     62.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      4261627      4.52%     67.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult       527807      0.56%     68.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv        70978      0.08%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     13401812     14.21%     82.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      3230146      3.43%     85.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess     13466773     14.28%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     94295028                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      3302675                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           630703673                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          451096753                       # The number of ROB writes
system.switch_cpus1.timesIdled                  85785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3372867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            22881759                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           86922722                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             86922722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      5.243385                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                5.243385                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.190717                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.190717                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       124459163                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73854085                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads         28749493                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        21323573                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads       33580793                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       5661831                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       60521517                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     51968270                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       583613                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11709065                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9453658                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    80.737941                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1910611                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2481                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            16841311                       # DTB read hits
system.switch_cpus2.dtb.read_misses           2914115                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        18926198                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            5044173                       # DTB write hits
system.switch_cpus2.dtb.write_misses           268128                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        4815727                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            21885484                       # DTB hits
system.switch_cpus2.dtb.data_misses           3182243                       # DTB misses
system.switch_cpus2.dtb.data_acv                    2                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        23741925                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           35150506                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1584                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 393                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       35152090                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               471177269                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     42834840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             380709988                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           60521517                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11364269                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            421946596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6762862                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                86                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        76310                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        62138                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         5518                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         35706220                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       439034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    468306948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.812950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.311071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       411666822     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1544927      0.33%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2204751      0.47%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2086876      0.45%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         7168445      1.53%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1867374      0.40%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          976866      0.21%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1704011      0.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        39086876      8.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    468306948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.128447                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.807997                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        28912089                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    397347425                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29183112                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      9487686                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3376636                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4791767                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4846                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     269981782                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11241                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3376636                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33782411                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      240543872                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    128184724                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32903449                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     29515856                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     248857346                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       298607                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       9797015                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        714379                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        246271                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    177117416                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    279448822                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    198869126                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     80577615                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     70633608                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106483807                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     17430635                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       119006                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         64846900                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     31421272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6317152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     17044456                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1397617                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         203959831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     16056958                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130012466                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        22750                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    129499952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    116405578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     14680350                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    468306948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.277622                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.868817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    403190598     86.10%     86.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     35339543      7.55%     93.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12634454      2.70%     96.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6473959      1.38%     97.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6543253      1.40%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1990771      0.43%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1342031      0.29%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       535627      0.11%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       256712      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    468306948                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         241875     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        15507      0.88%     14.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp           10      0.00%     14.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt           56      0.00%     14.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult         1014      0.06%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     14.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1050446     59.86%     74.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       446050     25.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     67941218     52.26%     52.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        16670      0.01%     52.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     52.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     15571345     11.98%     64.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       462151      0.36%     64.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      4597717      3.54%     68.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult       662675      0.51%     68.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       133772      0.10%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     21431020     16.48%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5341155      4.11%     89.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     13854739     10.66%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130012466                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.275931                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1754958                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.013498                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    682823604                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    244823492                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    102577661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads     47285984                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    104697266                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     23188774                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     108091377                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       23676043                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1549660                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     18701971                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         4669                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2848849                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        46893                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3376636                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      225922685                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      4418610                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    233527094                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       305948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     31421272                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6317152                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     11878324                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       3662782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       740212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         4669                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       252467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1787516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2039983                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129361396                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20064288                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       651070                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             13510305                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            25379775                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        15195684                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5315487                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.274549                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129030738                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125766435                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67132784                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         82795903                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.266920                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.810823                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    126473063                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      1376608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1996794                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    450015539                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.217970                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.935888                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    409782982     91.06%     91.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18713883      4.16%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10659210      2.37%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2451146      0.54%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2685823      0.60%     98.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1565295      0.35%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       406190      0.09%     99.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       310703      0.07%     99.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3440307      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    450015539                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98090025                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      98090025                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16187605                       # Number of memory references committed
system.switch_cpus2.commit.loads             12719302                       # Number of loads committed
system.switch_cpus2.commit.membars            1272769                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           8807509                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          21138876                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         71188151                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       749155                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      7573192      7.72%      7.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     39207514     39.97%     47.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        15613      0.02%     47.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     47.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     14594200     14.88%     62.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       360969      0.37%     62.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      4393380      4.48%     67.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult       555857      0.57%     68.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        72351      0.07%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     13992071     14.26%     82.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      3470139      3.54%     85.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     13854739     14.12%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     98090025                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      3440307                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           653245241                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          467422670                       # The number of ROB writes
system.switch_cpus2.timesIdled                  90833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2870321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             7195353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           90516837                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             90516837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      5.205410                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                5.205410                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.192108                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.192108                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       129791206                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       76798655                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         29645566                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        21990459                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       34632075                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       5829659                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       56612991                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48383160                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       549433                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10677935                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9023657                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    84.507510                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1882800                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         2438                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            16324295                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2796469                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    7                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        18463379                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            4843639                       # DTB write hits
system.switch_cpus3.dtb.write_misses           268276                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        4748944                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            21167934                       # DTB hits
system.switch_cpus3.dtb.data_misses           3064745                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        23212323                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           34041327                       # ITB hits
system.switch_cpus3.itb.fetch_misses            52301                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 578                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       34093628                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               458128907                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     40885050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             368430012                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           56612991                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10906457                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            407080665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6563062                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             54570                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        83661                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      3282089                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         5443                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         34476436                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       334368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            542                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    454673020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.810319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.308072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       399964429     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1465895      0.32%     88.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1989318      0.44%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2035456      0.45%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         6895299      1.52%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1883945      0.41%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          952780      0.21%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1725672      0.38%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        37760226      8.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    454673020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.123574                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.804206                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        27784359                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    386100780                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28294553                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      9215481                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3277847                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4688711                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         3705                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     262078975                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         8307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3277847                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        32493570                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      234417350                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    123963627                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31913866                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     28606760                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     241791003                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       281670                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       9588624                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        674323                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         63929                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    172235467                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    271693429                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    192973633                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups     78717854                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps     68366497                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103868970                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     16990563                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       100868                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         62765059                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     30501749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6210050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     16603771                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1516546                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         198340101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     15373781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        125945968                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        20215                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    126242867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    113917835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     14043195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    454673020                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.277003                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.866474                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    391408701     86.09%     86.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     34427275      7.57%     93.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12271802      2.70%     96.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6265221      1.38%     97.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6366387      1.40%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1927106      0.42%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1247134      0.27%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       479608      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       279786      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    454673020                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         226455     13.35%     13.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        15133      0.89%     14.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            1      0.00%     14.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt           63      0.00%     14.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult         1047      0.06%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     14.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1020828     60.18%     74.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       432812     25.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     65613514     52.10%     52.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        13370      0.01%     52.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     52.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     15187695     12.06%     64.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp       449827      0.36%     64.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      4487212      3.56%     68.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult       637214      0.51%     68.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       134103      0.11%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20749608     16.48%     85.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5138359      4.08%     89.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess     13535066     10.75%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     125945968                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.274914                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1696339                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.013469                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    662164282                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    237654184                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     99273193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads     46117228                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    102305658                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     22597507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     104550720                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses       23091587                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1531753                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     18240989                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5623                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3514                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2949669                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        37110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3277847                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles      220193254                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      4063566                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    226898173                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       294991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     30501749                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6210050                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     11321121                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents       3585079                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       476881                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3514                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       231136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1733360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1964496                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    125326301                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19429320                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       619667                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             13184291                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            24544212                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        14639865                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           5114892                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.273561                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             125015293                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            121870700                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         65056717                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         80323070                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.266018                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.809938                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    123034954                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      1330586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1930298                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    436889984                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.217138                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     0.933594                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    397932217     91.08%     91.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     18122659      4.15%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10351892      2.37%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2364432      0.54%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2597585      0.59%     98.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1517790      0.35%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       385851      0.09%     99.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       289280      0.07%     99.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3328278      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    436889984                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     94865319                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      94865319                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              15521141                       # Number of memory references committed
system.switch_cpus3.commit.loads             12260760                       # Number of loads committed
system.switch_cpus3.commit.membars            1233887                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           8412001                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          20553486                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         68664041                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       726591                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      7394304      7.79%      7.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     37720333     39.76%     47.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult        12377      0.01%     47.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     47.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     14211062     14.98%     62.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp       351191      0.37%     62.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      4283428      4.52%     67.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult       530028      0.56%     67.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv        70948      0.07%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     13494647     14.23%     82.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      3261935      3.44%     85.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess     13535066     14.27%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     94865319                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      3328278                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           633978089                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          453587694                       # The number of ROB writes
system.switch_cpus3.timesIdled                  85665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3455887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            20523127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts           87471015                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             87471015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      5.237494                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                5.237494                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.190931                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.190931                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       125379938                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       74389664                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads         28887144                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        21433691                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads       33747750                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5690593                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8053888                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8053886                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3138                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3138                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           475835                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25638                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         13190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          38828                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75678                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75678                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3820480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       326873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3783073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       387409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3961777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       318180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3807435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16735555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10568640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    125108906                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10457536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    123838992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12394176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    130120888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     10178880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    124682584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              547350602                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           83399                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8647395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                8647395    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8647395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4801121959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         253257293                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3023161171                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         249408688                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2995436852                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         295983407                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3123607906                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         242917824                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        3012381654                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.585181                       # Number of seconds simulated
sim_ticks                                585180512500                       # Number of ticks simulated
final_tick                               5240712654500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1749899                       # Simulator instruction rate (inst/s)
host_op_rate                                  1749899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              423669312                       # Simulator tick rate (ticks/s)
host_mem_usage                                 753064                       # Number of bytes of host memory used
host_seconds                                  1381.22                       # Real time elapsed on the host
sim_insts                                  2416994736                       # Number of instructions simulated
sim_ops                                    2416994736                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       286976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       622016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        52928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        66304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       397568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    255909504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       122752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       168960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          257627008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       286976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       397568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       122752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        860224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70379008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70379008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         6212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3998586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4025422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099672                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       490406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1062947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        90447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       113305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       679394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    437317201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       209768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       288731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             440252200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       490406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        90447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       679394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       209768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1470015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       120268885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120268885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       120268885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       490406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1062947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        90447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       113305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       679394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    437317201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       209768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       288731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            560521085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4025422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1100824                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4025422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1100824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              257609792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70397248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               257627008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70452736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   880                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2529                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            247695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            248421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            248025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            247501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            250929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            262777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            252274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            254591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           253371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           251596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           249074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           250183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           248444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             69951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            68420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            68367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            68487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67649                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  585180168000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4025422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1100824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3690392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  268585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   44824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3789164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.564420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.089945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.535021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3045687     80.38%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       609054     16.07%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       113996      3.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9557      0.25%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3380      0.09%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1327      0.04%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          913      0.02%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          483      0.01%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4767      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3789164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.927742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2560.103513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        66054     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-180223            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-196607            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66069                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.648610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.617328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.338918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         65832     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           229      0.35%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66069                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  86850881501                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            162322500251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20125765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21577.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40327.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       440.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    440.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1291562                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 4.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114153.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    26.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              54975117960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              29996344125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             71845527000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            13106363760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         194603535360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1858855613715                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         157098258750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2380480760670                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.965006                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  15162843250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19540300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  550472204750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              55056002400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              30040477500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             72000552000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            13304288880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         194603535360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1862723057445                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         153705729750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2381433643335                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.284840                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  15517887250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19540300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  550119620750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     601                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     13378                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2899     25.30%     25.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.03%     25.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    599      5.23%     30.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7958     69.44%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11460                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2897     45.29%     45.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.05%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     599      9.37%     54.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     54.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2896     45.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6396                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            584278066500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2538000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              191234000      0.03%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 403000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              897608500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        585369850000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999310                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.363911                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.558115                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   59      0.49%      0.51% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      0.52% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10155     83.64%     84.16% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1202      9.90%     94.06% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     94.07% # number of callpals executed
system.cpu0.kern.callpal::rti                     702      5.78%     99.85% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.12%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12141                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              760                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.126316                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.225204                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      585301986000     99.97%     99.97% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           179838500      0.03%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      59                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            15899                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          480.903348                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             632497                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.541040                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.903348                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939264                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.939264                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          264                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2735445                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2735445                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       394062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         394062                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       197780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        197780                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5088                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5088                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4949                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4949                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       591842                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          591842                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       591842                       # number of overall hits
system.cpu0.dcache.overall_hits::total         591842                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        24302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        24302                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        52682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        52682                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          492                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          492                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          251                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          251                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        76984                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         76984                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        76984                       # number of overall misses
system.cpu0.dcache.overall_misses::total        76984                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1247931676                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1247931676                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3406875277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3406875277                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     13727744                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13727744                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      5817652                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5817652                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4654806953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4654806953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4654806953                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4654806953                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       418364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       418364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       250462                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       250462                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5200                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5200                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       668826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       668826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       668826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       668826                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.058088                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.058088                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.210339                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.210339                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.088172                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088172                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.048269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.115103                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.115103                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.115103                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.115103                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51350.986585                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51350.986585                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64668.677670                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64668.677670                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 27901.918699                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27901.918699                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 23177.896414                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23177.896414                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60464.602424                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60464.602424                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60464.602424                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60464.602424                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       271904                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2379                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4957                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             40                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.852532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.475000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9419                       # number of writebacks
system.cpu0.dcache.writebacks::total             9419                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14809                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14809                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44334                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          137                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        59143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        59143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        59143                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        59143                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9493                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         8348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8348                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          355                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          355                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          249                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          249                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        17841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        17841                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17841                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          378                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          378                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          738                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1116                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1116                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    425089025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    425089025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    560197854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    560197854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7860005                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7860005                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      5442848                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5442848                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    985286879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    985286879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    985286879                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    985286879                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     85077000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     85077000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    165146000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    165146000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    250223000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    250223000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.022691                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022691                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.033330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.063620                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.063620                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.047885                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047885                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.026675                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026675                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.026675                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026675                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44779.208364                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44779.208364                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67105.636560                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67105.636560                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 22140.859155                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22140.859155                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 21858.827309                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21858.827309                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 55225.989519                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55225.989519                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 55225.989519                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55225.989519                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225071.428571                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225071.428571                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223775.067751                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223775.067751                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224214.157706                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224214.157706                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            18599                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.769228                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             490506                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19111                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            25.666161                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.769228                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997596                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997596                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           806777                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          806777                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       373500                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         373500                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       373500                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          373500                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       373500                       # number of overall hits
system.cpu0.icache.overall_hits::total         373500                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        20585                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20585                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        20585                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20585                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        20585                       # number of overall misses
system.cpu0.icache.overall_misses::total        20585                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    665094004                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    665094004                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    665094004                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    665094004                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    665094004                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    665094004                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       394085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       394085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       394085                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       394085                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       394085                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       394085                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.052235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.052235                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.052235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.052235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.052235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.052235                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 32309.643138                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32309.643138                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 32309.643138                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32309.643138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 32309.643138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32309.643138                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.857143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1978                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1978                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1978                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1978                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1978                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1978                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        18607                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18607                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        18607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        18607                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18607                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    566709726                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    566709726                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    566709726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    566709726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    566709726                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    566709726                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.047216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.047216                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.047216                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.047216                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.047216                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30456.802601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 30456.802601                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 30456.802601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 30456.802601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 30456.802601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 30456.802601                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     600                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     10593                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2474     26.34%     26.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    599      6.38%     32.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     32.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6317     67.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                9391                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2474     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     599     10.80%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2473     44.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5547                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            584195285000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              191626000      0.03%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 554000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              518783500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        584906248500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.391483                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.590672                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                    4      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 8191     81.97%     82.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1198     11.99%     94.00% # number of callpals executed
system.cpu1.kern.callpal::rti                     600      6.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9993                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                602                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  2                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.003322                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.006623                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45445500      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        392578745000     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1872                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.556696                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             352341                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2338                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           150.701882                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.556696                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.913197                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913197                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1359988                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1359988                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       212642                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         212642                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       115172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        115172                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1876                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1747                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1747                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       327814                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          327814                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       327814                       # number of overall hits
system.cpu1.dcache.overall_hits::total         327814                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6302                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1032                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1032                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           69                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          177                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7334                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7334                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7334                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7334                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    193756950                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    193756950                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     45379361                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     45379361                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1607498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1607498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      4521612                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4521612                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    239136311                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    239136311                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    239136311                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    239136311                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       218944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       218944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       116204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       116204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1924                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1924                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       335148                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       335148                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       335148                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       335148                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028784                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008881                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008881                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.035476                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.035476                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.091996                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.091996                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021883                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021883                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021883                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021883                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30745.311012                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30745.311012                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43972.249031                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43972.249031                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 23297.072464                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23297.072464                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 25545.830508                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 25545.830508                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32606.532724                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32606.532724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32606.532724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32606.532724                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        18391                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          418                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              170                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   108.182353                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    52.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          495                       # number of writebacks
system.cpu1.dcache.writebacks::total              495                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2696                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2696                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          372                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          372                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3068                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3068                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3606                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3606                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          660                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          660                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4266                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4266                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          600                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          600                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          600                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          600                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    106824029                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    106824029                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     22774993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     22774993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1394002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1394002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      4256388                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4256388                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    129599022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    129599022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    129599022                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    129599022                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    135482000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    135482000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    135482000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    135482000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.016470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.005680                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005680                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.034447                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034447                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.091476                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.091476                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012729                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012729                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012729                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012729                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29623.968109                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29623.968109                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 34507.565152                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34507.565152                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data        20806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 24184.022727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 24184.022727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30379.517581                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30379.517581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30379.517581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30379.517581                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225803.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225803.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225803.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225803.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            10008                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.399595                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             451935                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10520                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            42.959601                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.399595                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           354987                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          354987                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       161718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         161718                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       161718                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          161718                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       161718                       # number of overall hits
system.cpu1.icache.overall_hits::total         161718                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        10771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10771                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        10771                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10771                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        10771                       # number of overall misses
system.cpu1.icache.overall_misses::total        10771                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    281316091                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    281316091                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    281316091                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    281316091                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    281316091                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    281316091                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       172489                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       172489                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       172489                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       172489                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       172489                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       172489                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.062445                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.062445                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.062445                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.062445                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.062445                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.062445                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 26117.917649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26117.917649                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 26117.917649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26117.917649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 26117.917649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26117.917649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          113                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          762                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          762                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          762                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          762                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          762                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          762                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        10009                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10009                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        10009                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10009                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        10009                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10009                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    250268060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    250268060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    250268060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    250268060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    250268060                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    250268060                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.058027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.058027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.058027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.058027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.058027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.058027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 25004.302128                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25004.302128                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 25004.302128                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25004.302128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 25004.302128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25004.302128                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   3094698                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    8251     38.56%     38.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     38.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    599      2.80%     41.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     41.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  12546     58.63%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               21398                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     8251     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.01%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     599      3.50%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     51.76% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    8250     48.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                17102                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            583001881000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1335500      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              214774000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1258000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1498948000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        584718196500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.657580                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.799234                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     45.45%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   45      0.20%      0.21% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      0.22% # number of callpals executed
system.cpu2.kern.callpal::swpipl                20153     91.13%     91.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1203      5.44%     96.78% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     96.79% # number of callpals executed
system.cpu2.kern.callpal::rti                     644      2.91%     99.70% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      0.09%     99.79% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.02%     99.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 41      0.19%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 22115                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              690                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                638                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                639                      
system.cpu2.kern.mode_good::user                  638                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.926087                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.961596                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        3363761000      0.58%      0.58% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        581192979500     99.42%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      45                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          5521655                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.979159                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           32348247                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5522154                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.857904                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.979159                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        165207114                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       165207114                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     19892938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19892938                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     10074368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10074368                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1182827                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1182827                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1175358                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1175358                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     29967306                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        29967306                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     29967306                       # number of overall hits
system.cpu2.dcache.overall_hits::total       29967306                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      7330477                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7330477                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        77146                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        77146                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       187790                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       187790                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          242                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      7407623                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7407623                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      7407623                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7407623                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 509132077658                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 509132077658                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4400619524                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4400619524                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data  15748543750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  15748543750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      3311539                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3311539                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 513532697182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 513532697182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 513532697182                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 513532697182                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     27223415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     27223415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     10151514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10151514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1370617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1370617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1175600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1175600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     37374929                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37374929                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     37374929                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37374929                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.269271                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.269271                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.007599                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.007599                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.137011                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.137011                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000206                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000206                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.198198                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.198198                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.198198                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.198198                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 69454.153892                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 69454.153892                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 57042.743940                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57042.743940                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 83862.525960                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 83862.525960                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 13684.045455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13684.045455                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 69324.896418                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69324.896418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 69324.896418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69324.896418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3438397                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3228                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            77092                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.601217                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.243243                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1190144                       # number of writebacks
system.cpu2.dcache.writebacks::total          1190144                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      2044528                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2044528                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        27543                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        27543                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          250                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          250                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2072071                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2072071                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2072071                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2072071                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      5285949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5285949                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        49603                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        49603                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data       187540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       187540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          242                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          242                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      5335552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5335552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      5335552                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5335552                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          621                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          621                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          631                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          631                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 366162917052                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 366162917052                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   3275594715                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3275594715                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data  15376116750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total  15376116750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      2948461                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2948461                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 369438511767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 369438511767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 369438511767                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 369438511767                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    137919000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    137919000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    139537000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    139537000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.194169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.194169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.004886                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004886                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.136829                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.136829                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000206                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.142758                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.142758                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.142758                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.142758                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 69270.989382                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69270.989382                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66036.221902                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66036.221902                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 81988.465127                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81988.465127                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 12183.723140                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12183.723140                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 69240.916735                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 69240.916735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 69240.916735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 69240.916735                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       161800                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161800                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 222091.787440                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222091.787440                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 221136.291601                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 221136.291601                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            18390                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.997866                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           76999376                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            18902                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4073.609988                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.997866                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999996                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        153911822                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       153911822                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     76926493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       76926493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     76926493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        76926493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     76926493                       # number of overall hits
system.cpu2.icache.overall_hits::total       76926493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        20217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20217                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        20217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20217                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        20217                       # number of overall misses
system.cpu2.icache.overall_misses::total        20217                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    773137670                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    773137670                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    773137670                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    773137670                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    773137670                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    773137670                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     76946710                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     76946710                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     76946710                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     76946710                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     76946710                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     76946710                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 38241.958253                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38241.958253                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 38241.958253                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38241.958253                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 38241.958253                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38241.958253                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          886                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.076923                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1816                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1816                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1816                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1816                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1816                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1816                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        18401                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18401                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        18401                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18401                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        18401                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18401                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    652299078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    652299078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    652299078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    652299078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    652299078                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    652299078                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000239                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000239                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000239                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000239                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35449.110266                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35449.110266                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 35449.110266                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35449.110266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 35449.110266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35449.110266                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     601                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     11427                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2589     26.86%     26.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    599      6.21%     33.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     33.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6448     66.89%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                9639                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2589     44.80%     44.80% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     599     10.37%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.05%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2588     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5779                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            584123402000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              192802500      0.03%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1701000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              589060500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        584906966000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401365                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.599544                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   62      0.60%      0.61% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.05%      0.66% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 8370     81.14%     81.80% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1199     11.62%     93.42% # number of callpals executed
system.cpu3.kern.callpal::rti                     668      6.48%     99.89% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.09%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 10316                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              730                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.091781                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.168130                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      584900006000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38686000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      62                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             4508                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          469.534414                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             378722                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4949                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            76.524955                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   469.534414                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.917059                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.917059                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1584104                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1584104                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       242853                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         242853                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       126515                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126515                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2421                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2421                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2226                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2226                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       369368                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          369368                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       369368                       # number of overall hits
system.cpu3.dcache.overall_hits::total         369368                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12309                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12309                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7605                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7605                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          172                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          236                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19914                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19914                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19914                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19914                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    447540682                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    447540682                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    479190585                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    479190585                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      7892248                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7892248                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      6099666                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6099666                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    926731267                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    926731267                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    926731267                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    926731267                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       255162                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       255162                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       134120                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       134120                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2462                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2462                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       389282                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       389282                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       389282                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       389282                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.048240                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.048240                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.056703                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.056703                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.066332                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066332                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.095857                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.095857                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.051156                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.051156                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.051156                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.051156                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36358.817288                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36358.817288                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 63009.938856                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63009.938856                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 45885.162791                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 45885.162791                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 25846.042373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 25846.042373                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46536.671035                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46536.671035                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46536.671035                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46536.671035                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        64275                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          733                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1562                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.149168                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    52.357143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1863                       # number of writebacks
system.cpu3.dcache.writebacks::total             1863                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6781                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6781                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5954                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5954                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           54                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12735                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12735                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12735                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12735                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5528                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5528                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1651                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1651                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          118                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          234                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7179                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7179                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7179                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7179                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          602                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          602                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          602                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          602                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    186205282                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    186205282                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     91956701                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     91956701                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      4081002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4081002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      5746334                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5746334                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    278161983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    278161983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    278161983                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    278161983                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    137120000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    137120000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    137120000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    137120000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.021665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.012310                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.012310                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.045507                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045507                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.095045                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.095045                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.018442                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018442                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.018442                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018442                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33684.023517                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33684.023517                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 55697.577832                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 55697.577832                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 34584.762712                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34584.762712                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 24556.982906                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 24556.982906                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38746.619724                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38746.619724                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38746.619724                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38746.619724                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227774.086379                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227774.086379                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227774.086379                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227774.086379                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            12196                       # number of replacements
system.cpu3.icache.tags.tagsinuse          508.937869                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             762805                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12708                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.025574                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   508.937869                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.994019                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994019                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           442027                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          442027                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       201672                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         201672                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       201672                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          201672                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       201672                       # number of overall hits
system.cpu3.icache.overall_hits::total         201672                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        13240                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        13240                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        13240                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         13240                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        13240                       # number of overall misses
system.cpu3.icache.overall_misses::total        13240                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    409337524                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    409337524                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    409337524                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    409337524                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    409337524                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    409337524                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       214912                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       214912                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       214912                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       214912                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       214912                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       214912                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.061607                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.061607                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.061607                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.061607                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.061607                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.061607                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 30916.731420                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30916.731420                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 30916.731420                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30916.731420                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 30916.731420                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30916.731420                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          330                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    82.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1037                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1037                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1037                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1037                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1037                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1037                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        12203                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12203                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        12203                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12203                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        12203                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12203                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    363806280                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    363806280                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    363806280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    363806280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    363806280                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    363806280                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.056781                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.056781                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.056781                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.056781                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.056781                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.056781                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 29812.855855                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 29812.855855                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 29812.855855                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 29812.855855                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 29812.855855                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 29812.855855                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  391                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 391                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3713                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2561                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        19296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          501                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    93609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4820000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              630000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6701391                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3337000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1158005                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       369998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       369998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    250288388                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    250288388                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       369998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       369998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       369998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       369998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123332.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123332.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217264.225694                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217264.225694                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2372                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  379                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.258575                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       212000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       212000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    190376396                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    190376396                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       212000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       212000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70666.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165257.288194                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165257.288194                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4026554                       # number of replacements
system.l2.tags.tagsinuse                 16379.942828                       # Cycle average of tags in use
system.l2.tags.total_refs                     3938959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4042607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.974361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      171.725138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    19.042456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    14.498713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     8.998026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    20.745288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    23.860871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 16093.575016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     9.596027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    17.901292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.982274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1172                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979797                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 112986491                       # Number of tag accesses
system.l2.tags.data_accesses                112986491                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        13754                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4081                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         8143                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          726                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        12170                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1514202                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         9129                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1797                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1564002                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1201921                       # number of Writeback hits
system.l2.Writeback_hits::total               1201921                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  272                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          131                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                154                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         7972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9490                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        13754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         8143                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          751                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        12170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1522174                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         9129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1885                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1573492                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        13754                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5486                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         8143                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          751                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        12170                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1522174                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         9129                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1885                       # number of overall hits
system.l2.overall_hits::total                 1573492                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         4847                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1866                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          941                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         6227                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      3957546                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3070                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1743                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3980371                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1061                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          385                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          473                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2028                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          171                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              493                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        41042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               47648                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         4847                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1866                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         6227                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      3998588                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3070                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2648                       # number of demand (read+write) misses
system.l2.demand_misses::total                4028019                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4847                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9734                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1866                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1039                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         6227                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      3998588                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3070                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2648                       # number of overall misses
system.l2.overall_misses::total               4028019                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    401901000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    374188500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    153734500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     90527500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    505712750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 360085768999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    254853000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    160410750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    362027096999                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      7228387                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1921999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2693917                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      2640497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     14484800                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3903879                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1127464                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5062842                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    502467494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      9126750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   3131642750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     73809999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3717046993                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    401901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    876655994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    153734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     99654250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    505712750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 363217411749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    254853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    234220749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     365744143992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    401901000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    876655994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    153734500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     99654250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    505712750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 363217411749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    254853000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    234220749                       # number of overall miss cycles
system.l2.overall_miss_latency::total    365744143992                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        18601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         8212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        10009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        18397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      5471748                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        12199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5544373                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1201921                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1201921                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1074                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          353                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2300                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            647                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        49014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57138                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        18601                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        15220                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        10009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1790                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        18397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5520762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        12199                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5601511                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        18601                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        15220                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        10009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1790                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        18397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5520762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        12199                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5601511                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.260577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.503044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.186432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.564487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.338479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.723269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.251660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.492373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.717912                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.987896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.982143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.308782                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.983368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.881739                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.928994                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.961832                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.229412                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.966102                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.761978                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.799515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.796748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.837353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.911380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.833911                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.260577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.639553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.186432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.580447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.338479                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.724282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.251660                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.584161                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719095                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.260577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.639553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.186432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.580447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.338479                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.724282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.251660                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.584161                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719095                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82917.474727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 90580.610022                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 82387.191854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 96203.506908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 81212.903485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 90987.134199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83014.006515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92031.411360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90953.103869                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6812.805844                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4992.205195                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 24714.834862                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5582.446089                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7142.406312                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 24865.471338                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 28909.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   184.204678                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10269.456389                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89678.296270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 93130.102041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 76303.366064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 81558.009945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78010.556435                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82917.474727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90061.228067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 82387.191854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95913.618864                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 81212.903485                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90836.418193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83014.006515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 88451.944486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90800.004665                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82917.474727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90061.228067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 82387.191854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95913.618864                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 81212.903485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90836.418193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83014.006515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 88451.944486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90800.004665                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1098520                       # number of writebacks
system.l2.writebacks::total                   1098520                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          363                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         1039                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1152                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2583                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1039                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1152                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2583                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1039                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1152                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2583                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         4484                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          827                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          938                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         6212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      3957545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1918                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3977788                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1061                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          473                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2028                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          157                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          126                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          493                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        41042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47648                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         4484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         6212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      3998587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4025436                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         4484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         6212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      3998587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4025436                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          378                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          388                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          738                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          600                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          621                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          602                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2561                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1116                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          600                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          631                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          602                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2949                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    316283500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    322607500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     61373500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     78559250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    426516250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 309903966501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    141761750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    138560750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 311389629001                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     19129880                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      7010252                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1945606                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      8706277                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     36792015                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      2827654                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      2263614                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       695538                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      3050670                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8837476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    433262006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      7889750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   2618672250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     62514501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3122338507                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    316283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    755869506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     61373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     86449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    426516250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 312522638751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    141761750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    201075251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 314511967508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    316283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    755869506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     61373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     86449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    426516250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 312522638751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    141761750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    201075251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 314511967508                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     79782500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1478000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     81260500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    155537500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    126795000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    129836000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    127823000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    539991500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    235320000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    126795000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    131314000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    127823000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    621252000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.241062                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.502435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.082626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.562687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.337664                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.723269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.157226                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.490960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.717446                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.987896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.982143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.308782                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.983368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.881739                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.928994                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.961832                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.229412                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.966102                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.761978                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.799515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.796748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.837353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.911380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833911                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.241062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.639225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.082626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.578771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.337664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.724282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.157226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.583058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.718634                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.241062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.639225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.082626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.578771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.337664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.724282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.157226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.583058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.718634                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70536.016949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78188.923897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74212.212817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83751.865672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68660.053123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78307.123861                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73911.235662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79724.252014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78282.107795                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18030.047125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18208.446753                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17849.596330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18406.505285                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18142.019231                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18010.535032                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17965.190476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17834.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17840.175439                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17925.914807                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77326.790291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80507.653061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 63804.693972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 69076.796685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65529.266853                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70536.016949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 77692.415048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 74212.212817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 83444.980695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 68660.053123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 78158.269096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73911.235662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 76078.415059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78131.155857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70536.016949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 77692.415048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 74212.212817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 83444.980695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 68660.053123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 78158.269096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73911.235662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 76078.415059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78131.155857                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211064.814815                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       147800                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209434.278351                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210755.420054                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211325                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 209075.684380                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212330.564784                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210851.815697                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210860.215054                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211325                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 208104.595880                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212330.564784                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210665.310275                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3978179                       # Transaction distribution
system.membus.trans_dist::ReadResp            3978173                       # Transaction distribution
system.membus.trans_dist::WriteReq               2561                       # Transaction distribution
system.membus.trans_dist::WriteResp              2561                       # Transaction distribution
system.membus.trans_dist::Writeback           1099672                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2435                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            747                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2529                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47642                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47640                       # Transaction distribution
system.membus.trans_dist::BadAddressError            6                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9155077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9160987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9164446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    327932288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    327952145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               328099601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              658                       # Total snoops (count)
system.membus.snoop_fanout::samples           5132389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5132389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5132389                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5993981                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10823626154                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                7500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1171995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        22168357985                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         880460                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       764250                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        12957                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       385294                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         177007                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    45.940762                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          44214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1388                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              462689                       # DTB read hits
system.switch_cpus0.dtb.read_misses              4077                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           48751                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             279907                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2095                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          19962                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              742596                       # DTB hits
system.switch_cpus0.dtb.data_misses              6172                       # DTB misses
system.switch_cpus0.dtb.data_acv                    9                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           68713                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             110000                       # ITB hits
system.switch_cpus0.itb.fetch_misses              500                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         110500                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3862606                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       843274                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               3183259                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             880460                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       221221                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2369585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61416                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles         8336                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        11314                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        13840                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           394085                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        10113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      3277070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.971374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.368894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2707283     82.61%     82.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           39061      1.19%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           60943      1.86%     85.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           46207      1.41%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           84295      2.57%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           28734      0.88%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           32087      0.98%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17361      0.53%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          261099      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      3277070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.227945                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.824122                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          621816                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2190499                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           378293                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        57192                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         29270                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        28296                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       2476393                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6382                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         29270                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          656874                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         501811                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1429238                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           400438                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       259439                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       2322065                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          483                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         31080                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         33693                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        107491                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      1572138                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      2879046                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      2875248                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2862                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      1294822                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          277308                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        95973                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         6564                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           480662                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       481679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       312057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111016                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        72406                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           2117870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       126985                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          2047421                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        11238                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       441370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       221772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        95403                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      3277070                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.624772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.344077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2421787     73.90%     73.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       362780     11.07%     84.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       174860      5.34%     90.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       115827      3.53%     93.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       102793      3.14%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        49369      1.51%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        27519      0.84%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        12771      0.39%     99.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         9364      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      3277070                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2981      4.40%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      4.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         36956     54.52%     58.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27850     41.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1205312     58.87%     58.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         7095      0.35%     59.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1191      0.06%     59.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.01%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       482386     23.56%     82.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       292432     14.28%     97.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        58323      2.85%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       2047421                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530062                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              67787                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033108                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      7442062                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      2686068                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1974082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         8874                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4488                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4218                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       2110114                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4639                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21328                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        89150                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4369                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        54950                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          381                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        20205                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         29270                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         294164                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       176733                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      2274102                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       481679                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       312057                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       113145                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       174364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4369                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        20209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25949                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      2016758                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       467303                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        30662                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                29247                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              750106                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          275101                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            282803                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.522124                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1991112                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1978300                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           989455                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1357371                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.512167                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.728950                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       445981                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        31582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        24897                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      3199283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.568705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.512739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2515938     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       323362     10.11%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       118445      3.70%     92.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        73099      2.28%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        45038      1.41%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26750      0.84%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16997      0.53%     97.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        13216      0.41%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        66438      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      3199283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1819449                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1819449                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                649636                       # Number of memory references committed
system.switch_cpus0.commit.loads               392529                       # Number of loads committed
system.switch_cpus0.commit.membars              10959                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            249110                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4020                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1747739                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        36553                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        16422      0.90%      0.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      1075561     59.11%     60.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         5866      0.32%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1184      0.07%     60.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.01%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       403488     22.18%     82.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       258378     14.20%     96.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        58323      3.21%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      1819449                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        66438                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             5381591                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            4608325                       # The number of ROB writes
system.switch_cpus0.timesIdled                  11369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 585536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1166878867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            1803481                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1803481                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.141750                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.141750                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.466908                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.466908                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         2604537                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1427108                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2755                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2557                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads         139039                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         42388                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         285392                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       227221                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5657                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       133050                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          89411                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    67.201052                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          22017                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1208                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              233118                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            2327                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125072                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1164                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1164                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              358190                       # DTB hits
system.switch_cpus1.dtb.data_misses              3491                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            3491                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              24663                       # ITB hits
system.switch_cpus1.itb.fetch_misses            10785                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          35448                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1901231                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       410548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1362297                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             285392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       111428                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               635219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          36404                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles         7827                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       557962                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        13822                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines           172489                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1643580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.828860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.188757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1395303     84.89%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           18904      1.15%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           22883      1.39%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19471      1.18%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           39290      2.39%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           16209      0.99%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           16712      1.02%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17727      1.08%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           97081      5.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1643580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.150109                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.716534                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          362132                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1038363                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           209893                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        15737                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         17455                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        14821                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          748                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1261160                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4303                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         17455                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          378790                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          30399                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       917519                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           209245                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        90172                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1193456                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2398                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         24584                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          4168                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       813663                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      1427188                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      1426429                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          155                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       729447                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           84216                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        63424                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2590                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           225870                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       240813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       138452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        41030                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        21824                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1073080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        88136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1064094                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2950                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       175221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        58534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        70495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1643580                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.647425                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.351366                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1187198     72.23%     72.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       203841     12.40%     84.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        92148      5.61%     90.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        58905      3.58%     93.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        50247      3.06%     96.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        25299      1.54%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        13885      0.84%     99.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         8007      0.49%     99.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4050      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1643580                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1719      6.30%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14817     54.32%     60.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10740     39.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       646300     60.74%     60.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         4584      0.43%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            8      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       240528     22.60%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129670     12.19%     95.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        43004      4.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1064094                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559687                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27276                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025633                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      3801358                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1338563                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1045429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          636                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          314                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          291                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1091025                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            345                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        11893                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24695                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2443                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19121                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          451                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         17455                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24458                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4999                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1177911                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       240813                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       138452                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        83518                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         4689                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2443                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2392                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        15749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1052140                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       235466                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11954                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                16695                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              362314                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          140172                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            126848                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553399                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1049671                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1045720                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           516671                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           693900                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.550023                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.744590                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       184072                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        15503                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1609917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.616193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.536831                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1224508     76.06%     76.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       190477     11.83%     87.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        60118      3.73%     91.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        45950      2.85%     94.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21801      1.35%     95.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19385      1.20%     97.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7882      0.49%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6332      0.39%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        33464      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1609917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       992020                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        992020                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                335449                       # Number of memory references committed
system.switch_cpus1.commit.loads               216118                       # Number of loads committed
system.switch_cpus1.commit.membars               3917                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            132168                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               268                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           951125                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20106                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         6025      0.61%      0.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       599652     60.45%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         3961      0.40%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            8      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       220035     22.18%     83.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       119335     12.03%     95.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        43004      4.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       992020                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        33464                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             2744145                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2385270                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 257651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1167911266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             985995                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               985995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.928236                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.928236                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.518609                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.518609                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         1339951                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         776176                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              155                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             136                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         119709                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         27491                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      154709609                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    131906295                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1124514                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     41466301                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       35730739                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    86.168137                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4800228                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1829                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            30285259                       # DTB read hits
system.switch_cpus2.dtb.read_misses           7323872                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        36631340                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13343211                       # DTB write hits
system.switch_cpus2.dtb.write_misses          2162524                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  32                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       15023622                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            43628470                       # DTB hits
system.switch_cpus2.dtb.data_misses           9486396                       # DTB misses
system.switch_cpus2.dtb.data_acv                   35                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        51654962                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           76288402                       # ITB hits
system.switch_cpus2.itb.fetch_misses           134386                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 350                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       76422788                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1168336817                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     84083430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             766687747                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          154709609                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     40530967                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles           1058581773                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       14602088                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             30222                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       176778                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      5007800                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          549                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         76946715                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       394762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes            162                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   1155181643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.663695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.065960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1028386566     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         6629282      0.57%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        14785439      1.28%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         9048005      0.78%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         7296854      0.63%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         6631648      0.57%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         4643531      0.40%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         8945814      0.77%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        68814504      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1155181643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.132419                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.656222                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        55604836                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles   1009602550                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         63804768                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     18870555                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7298934                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     13284179                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2133                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     533542120                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9295                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7298934                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        65294627                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      479050417                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    472971350                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         70577141                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     59989174                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     487739584                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       191088                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      17375953                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        541769                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         59383                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    308977770                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    508894707                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    432213915                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     76679743                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    100328127                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       208649648                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     39591269                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      1634782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        125838828                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73257717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     21459303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     37623293                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6071072                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         390493177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     37149397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        238187970                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        67695                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    276976050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    238538493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     33462377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   1155181643                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.206191                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.717094                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1019751803     88.28%     88.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     82024010      7.10%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     30218240      2.62%     97.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10511693      0.91%     98.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6163417      0.53%     99.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2291216      0.20%     99.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2444137      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       799185      0.07%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       977942      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1155181643                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         266733      6.79%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2703148     68.79%     75.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       959443     24.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          794      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    140987227     59.19%     59.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22017      0.01%     59.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      7759806      3.26%     62.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            4      0.00%     62.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      2001208      0.84%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            4      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          396      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40851542     17.15%     80.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     15752516      6.61%     87.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     30812456     12.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     238187970                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.203869                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3929325                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.016497                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1615958879                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    594326305                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    216174719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads     19595724                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    110302409                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      9738809                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     232318156                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        9798345                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1252068                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     48014580                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1067                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        10330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     10130920                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       905699                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7298934                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      454331170                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      6982746                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    454302506                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1265300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73257717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     21459303                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     27602628                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       5237115                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      1324163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        10330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       558189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      3756016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4314205                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    237041704                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     38098796                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1146266                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             26659932                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            53609998                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        42822418                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          15511202                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.202888                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             235542891                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            225913528                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94230714                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        123952222                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.193363                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.760218                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    274753255                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      3687020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      4217102                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   1115484472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.146650                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.762965                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1039900686     93.22%     93.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     43480504      3.90%     97.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     17946162      1.61%     98.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2134814      0.19%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3134281      0.28%     99.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1121958      0.10%     99.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       317991      0.03%     99.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1831283      0.16%     99.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      5616793      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1115484472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    163585455                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     163585455                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              36571520                       # Number of memory references committed
system.switch_cpus2.commit.loads             25243137                       # Number of loads committed
system.switch_cpus2.commit.membars            2487687                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23801607                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           8406933                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        136676400                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1904339                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     12919719      7.90%      7.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     72369292     44.24%     52.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        20857      0.01%     52.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     52.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd      6402062      3.91%     56.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            2      0.00%     56.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      2001147      1.22%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            2      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          396      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     27730824     16.95%     74.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     11328698      6.93%     81.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     30812456     18.84%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    163585455                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      5616793                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1508261782                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          916374974                       # The number of ROB writes
system.switch_cpus2.timesIdled                 109380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13155174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1097902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          150666530                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            150666530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.754455                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.754455                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.128958                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.128958                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       255739928                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      147104180                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         13450516                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         9731073                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       30445554                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      14920174                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         371954                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       303499                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         8675                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       155653                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         114993                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    73.877792                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS          25510                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1337                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              283601                       # DTB read hits
system.switch_cpus3.dtb.read_misses              3459                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            5838                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             145128                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1380                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  22                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           2477                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              428729                       # DTB hits
system.switch_cpus3.dtb.data_misses              4839                       # DTB misses
system.switch_cpus3.dtb.data_acv                   40                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            8315                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              34665                       # ITB hits
system.switch_cpus3.itb.fetch_misses            11303                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   5                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          45968                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2377797                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       498511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1688907                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             371954                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       140503                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               851229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          45510                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                12                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         8294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       570456                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        13818                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           214913                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1965095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.859453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.216720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1653727     84.16%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           22239      1.13%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           35621      1.81%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22847      1.16%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           49794      2.53%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           17934      0.91%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           22985      1.17%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           19455      0.99%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          120493      6.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1965095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.156428                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.710282                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          427347                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1238467                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           255407                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22061                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         21813                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17377                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          949                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1523538                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4940                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         21813                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          448635                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          77636                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1041992                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           256719                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       118300                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1425830                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           68                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2115                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         20958                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         26313                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       971670                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      1706869                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      1705870                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          321                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       843731                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          127939                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        75224                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         3408                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           269928                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       285407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       160433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        47573                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        25131                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1276732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        96602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1267435                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         3884                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       226911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        83649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        76834                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1965095                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.644974                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.338592                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1425277     72.53%     72.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       231579     11.78%     84.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       110904      5.64%     89.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        76717      3.90%     93.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        64176      3.27%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27744      1.41%     98.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16251      0.83%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8609      0.44%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3838      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1965095                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1486      4.36%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19545     57.34%     61.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13053     38.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       767134     60.53%     60.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         4768      0.38%     60.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           35      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       295415     23.31%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       150509     11.88%     96.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        49565      3.91%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1267435                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533029                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              34084                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.026892                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4536588                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1602237                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1228165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         1345                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          687                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1300792                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            721                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        13828                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36731                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         2695                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        22578                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13690                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         21813                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          39552                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        32719                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1394815                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6497                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       285407                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       160433                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        90695                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        32376                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         2695                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         4410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        15246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        19656                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1250614                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       287654                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        16821                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                21481                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              434973                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170710                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            147319                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525955                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1234952                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1228768                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           599335                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           795398                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.516767                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.753503                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       235390                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        19768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19160                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1920822                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.601758                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.528955                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1474485     76.76%     76.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       217781     11.34%     88.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        75207      3.92%     92.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        49763      2.59%     94.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        24827      1.29%     95.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20926      1.09%     96.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        10467      0.54%     97.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7282      0.38%     97.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        40084      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1920822                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1155870                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1155870                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                386531                       # Number of memory references committed
system.switch_cpus3.commit.loads               248676                       # Number of loads committed
system.switch_cpus3.commit.membars               5034                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            157039                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               563                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1108442                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        21668                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9453      0.82%      0.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       701095     60.66%     61.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult         4141      0.36%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           32      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead       253710     21.95%     83.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       137871     11.93%     95.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        49565      4.29%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total      1155870                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        40084                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             3256954                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2826311                       # The number of ROB writes
system.switch_cpus3.timesIdled                   8003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 412702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1167436135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            1146423                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1146423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.074101                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.074101                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.482137                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.482137                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         1586539                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         906763                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              304                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             310                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         125577                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32040                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            5552262                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5552254                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2561                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2561                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1201921                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1153                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2699                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           901                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57582                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        37208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        46559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         8527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        36799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12236025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        24402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        15793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12425331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1190464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1582083                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       640576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       151040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1177472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    429502782                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       780736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       414032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              435439185                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9751                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6819079                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013019                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                6817923     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1156      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6819079                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4612171483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28971774                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28354742                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15572940                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6650588                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          28871422                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8971489330                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          19103220                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          11282902                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
