
`define DELAY 20
module instruction_memory_testbench();

wire [31:0] instruction,
reg [31:0] readAddress

instruction_memory test_extender (
	.instruction(instruction),
	.readAddress(readAddress)
	);
	
initial begin
    clk = 0;
    
    address=32'b00000000000000000000000000000000;
    #`DELAY;

end	

initial begin
    clk = 0;
    
    address=32'b00000000000000000000000000000000;
    #`DELAY;

end


always begin
    #10 clk = ~clk;
end

initial begin
    $monitor("clk=%1b, address=%32b, instruction=%32b",clk, address, instruction);
end
 
endmodule
