

================================================================
== Vivado HLS Report for 'VMRouterDispatcher'
================================================================
* Date:           Mon Jul 24 09:32:28 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        VMRouter_prj2
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.16|      3.50|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|   54|    6|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |                                        |                             |  Latency  |  Interval | Pipeline|
        |                Instance                |            Module           | min | max | min | max |   Type  |
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |grp_VMRouterDispatcher_VMRouter_fu_238  |VMRouterDispatcher_VMRouter  |    4|   53|    4|   53|   none  |
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     135|     130|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       1|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     138|     131|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+-------+-----+-----+
    |                Instance                |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-----------------------------+---------+-------+-----+-----+
    |grp_VMRouterDispatcher_VMRouter_fu_238  |VMRouterDispatcher_VMRouter  |        0|      0|  135|  130|
    +----------------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                                   |                             |        0|      0|  135|  130|
    +----------------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  2|   0|    2|          0|
    |ap_reg_grp_VMRouterDispatcher_VMRouter_fu_238_ap_start  |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  3|   0|    3|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  VMRouterDispatcher  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  VMRouterDispatcher  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  VMRouterDispatcher  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  VMRouterDispatcher  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  VMRouterDispatcher  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  VMRouterDispatcher  | return value |
|stubsInLayer_z_V_address0      | out |    6|  ap_memory |   stubsInLayer_z_V   |     array    |
|stubsInLayer_z_V_ce0           | out |    1|  ap_memory |   stubsInLayer_z_V   |     array    |
|stubsInLayer_z_V_q0            |  in |   12|  ap_memory |   stubsInLayer_z_V   |     array    |
|stubsInLayer_phi_V_address0    | out |    6|  ap_memory |  stubsInLayer_phi_V  |     array    |
|stubsInLayer_phi_V_ce0         | out |    1|  ap_memory |  stubsInLayer_phi_V  |     array    |
|stubsInLayer_phi_V_q0          |  in |   14|  ap_memory |  stubsInLayer_phi_V  |     array    |
|stubsInLayer_r_V_address0      | out |    6|  ap_memory |   stubsInLayer_r_V   |     array    |
|stubsInLayer_r_V_ce0           | out |    1|  ap_memory |   stubsInLayer_r_V   |     array    |
|stubsInLayer_r_V_q0            |  in |    7|  ap_memory |   stubsInLayer_r_V   |     array    |
|stubsInLayer_pt_V_address0     | out |    6|  ap_memory |   stubsInLayer_pt_V  |     array    |
|stubsInLayer_pt_V_ce0          | out |    1|  ap_memory |   stubsInLayer_pt_V  |     array    |
|stubsInLayer_pt_V_q0           |  in |    3|  ap_memory |   stubsInLayer_pt_V  |     array    |
|allStubs_z_V_address0          | out |    6|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_z_V_ce0               | out |    1|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_z_V_we0               | out |    1|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_z_V_d0                | out |   12|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_phi_V_address0        | out |    6|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_phi_V_ce0             | out |    1|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_phi_V_we0             | out |    1|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_phi_V_d0              | out |   14|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_r_V_address0          | out |    6|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_r_V_ce0               | out |    1|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_r_V_we0               | out |    1|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_r_V_d0                | out |    7|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_pt_V_address0         | out |    6|  ap_memory |     allStubs_pt_V    |     array    |
|allStubs_pt_V_ce0              | out |    1|  ap_memory |     allStubs_pt_V    |     array    |
|allStubs_pt_V_we0              | out |    1|  ap_memory |     allStubs_pt_V    |     array    |
|allStubs_pt_V_d0               | out |    3|  ap_memory |     allStubs_pt_V    |     array    |
|vmStubsPH1Z1_z_V_address0      | out |    6|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_z_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_z_V_d0            | out |    4|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_r_V_address0      | out |    6|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_r_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_r_V_d0            | out |    2|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_index_V_address0  | out |    6|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z1_index_V_ce0       | out |    1|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z1_index_V_we0       | out |    1|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z1_index_V_d0        | out |    6|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH2Z1_z_V_address0      | out |    6|  ap_memory |   vmStubsPH2Z1_z_V   |     array    |
|vmStubsPH2Z1_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH2Z1_z_V   |     array    |
|vmStubsPH2Z1_z_V_we0           | out |    1|  ap_memory |   vmStubsPH2Z1_z_V   |     array    |
|vmStubsPH2Z1_z_V_d0            | out |    4|  ap_memory |   vmStubsPH2Z1_z_V   |     array    |
|vmStubsPH2Z1_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH2Z1_phi_V  |     array    |
|vmStubsPH2Z1_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH2Z1_phi_V  |     array    |
|vmStubsPH2Z1_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH2Z1_phi_V  |     array    |
|vmStubsPH2Z1_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH2Z1_phi_V  |     array    |
|vmStubsPH2Z1_r_V_address0      | out |    6|  ap_memory |   vmStubsPH2Z1_r_V   |     array    |
|vmStubsPH2Z1_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH2Z1_r_V   |     array    |
|vmStubsPH2Z1_r_V_we0           | out |    1|  ap_memory |   vmStubsPH2Z1_r_V   |     array    |
|vmStubsPH2Z1_r_V_d0            | out |    2|  ap_memory |   vmStubsPH2Z1_r_V   |     array    |
|vmStubsPH2Z1_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH2Z1_pt_V  |     array    |
|vmStubsPH2Z1_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH2Z1_pt_V  |     array    |
|vmStubsPH2Z1_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH2Z1_pt_V  |     array    |
|vmStubsPH2Z1_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH2Z1_pt_V  |     array    |
|vmStubsPH2Z1_index_V_address0  | out |    6|  ap_memory | vmStubsPH2Z1_index_V |     array    |
|vmStubsPH2Z1_index_V_ce0       | out |    1|  ap_memory | vmStubsPH2Z1_index_V |     array    |
|vmStubsPH2Z1_index_V_we0       | out |    1|  ap_memory | vmStubsPH2Z1_index_V |     array    |
|vmStubsPH2Z1_index_V_d0        | out |    6|  ap_memory | vmStubsPH2Z1_index_V |     array    |
|vmStubsPH3Z1_z_V_address0      | out |    6|  ap_memory |   vmStubsPH3Z1_z_V   |     array    |
|vmStubsPH3Z1_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH3Z1_z_V   |     array    |
|vmStubsPH3Z1_z_V_we0           | out |    1|  ap_memory |   vmStubsPH3Z1_z_V   |     array    |
|vmStubsPH3Z1_z_V_d0            | out |    4|  ap_memory |   vmStubsPH3Z1_z_V   |     array    |
|vmStubsPH3Z1_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH3Z1_phi_V  |     array    |
|vmStubsPH3Z1_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH3Z1_phi_V  |     array    |
|vmStubsPH3Z1_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH3Z1_phi_V  |     array    |
|vmStubsPH3Z1_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH3Z1_phi_V  |     array    |
|vmStubsPH3Z1_r_V_address0      | out |    6|  ap_memory |   vmStubsPH3Z1_r_V   |     array    |
|vmStubsPH3Z1_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH3Z1_r_V   |     array    |
|vmStubsPH3Z1_r_V_we0           | out |    1|  ap_memory |   vmStubsPH3Z1_r_V   |     array    |
|vmStubsPH3Z1_r_V_d0            | out |    2|  ap_memory |   vmStubsPH3Z1_r_V   |     array    |
|vmStubsPH3Z1_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH3Z1_pt_V  |     array    |
|vmStubsPH3Z1_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH3Z1_pt_V  |     array    |
|vmStubsPH3Z1_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH3Z1_pt_V  |     array    |
|vmStubsPH3Z1_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH3Z1_pt_V  |     array    |
|vmStubsPH3Z1_index_V_address0  | out |    6|  ap_memory | vmStubsPH3Z1_index_V |     array    |
|vmStubsPH3Z1_index_V_ce0       | out |    1|  ap_memory | vmStubsPH3Z1_index_V |     array    |
|vmStubsPH3Z1_index_V_we0       | out |    1|  ap_memory | vmStubsPH3Z1_index_V |     array    |
|vmStubsPH3Z1_index_V_d0        | out |    6|  ap_memory | vmStubsPH3Z1_index_V |     array    |
|vmStubsPH4Z1_z_V_address0      | out |    6|  ap_memory |   vmStubsPH4Z1_z_V   |     array    |
|vmStubsPH4Z1_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH4Z1_z_V   |     array    |
|vmStubsPH4Z1_z_V_we0           | out |    1|  ap_memory |   vmStubsPH4Z1_z_V   |     array    |
|vmStubsPH4Z1_z_V_d0            | out |    4|  ap_memory |   vmStubsPH4Z1_z_V   |     array    |
|vmStubsPH4Z1_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH4Z1_phi_V  |     array    |
|vmStubsPH4Z1_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH4Z1_phi_V  |     array    |
|vmStubsPH4Z1_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH4Z1_phi_V  |     array    |
|vmStubsPH4Z1_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH4Z1_phi_V  |     array    |
|vmStubsPH4Z1_r_V_address0      | out |    6|  ap_memory |   vmStubsPH4Z1_r_V   |     array    |
|vmStubsPH4Z1_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH4Z1_r_V   |     array    |
|vmStubsPH4Z1_r_V_we0           | out |    1|  ap_memory |   vmStubsPH4Z1_r_V   |     array    |
|vmStubsPH4Z1_r_V_d0            | out |    2|  ap_memory |   vmStubsPH4Z1_r_V   |     array    |
|vmStubsPH4Z1_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH4Z1_pt_V  |     array    |
|vmStubsPH4Z1_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH4Z1_pt_V  |     array    |
|vmStubsPH4Z1_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH4Z1_pt_V  |     array    |
|vmStubsPH4Z1_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH4Z1_pt_V  |     array    |
|vmStubsPH4Z1_index_V_address0  | out |    6|  ap_memory | vmStubsPH4Z1_index_V |     array    |
|vmStubsPH4Z1_index_V_ce0       | out |    1|  ap_memory | vmStubsPH4Z1_index_V |     array    |
|vmStubsPH4Z1_index_V_we0       | out |    1|  ap_memory | vmStubsPH4Z1_index_V |     array    |
|vmStubsPH4Z1_index_V_d0        | out |    6|  ap_memory | vmStubsPH4Z1_index_V |     array    |
|vmStubsPH1Z2_z_V_address0      | out |    6|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_z_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_z_V_d0            | out |    4|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_r_V_address0      | out |    6|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_r_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_r_V_d0            | out |    2|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_index_V_address0  | out |    6|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH1Z2_index_V_ce0       | out |    1|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH1Z2_index_V_we0       | out |    1|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH1Z2_index_V_d0        | out |    6|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH2Z2_z_V_address0      | out |    6|  ap_memory |   vmStubsPH2Z2_z_V   |     array    |
|vmStubsPH2Z2_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH2Z2_z_V   |     array    |
|vmStubsPH2Z2_z_V_we0           | out |    1|  ap_memory |   vmStubsPH2Z2_z_V   |     array    |
|vmStubsPH2Z2_z_V_d0            | out |    4|  ap_memory |   vmStubsPH2Z2_z_V   |     array    |
|vmStubsPH2Z2_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH2Z2_phi_V  |     array    |
|vmStubsPH2Z2_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH2Z2_phi_V  |     array    |
|vmStubsPH2Z2_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH2Z2_phi_V  |     array    |
|vmStubsPH2Z2_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH2Z2_phi_V  |     array    |
|vmStubsPH2Z2_r_V_address0      | out |    6|  ap_memory |   vmStubsPH2Z2_r_V   |     array    |
|vmStubsPH2Z2_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH2Z2_r_V   |     array    |
|vmStubsPH2Z2_r_V_we0           | out |    1|  ap_memory |   vmStubsPH2Z2_r_V   |     array    |
|vmStubsPH2Z2_r_V_d0            | out |    2|  ap_memory |   vmStubsPH2Z2_r_V   |     array    |
|vmStubsPH2Z2_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH2Z2_pt_V  |     array    |
|vmStubsPH2Z2_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH2Z2_pt_V  |     array    |
|vmStubsPH2Z2_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH2Z2_pt_V  |     array    |
|vmStubsPH2Z2_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH2Z2_pt_V  |     array    |
|vmStubsPH2Z2_index_V_address0  | out |    6|  ap_memory | vmStubsPH2Z2_index_V |     array    |
|vmStubsPH2Z2_index_V_ce0       | out |    1|  ap_memory | vmStubsPH2Z2_index_V |     array    |
|vmStubsPH2Z2_index_V_we0       | out |    1|  ap_memory | vmStubsPH2Z2_index_V |     array    |
|vmStubsPH2Z2_index_V_d0        | out |    6|  ap_memory | vmStubsPH2Z2_index_V |     array    |
|vmStubsPH3Z2_z_V_address0      | out |    6|  ap_memory |   vmStubsPH3Z2_z_V   |     array    |
|vmStubsPH3Z2_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH3Z2_z_V   |     array    |
|vmStubsPH3Z2_z_V_we0           | out |    1|  ap_memory |   vmStubsPH3Z2_z_V   |     array    |
|vmStubsPH3Z2_z_V_d0            | out |    4|  ap_memory |   vmStubsPH3Z2_z_V   |     array    |
|vmStubsPH3Z2_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH3Z2_phi_V  |     array    |
|vmStubsPH3Z2_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH3Z2_phi_V  |     array    |
|vmStubsPH3Z2_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH3Z2_phi_V  |     array    |
|vmStubsPH3Z2_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH3Z2_phi_V  |     array    |
|vmStubsPH3Z2_r_V_address0      | out |    6|  ap_memory |   vmStubsPH3Z2_r_V   |     array    |
|vmStubsPH3Z2_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH3Z2_r_V   |     array    |
|vmStubsPH3Z2_r_V_we0           | out |    1|  ap_memory |   vmStubsPH3Z2_r_V   |     array    |
|vmStubsPH3Z2_r_V_d0            | out |    2|  ap_memory |   vmStubsPH3Z2_r_V   |     array    |
|vmStubsPH3Z2_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH3Z2_pt_V  |     array    |
|vmStubsPH3Z2_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH3Z2_pt_V  |     array    |
|vmStubsPH3Z2_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH3Z2_pt_V  |     array    |
|vmStubsPH3Z2_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH3Z2_pt_V  |     array    |
|vmStubsPH3Z2_index_V_address0  | out |    6|  ap_memory | vmStubsPH3Z2_index_V |     array    |
|vmStubsPH3Z2_index_V_ce0       | out |    1|  ap_memory | vmStubsPH3Z2_index_V |     array    |
|vmStubsPH3Z2_index_V_we0       | out |    1|  ap_memory | vmStubsPH3Z2_index_V |     array    |
|vmStubsPH3Z2_index_V_d0        | out |    6|  ap_memory | vmStubsPH3Z2_index_V |     array    |
|vmStubsPH4Z2_z_V_address0      | out |    6|  ap_memory |   vmStubsPH4Z2_z_V   |     array    |
|vmStubsPH4Z2_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH4Z2_z_V   |     array    |
|vmStubsPH4Z2_z_V_we0           | out |    1|  ap_memory |   vmStubsPH4Z2_z_V   |     array    |
|vmStubsPH4Z2_z_V_d0            | out |    4|  ap_memory |   vmStubsPH4Z2_z_V   |     array    |
|vmStubsPH4Z2_phi_V_address0    | out |    6|  ap_memory |  vmStubsPH4Z2_phi_V  |     array    |
|vmStubsPH4Z2_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH4Z2_phi_V  |     array    |
|vmStubsPH4Z2_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH4Z2_phi_V  |     array    |
|vmStubsPH4Z2_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH4Z2_phi_V  |     array    |
|vmStubsPH4Z2_r_V_address0      | out |    6|  ap_memory |   vmStubsPH4Z2_r_V   |     array    |
|vmStubsPH4Z2_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH4Z2_r_V   |     array    |
|vmStubsPH4Z2_r_V_we0           | out |    1|  ap_memory |   vmStubsPH4Z2_r_V   |     array    |
|vmStubsPH4Z2_r_V_d0            | out |    2|  ap_memory |   vmStubsPH4Z2_r_V   |     array    |
|vmStubsPH4Z2_pt_V_address0     | out |    6|  ap_memory |   vmStubsPH4Z2_pt_V  |     array    |
|vmStubsPH4Z2_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH4Z2_pt_V  |     array    |
|vmStubsPH4Z2_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH4Z2_pt_V  |     array    |
|vmStubsPH4Z2_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH4Z2_pt_V  |     array    |
|vmStubsPH4Z2_index_V_address0  | out |    6|  ap_memory | vmStubsPH4Z2_index_V |     array    |
|vmStubsPH4Z2_index_V_ce0       | out |    1|  ap_memory | vmStubsPH4Z2_index_V |     array    |
|vmStubsPH4Z2_index_V_we0       | out |    1|  ap_memory | vmStubsPH4Z2_index_V |     array    |
|vmStubsPH4Z2_index_V_d0        | out |    6|  ap_memory | vmStubsPH4Z2_index_V |     array    |
|nStubs                         |  in |   32|   ap_none  |        nStubs        |    scalar    |
|nPH1Z1_V_i                     |  in |    6|   ap_ovld  |       nPH1Z1_V       |    pointer   |
|nPH1Z1_V_o                     | out |    6|   ap_ovld  |       nPH1Z1_V       |    pointer   |
|nPH1Z1_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH1Z1_V       |    pointer   |
|nPH2Z1_V_i                     |  in |    6|   ap_ovld  |       nPH2Z1_V       |    pointer   |
|nPH2Z1_V_o                     | out |    6|   ap_ovld  |       nPH2Z1_V       |    pointer   |
|nPH2Z1_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH2Z1_V       |    pointer   |
|nPH3Z1_V_i                     |  in |    6|   ap_ovld  |       nPH3Z1_V       |    pointer   |
|nPH3Z1_V_o                     | out |    6|   ap_ovld  |       nPH3Z1_V       |    pointer   |
|nPH3Z1_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH3Z1_V       |    pointer   |
|nPH4Z1_V_i                     |  in |    6|   ap_ovld  |       nPH4Z1_V       |    pointer   |
|nPH4Z1_V_o                     | out |    6|   ap_ovld  |       nPH4Z1_V       |    pointer   |
|nPH4Z1_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH4Z1_V       |    pointer   |
|nPH1Z2_V_i                     |  in |    6|   ap_ovld  |       nPH1Z2_V       |    pointer   |
|nPH1Z2_V_o                     | out |    6|   ap_ovld  |       nPH1Z2_V       |    pointer   |
|nPH1Z2_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH1Z2_V       |    pointer   |
|nPH2Z2_V_i                     |  in |    6|   ap_ovld  |       nPH2Z2_V       |    pointer   |
|nPH2Z2_V_o                     | out |    6|   ap_ovld  |       nPH2Z2_V       |    pointer   |
|nPH2Z2_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH2Z2_V       |    pointer   |
|nPH3Z2_V_i                     |  in |    6|   ap_ovld  |       nPH3Z2_V       |    pointer   |
|nPH3Z2_V_o                     | out |    6|   ap_ovld  |       nPH3Z2_V       |    pointer   |
|nPH3Z2_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH3Z2_V       |    pointer   |
|nPH4Z2_V_i                     |  in |    6|   ap_ovld  |       nPH4Z2_V       |    pointer   |
|nPH4Z2_V_o                     | out |    6|   ap_ovld  |       nPH4Z2_V       |    pointer   |
|nPH4Z2_V_o_ap_vld              | out |    1|   ap_ovld  |       nPH4Z2_V       |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: nStubs_read [1/1] 0.00ns
:58  %nStubs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nStubs)

ST_1: nPH1Z1_V_read [1/1] 0.00ns
:59  %nPH1Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH1Z1_V)

ST_1: nPH2Z1_V_read [1/1] 0.00ns
:60  %nPH2Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH2Z1_V)

ST_1: nPH3Z1_V_read [1/1] 0.00ns
:61  %nPH3Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH3Z1_V)

ST_1: nPH4Z1_V_read [1/1] 0.00ns
:62  %nPH4Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH4Z1_V)

ST_1: nPH1Z2_V_read [1/1] 0.00ns
:63  %nPH1Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH1Z2_V)

ST_1: nPH2Z2_V_read [1/1] 0.00ns
:64  %nPH2Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH2Z2_V)

ST_1: nPH3Z2_V_read [1/1] 0.00ns
:65  %nPH3Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH3Z2_V)

ST_1: nPH4Z2_V_read [1/1] 0.00ns
:66  %nPH4Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH4Z2_V)

ST_1: call_ret [2/2] 0.89ns
:67  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6 } @VMRouterDispatcher_VMRouter([50 x i12]* %stubsInLayer_z_V, [50 x i14]* %stubsInLayer_phi_V, [50 x i7]* %stubsInLayer_r_V, [50 x i3]* %stubsInLayer_pt_V, [50 x i12]* %allStubs_z_V, [50 x i14]* %allStubs_phi_V, [50 x i7]* %allStubs_r_V, [50 x i3]* %allStubs_pt_V, [50 x i4]* %vmStubsPH1Z1_z_V, [50 x i3]* %vmStubsPH1Z1_phi_V, [50 x i2]* %vmStubsPH1Z1_r_V, [50 x i3]* %vmStubsPH1Z1_pt_V, [50 x i6]* %vmStubsPH1Z1_index_V, [50 x i4]* %vmStubsPH2Z1_z_V, [50 x i3]* %vmStubsPH2Z1_phi_V, [50 x i2]* %vmStubsPH2Z1_r_V, [50 x i3]* %vmStubsPH2Z1_pt_V, [50 x i6]* %vmStubsPH2Z1_index_V, [50 x i4]* %vmStubsPH3Z1_z_V, [50 x i3]* %vmStubsPH3Z1_phi_V, [50 x i2]* %vmStubsPH3Z1_r_V, [50 x i3]* %vmStubsPH3Z1_pt_V, [50 x i6]* %vmStubsPH3Z1_index_V, [50 x i4]* %vmStubsPH4Z1_z_V, [50 x i3]* %vmStubsPH4Z1_phi_V, [50 x i2]* %vmStubsPH4Z1_r_V, [50 x i3]* %vmStubsPH4Z1_pt_V, [50 x i6]* %vmStubsPH4Z1_index_V, [50 x i4]* %vmStubsPH1Z2_z_V, [50 x i3]* %vmStubsPH1Z2_phi_V, [50 x i2]* %vmStubsPH1Z2_r_V, [50 x i3]* %vmStubsPH1Z2_pt_V, [50 x i6]* %vmStubsPH1Z2_index_V, [50 x i4]* %vmStubsPH2Z2_z_V, [50 x i3]* %vmStubsPH2Z2_phi_V, [50 x i2]* %vmStubsPH2Z2_r_V, [50 x i3]* %vmStubsPH2Z2_pt_V, [50 x i6]* %vmStubsPH2Z2_index_V, [50 x i4]* %vmStubsPH3Z2_z_V, [50 x i3]* %vmStubsPH3Z2_phi_V, [50 x i2]* %vmStubsPH3Z2_r_V, [50 x i3]* %vmStubsPH3Z2_pt_V, [50 x i6]* %vmStubsPH3Z2_index_V, [50 x i4]* %vmStubsPH4Z2_z_V, [50 x i3]* %vmStubsPH4Z2_phi_V, [50 x i2]* %vmStubsPH4Z2_r_V, [50 x i3]* %vmStubsPH4Z2_pt_V, [50 x i6]* %vmStubsPH4Z2_index_V, i32 %nStubs_read, i6 %nPH1Z1_V_read, i6 %nPH2Z1_V_read, i6 %nPH3Z1_V_read, i6 %nPH4Z1_V_read, i6 %nPH1Z2_V_read, i6 %nPH2Z2_V_read, i6 %nPH3Z2_V_read, i6 %nPH4Z2_V_read)


 <State 2>: 0.00ns
ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([50 x i12]* %stubsInLayer_z_V), !map !79

ST_2: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([50 x i14]* %stubsInLayer_phi_V), !map !85

ST_2: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([50 x i7]* %stubsInLayer_r_V), !map !89

ST_2: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %stubsInLayer_pt_V), !map !93

ST_2: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([50 x i12]* %allStubs_z_V), !map !97

ST_2: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([50 x i14]* %allStubs_phi_V), !map !101

ST_2: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x i7]* %allStubs_r_V), !map !105

ST_2: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %allStubs_pt_V), !map !109

ST_2: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH1Z1_z_V), !map !113

ST_2: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z1_phi_V), !map !117

ST_2: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH1Z1_r_V), !map !121

ST_2: stg_24 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z1_pt_V), !map !125

ST_2: stg_25 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH1Z1_index_V), !map !129

ST_2: stg_26 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH2Z1_z_V), !map !133

ST_2: stg_27 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z1_phi_V), !map !137

ST_2: stg_28 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH2Z1_r_V), !map !141

ST_2: stg_29 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z1_pt_V), !map !145

ST_2: stg_30 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH2Z1_index_V), !map !149

ST_2: stg_31 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH3Z1_z_V), !map !153

ST_2: stg_32 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z1_phi_V), !map !157

ST_2: stg_33 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH3Z1_r_V), !map !161

ST_2: stg_34 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z1_pt_V), !map !165

ST_2: stg_35 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH3Z1_index_V), !map !169

ST_2: stg_36 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH4Z1_z_V), !map !173

ST_2: stg_37 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z1_phi_V), !map !177

ST_2: stg_38 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH4Z1_r_V), !map !181

ST_2: stg_39 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z1_pt_V), !map !185

ST_2: stg_40 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH4Z1_index_V), !map !189

ST_2: stg_41 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH1Z2_z_V), !map !193

ST_2: stg_42 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z2_phi_V), !map !197

ST_2: stg_43 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH1Z2_r_V), !map !201

ST_2: stg_44 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z2_pt_V), !map !205

ST_2: stg_45 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH1Z2_index_V), !map !209

ST_2: stg_46 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH2Z2_z_V), !map !213

ST_2: stg_47 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z2_phi_V), !map !217

ST_2: stg_48 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH2Z2_r_V), !map !221

ST_2: stg_49 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z2_pt_V), !map !225

ST_2: stg_50 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH2Z2_index_V), !map !229

ST_2: stg_51 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH3Z2_z_V), !map !233

ST_2: stg_52 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z2_phi_V), !map !237

ST_2: stg_53 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH3Z2_r_V), !map !241

ST_2: stg_54 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z2_pt_V), !map !245

ST_2: stg_55 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH3Z2_index_V), !map !249

ST_2: stg_56 [1/1] 0.00ns
:43  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH4Z2_z_V), !map !253

ST_2: stg_57 [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z2_phi_V), !map !257

ST_2: stg_58 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH4Z2_r_V), !map !261

ST_2: stg_59 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z2_pt_V), !map !265

ST_2: stg_60 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH4Z2_index_V), !map !269

ST_2: stg_61 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nStubs), !map !273

ST_2: stg_62 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH1Z1_V), !map !279

ST_2: stg_63 [1/1] 0.00ns
:50  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH2Z1_V), !map !285

ST_2: stg_64 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH3Z1_V), !map !289

ST_2: stg_65 [1/1] 0.00ns
:52  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH4Z1_V), !map !293

ST_2: stg_66 [1/1] 0.00ns
:53  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH1Z2_V), !map !297

ST_2: stg_67 [1/1] 0.00ns
:54  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH2Z2_V), !map !301

ST_2: stg_68 [1/1] 0.00ns
:55  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH3Z2_V), !map !305

ST_2: stg_69 [1/1] 0.00ns
:56  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH4Z2_V), !map !309

ST_2: stg_70 [1/1] 0.00ns
:57  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @VMRouterDispatcher_str) nounwind

ST_2: call_ret [1/2] 0.00ns
:67  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6 } @VMRouterDispatcher_VMRouter([50 x i12]* %stubsInLayer_z_V, [50 x i14]* %stubsInLayer_phi_V, [50 x i7]* %stubsInLayer_r_V, [50 x i3]* %stubsInLayer_pt_V, [50 x i12]* %allStubs_z_V, [50 x i14]* %allStubs_phi_V, [50 x i7]* %allStubs_r_V, [50 x i3]* %allStubs_pt_V, [50 x i4]* %vmStubsPH1Z1_z_V, [50 x i3]* %vmStubsPH1Z1_phi_V, [50 x i2]* %vmStubsPH1Z1_r_V, [50 x i3]* %vmStubsPH1Z1_pt_V, [50 x i6]* %vmStubsPH1Z1_index_V, [50 x i4]* %vmStubsPH2Z1_z_V, [50 x i3]* %vmStubsPH2Z1_phi_V, [50 x i2]* %vmStubsPH2Z1_r_V, [50 x i3]* %vmStubsPH2Z1_pt_V, [50 x i6]* %vmStubsPH2Z1_index_V, [50 x i4]* %vmStubsPH3Z1_z_V, [50 x i3]* %vmStubsPH3Z1_phi_V, [50 x i2]* %vmStubsPH3Z1_r_V, [50 x i3]* %vmStubsPH3Z1_pt_V, [50 x i6]* %vmStubsPH3Z1_index_V, [50 x i4]* %vmStubsPH4Z1_z_V, [50 x i3]* %vmStubsPH4Z1_phi_V, [50 x i2]* %vmStubsPH4Z1_r_V, [50 x i3]* %vmStubsPH4Z1_pt_V, [50 x i6]* %vmStubsPH4Z1_index_V, [50 x i4]* %vmStubsPH1Z2_z_V, [50 x i3]* %vmStubsPH1Z2_phi_V, [50 x i2]* %vmStubsPH1Z2_r_V, [50 x i3]* %vmStubsPH1Z2_pt_V, [50 x i6]* %vmStubsPH1Z2_index_V, [50 x i4]* %vmStubsPH2Z2_z_V, [50 x i3]* %vmStubsPH2Z2_phi_V, [50 x i2]* %vmStubsPH2Z2_r_V, [50 x i3]* %vmStubsPH2Z2_pt_V, [50 x i6]* %vmStubsPH2Z2_index_V, [50 x i4]* %vmStubsPH3Z2_z_V, [50 x i3]* %vmStubsPH3Z2_phi_V, [50 x i2]* %vmStubsPH3Z2_r_V, [50 x i3]* %vmStubsPH3Z2_pt_V, [50 x i6]* %vmStubsPH3Z2_index_V, [50 x i4]* %vmStubsPH4Z2_z_V, [50 x i3]* %vmStubsPH4Z2_phi_V, [50 x i2]* %vmStubsPH4Z2_r_V, [50 x i3]* %vmStubsPH4Z2_pt_V, [50 x i6]* %vmStubsPH4Z2_index_V, i32 %nStubs_read, i6 %nPH1Z1_V_read, i6 %nPH2Z1_V_read, i6 %nPH3Z1_V_read, i6 %nPH4Z1_V_read, i6 %nPH1Z2_V_read, i6 %nPH2Z2_V_read, i6 %nPH3Z2_V_read, i6 %nPH4Z2_V_read)

ST_2: nPH1Z1_V_ret [1/1] 0.00ns
:68  %nPH1Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 0

ST_2: stg_73 [1/1] 0.00ns
:69  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH1Z1_V, i6 %nPH1Z1_V_ret)

ST_2: nPH2Z1_V_ret [1/1] 0.00ns
:70  %nPH2Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 1

ST_2: stg_75 [1/1] 0.00ns
:71  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH2Z1_V, i6 %nPH2Z1_V_ret)

ST_2: nPH3Z1_V_ret [1/1] 0.00ns
:72  %nPH3Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 2

ST_2: stg_77 [1/1] 0.00ns
:73  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH3Z1_V, i6 %nPH3Z1_V_ret)

ST_2: nPH4Z1_V_ret [1/1] 0.00ns
:74  %nPH4Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 3

ST_2: stg_79 [1/1] 0.00ns
:75  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH4Z1_V, i6 %nPH4Z1_V_ret)

ST_2: nPH1Z2_V_ret [1/1] 0.00ns
:76  %nPH1Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 4

ST_2: stg_81 [1/1] 0.00ns
:77  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH1Z2_V, i6 %nPH1Z2_V_ret)

ST_2: nPH2Z2_V_ret [1/1] 0.00ns
:78  %nPH2Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 5

ST_2: stg_83 [1/1] 0.00ns
:79  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH2Z2_V, i6 %nPH2Z2_V_ret)

ST_2: nPH3Z2_V_ret [1/1] 0.00ns
:80  %nPH3Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 6

ST_2: stg_85 [1/1] 0.00ns
:81  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH3Z2_V, i6 %nPH3Z2_V_ret)

ST_2: nPH4Z2_V_ret [1/1] 0.00ns
:82  %nPH4Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 7

ST_2: stg_87 [1/1] 0.00ns
:83  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH4Z2_V, i6 %nPH4Z2_V_ret)

ST_2: stg_88 [1/1] 0.00ns
:84  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stubsInLayer_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stubsInLayer_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stubsInLayer_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stubsInLayer_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ allStubs_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ allStubs_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ allStubs_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ allStubs_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z1_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z1_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z1_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z1_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z1_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z1_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z1_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z1_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z1_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z1_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z1_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z1_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z1_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z1_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z1_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z2_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z2_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z2_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z2_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH2Z2_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z2_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z2_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z2_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z2_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH3Z2_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z2_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z2_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z2_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z2_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH4Z2_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ nStubs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nPH1Z1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH2Z1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH3Z1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH4Z1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH1Z2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH2Z2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH3Z2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nPH4Z2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nStubs_read   (read         ) [ 001]
nPH1Z1_V_read (read         ) [ 001]
nPH2Z1_V_read (read         ) [ 001]
nPH3Z1_V_read (read         ) [ 001]
nPH4Z1_V_read (read         ) [ 001]
nPH1Z2_V_read (read         ) [ 001]
nPH2Z2_V_read (read         ) [ 001]
nPH3Z2_V_read (read         ) [ 001]
nPH4Z2_V_read (read         ) [ 001]
stg_13        (specbitsmap  ) [ 000]
stg_14        (specbitsmap  ) [ 000]
stg_15        (specbitsmap  ) [ 000]
stg_16        (specbitsmap  ) [ 000]
stg_17        (specbitsmap  ) [ 000]
stg_18        (specbitsmap  ) [ 000]
stg_19        (specbitsmap  ) [ 000]
stg_20        (specbitsmap  ) [ 000]
stg_21        (specbitsmap  ) [ 000]
stg_22        (specbitsmap  ) [ 000]
stg_23        (specbitsmap  ) [ 000]
stg_24        (specbitsmap  ) [ 000]
stg_25        (specbitsmap  ) [ 000]
stg_26        (specbitsmap  ) [ 000]
stg_27        (specbitsmap  ) [ 000]
stg_28        (specbitsmap  ) [ 000]
stg_29        (specbitsmap  ) [ 000]
stg_30        (specbitsmap  ) [ 000]
stg_31        (specbitsmap  ) [ 000]
stg_32        (specbitsmap  ) [ 000]
stg_33        (specbitsmap  ) [ 000]
stg_34        (specbitsmap  ) [ 000]
stg_35        (specbitsmap  ) [ 000]
stg_36        (specbitsmap  ) [ 000]
stg_37        (specbitsmap  ) [ 000]
stg_38        (specbitsmap  ) [ 000]
stg_39        (specbitsmap  ) [ 000]
stg_40        (specbitsmap  ) [ 000]
stg_41        (specbitsmap  ) [ 000]
stg_42        (specbitsmap  ) [ 000]
stg_43        (specbitsmap  ) [ 000]
stg_44        (specbitsmap  ) [ 000]
stg_45        (specbitsmap  ) [ 000]
stg_46        (specbitsmap  ) [ 000]
stg_47        (specbitsmap  ) [ 000]
stg_48        (specbitsmap  ) [ 000]
stg_49        (specbitsmap  ) [ 000]
stg_50        (specbitsmap  ) [ 000]
stg_51        (specbitsmap  ) [ 000]
stg_52        (specbitsmap  ) [ 000]
stg_53        (specbitsmap  ) [ 000]
stg_54        (specbitsmap  ) [ 000]
stg_55        (specbitsmap  ) [ 000]
stg_56        (specbitsmap  ) [ 000]
stg_57        (specbitsmap  ) [ 000]
stg_58        (specbitsmap  ) [ 000]
stg_59        (specbitsmap  ) [ 000]
stg_60        (specbitsmap  ) [ 000]
stg_61        (specbitsmap  ) [ 000]
stg_62        (specbitsmap  ) [ 000]
stg_63        (specbitsmap  ) [ 000]
stg_64        (specbitsmap  ) [ 000]
stg_65        (specbitsmap  ) [ 000]
stg_66        (specbitsmap  ) [ 000]
stg_67        (specbitsmap  ) [ 000]
stg_68        (specbitsmap  ) [ 000]
stg_69        (specbitsmap  ) [ 000]
stg_70        (spectopmodule) [ 000]
call_ret      (call         ) [ 000]
nPH1Z1_V_ret  (extractvalue ) [ 000]
stg_73        (write        ) [ 000]
nPH2Z1_V_ret  (extractvalue ) [ 000]
stg_75        (write        ) [ 000]
nPH3Z1_V_ret  (extractvalue ) [ 000]
stg_77        (write        ) [ 000]
nPH4Z1_V_ret  (extractvalue ) [ 000]
stg_79        (write        ) [ 000]
nPH1Z2_V_ret  (extractvalue ) [ 000]
stg_81        (write        ) [ 000]
nPH2Z2_V_ret  (extractvalue ) [ 000]
stg_83        (write        ) [ 000]
nPH3Z2_V_ret  (extractvalue ) [ 000]
stg_85        (write        ) [ 000]
nPH4Z2_V_ret  (extractvalue ) [ 000]
stg_87        (write        ) [ 000]
stg_88        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stubsInLayer_z_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_z_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stubsInLayer_phi_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_phi_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stubsInLayer_r_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_r_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stubsInLayer_pt_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_pt_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="allStubs_z_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="allStubs_phi_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="allStubs_r_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="allStubs_pt_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vmStubsPH1Z1_z_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vmStubsPH1Z1_phi_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vmStubsPH1Z1_r_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vmStubsPH1Z1_pt_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vmStubsPH1Z1_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="vmStubsPH2Z1_z_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z1_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="vmStubsPH2Z1_phi_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z1_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vmStubsPH2Z1_r_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z1_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vmStubsPH2Z1_pt_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z1_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vmStubsPH2Z1_index_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z1_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="vmStubsPH3Z1_z_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z1_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vmStubsPH3Z1_phi_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z1_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="vmStubsPH3Z1_r_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z1_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="vmStubsPH3Z1_pt_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z1_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="vmStubsPH3Z1_index_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z1_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="vmStubsPH4Z1_z_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z1_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="vmStubsPH4Z1_phi_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z1_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="vmStubsPH4Z1_r_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z1_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="vmStubsPH4Z1_pt_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z1_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="vmStubsPH4Z1_index_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z1_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="vmStubsPH1Z2_z_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="vmStubsPH1Z2_phi_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="vmStubsPH1Z2_r_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="vmStubsPH1Z2_pt_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="vmStubsPH1Z2_index_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="vmStubsPH2Z2_z_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z2_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="vmStubsPH2Z2_phi_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z2_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="vmStubsPH2Z2_r_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z2_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="vmStubsPH2Z2_pt_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z2_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="vmStubsPH2Z2_index_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH2Z2_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="vmStubsPH3Z2_z_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z2_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="vmStubsPH3Z2_phi_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z2_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="vmStubsPH3Z2_r_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z2_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="vmStubsPH3Z2_pt_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z2_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="vmStubsPH3Z2_index_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH3Z2_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="vmStubsPH4Z2_z_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z2_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="vmStubsPH4Z2_phi_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z2_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="vmStubsPH4Z2_r_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z2_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="vmStubsPH4Z2_pt_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z2_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="vmStubsPH4Z2_index_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH4Z2_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="nStubs">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nStubs"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="nPH1Z1_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH1Z1_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="nPH2Z1_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH2Z1_V"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="nPH3Z1_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH3Z1_V"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="nPH4Z1_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH4Z1_V"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="nPH1Z2_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH1Z2_V"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="nPH2Z2_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH2Z2_V"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="nPH3Z2_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH3Z2_V"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="nPH4Z2_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nPH4Z2_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VMRouterDispatcher_VMRouter"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VMRouterDispatcher_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="nStubs_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nStubs_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="nPH1Z1_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH1Z1_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="nPH2Z1_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH2Z1_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="nPH3Z1_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH3Z1_V_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="nPH4Z1_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH4Z1_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="nPH1Z2_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH1Z2_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="nPH2Z2_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH2Z2_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="nPH3Z2_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH3Z2_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="nPH4Z2_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nPH4Z2_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="stg_73_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="stg_75_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_75/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="stg_77_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_77/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="stg_79_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_79/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stg_81_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_81/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="stg_83_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_83/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="stg_85_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_85/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="stg_87_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_87/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_VMRouterDispatcher_VMRouter_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="48" slack="0"/>
<pin id="240" dir="0" index="1" bw="12" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="0" index="4" bw="3" slack="0"/>
<pin id="244" dir="0" index="5" bw="12" slack="0"/>
<pin id="245" dir="0" index="6" bw="14" slack="0"/>
<pin id="246" dir="0" index="7" bw="7" slack="0"/>
<pin id="247" dir="0" index="8" bw="3" slack="0"/>
<pin id="248" dir="0" index="9" bw="4" slack="0"/>
<pin id="249" dir="0" index="10" bw="3" slack="0"/>
<pin id="250" dir="0" index="11" bw="2" slack="0"/>
<pin id="251" dir="0" index="12" bw="3" slack="0"/>
<pin id="252" dir="0" index="13" bw="6" slack="0"/>
<pin id="253" dir="0" index="14" bw="4" slack="0"/>
<pin id="254" dir="0" index="15" bw="3" slack="0"/>
<pin id="255" dir="0" index="16" bw="2" slack="0"/>
<pin id="256" dir="0" index="17" bw="3" slack="0"/>
<pin id="257" dir="0" index="18" bw="6" slack="0"/>
<pin id="258" dir="0" index="19" bw="4" slack="0"/>
<pin id="259" dir="0" index="20" bw="3" slack="0"/>
<pin id="260" dir="0" index="21" bw="2" slack="0"/>
<pin id="261" dir="0" index="22" bw="3" slack="0"/>
<pin id="262" dir="0" index="23" bw="6" slack="0"/>
<pin id="263" dir="0" index="24" bw="4" slack="0"/>
<pin id="264" dir="0" index="25" bw="3" slack="0"/>
<pin id="265" dir="0" index="26" bw="2" slack="0"/>
<pin id="266" dir="0" index="27" bw="3" slack="0"/>
<pin id="267" dir="0" index="28" bw="6" slack="0"/>
<pin id="268" dir="0" index="29" bw="4" slack="0"/>
<pin id="269" dir="0" index="30" bw="3" slack="0"/>
<pin id="270" dir="0" index="31" bw="2" slack="0"/>
<pin id="271" dir="0" index="32" bw="3" slack="0"/>
<pin id="272" dir="0" index="33" bw="6" slack="0"/>
<pin id="273" dir="0" index="34" bw="4" slack="0"/>
<pin id="274" dir="0" index="35" bw="3" slack="0"/>
<pin id="275" dir="0" index="36" bw="2" slack="0"/>
<pin id="276" dir="0" index="37" bw="3" slack="0"/>
<pin id="277" dir="0" index="38" bw="6" slack="0"/>
<pin id="278" dir="0" index="39" bw="4" slack="0"/>
<pin id="279" dir="0" index="40" bw="3" slack="0"/>
<pin id="280" dir="0" index="41" bw="2" slack="0"/>
<pin id="281" dir="0" index="42" bw="3" slack="0"/>
<pin id="282" dir="0" index="43" bw="6" slack="0"/>
<pin id="283" dir="0" index="44" bw="4" slack="0"/>
<pin id="284" dir="0" index="45" bw="3" slack="0"/>
<pin id="285" dir="0" index="46" bw="2" slack="0"/>
<pin id="286" dir="0" index="47" bw="3" slack="0"/>
<pin id="287" dir="0" index="48" bw="6" slack="0"/>
<pin id="288" dir="0" index="49" bw="32" slack="0"/>
<pin id="289" dir="0" index="50" bw="6" slack="0"/>
<pin id="290" dir="0" index="51" bw="6" slack="0"/>
<pin id="291" dir="0" index="52" bw="6" slack="0"/>
<pin id="292" dir="0" index="53" bw="6" slack="0"/>
<pin id="293" dir="0" index="54" bw="6" slack="0"/>
<pin id="294" dir="0" index="55" bw="6" slack="0"/>
<pin id="295" dir="0" index="56" bw="6" slack="0"/>
<pin id="296" dir="0" index="57" bw="6" slack="0"/>
<pin id="297" dir="1" index="58" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="nPH1Z1_V_ret_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="48" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH1Z1_V_ret/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="nPH2Z1_V_ret_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="48" slack="0"/>
<pin id="363" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH2Z1_V_ret/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="nPH3Z1_V_ret_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="48" slack="0"/>
<pin id="368" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH3Z1_V_ret/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="nPH4Z1_V_ret_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="48" slack="0"/>
<pin id="373" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH4Z1_V_ret/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="nPH1Z2_V_ret_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="48" slack="0"/>
<pin id="378" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH1Z2_V_ret/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="nPH2Z2_V_ret_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="48" slack="0"/>
<pin id="383" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH2Z2_V_ret/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="nPH3Z2_V_ret_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="48" slack="0"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH3Z2_V_ret/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="nPH4Z2_V_ret_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="48" slack="0"/>
<pin id="393" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPH4Z2_V_ret/2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="nStubs_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nStubs_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="nPH1Z1_V_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH1Z1_V_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="nPH2Z1_V_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH2Z1_V_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="nPH3Z1_V_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="1"/>
<pin id="413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH3Z1_V_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="nPH4Z1_V_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="1"/>
<pin id="418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH4Z1_V_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="nPH1Z2_V_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="1"/>
<pin id="423" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH1Z2_V_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="nPH2Z2_V_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="1"/>
<pin id="428" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH2Z2_V_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="nPH3Z2_V_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="1"/>
<pin id="433" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH3Z2_V_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="nPH4Z2_V_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="1"/>
<pin id="438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nPH4Z2_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="114" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="116" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="98" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="116" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="100" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="116" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="102" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="116" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="104" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="116" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="106" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="116" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="108" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="116" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="110" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="116" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="112" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="126" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="98" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="126" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="100" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="126" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="102" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="126" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="104" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="126" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="126" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="108" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="126" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="110" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="126" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="112" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="298"><net_src comp="118" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="238" pin=8"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="238" pin=9"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="238" pin=10"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="238" pin=11"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="238" pin=12"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="238" pin=13"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="238" pin=14"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="238" pin=15"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="238" pin=16"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="238" pin=17"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="238" pin=18"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="238" pin=19"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="238" pin=20"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="238" pin=21"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="238" pin=22"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="238" pin=23"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="238" pin=24"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="238" pin=25"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="238" pin=26"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="238" pin=27"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="238" pin=28"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="238" pin=29"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="238" pin=30"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="238" pin=31"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="238" pin=32"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="238" pin=33"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="238" pin=34"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="238" pin=35"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="238" pin=36"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="238" pin=37"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="238" pin=38"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="238" pin=39"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="238" pin=40"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="238" pin=41"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="238" pin=42"/></net>

<net id="341"><net_src comp="84" pin="0"/><net_sink comp="238" pin=43"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="238" pin=44"/></net>

<net id="343"><net_src comp="88" pin="0"/><net_sink comp="238" pin=45"/></net>

<net id="344"><net_src comp="90" pin="0"/><net_sink comp="238" pin=46"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="238" pin=47"/></net>

<net id="346"><net_src comp="94" pin="0"/><net_sink comp="238" pin=48"/></net>

<net id="347"><net_src comp="128" pin="2"/><net_sink comp="238" pin=49"/></net>

<net id="348"><net_src comp="134" pin="2"/><net_sink comp="238" pin=50"/></net>

<net id="349"><net_src comp="140" pin="2"/><net_sink comp="238" pin=51"/></net>

<net id="350"><net_src comp="146" pin="2"/><net_sink comp="238" pin=52"/></net>

<net id="351"><net_src comp="152" pin="2"/><net_sink comp="238" pin=53"/></net>

<net id="352"><net_src comp="158" pin="2"/><net_sink comp="238" pin=54"/></net>

<net id="353"><net_src comp="164" pin="2"/><net_sink comp="238" pin=55"/></net>

<net id="354"><net_src comp="170" pin="2"/><net_sink comp="238" pin=56"/></net>

<net id="355"><net_src comp="176" pin="2"/><net_sink comp="238" pin=57"/></net>

<net id="359"><net_src comp="238" pin="58"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="364"><net_src comp="238" pin="58"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="369"><net_src comp="238" pin="58"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="374"><net_src comp="238" pin="58"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="379"><net_src comp="238" pin="58"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="384"><net_src comp="238" pin="58"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="389"><net_src comp="238" pin="58"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="394"><net_src comp="238" pin="58"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="399"><net_src comp="128" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="238" pin=49"/></net>

<net id="404"><net_src comp="134" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="238" pin=50"/></net>

<net id="409"><net_src comp="140" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="238" pin=51"/></net>

<net id="414"><net_src comp="146" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="238" pin=52"/></net>

<net id="419"><net_src comp="152" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="238" pin=53"/></net>

<net id="424"><net_src comp="158" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="238" pin=54"/></net>

<net id="429"><net_src comp="164" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="238" pin=55"/></net>

<net id="434"><net_src comp="170" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="238" pin=56"/></net>

<net id="439"><net_src comp="176" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="238" pin=57"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: allStubs_z_V | {1 2 }
	Port: allStubs_phi_V | {1 2 }
	Port: allStubs_r_V | {1 2 }
	Port: allStubs_pt_V | {1 2 }
	Port: vmStubsPH1Z1_z_V | {1 2 }
	Port: vmStubsPH1Z1_phi_V | {1 2 }
	Port: vmStubsPH1Z1_r_V | {1 2 }
	Port: vmStubsPH1Z1_pt_V | {1 2 }
	Port: vmStubsPH1Z1_index_V | {1 2 }
	Port: vmStubsPH2Z1_z_V | {1 2 }
	Port: vmStubsPH2Z1_phi_V | {1 2 }
	Port: vmStubsPH2Z1_r_V | {1 2 }
	Port: vmStubsPH2Z1_pt_V | {1 2 }
	Port: vmStubsPH2Z1_index_V | {1 2 }
	Port: vmStubsPH3Z1_z_V | {1 2 }
	Port: vmStubsPH3Z1_phi_V | {1 2 }
	Port: vmStubsPH3Z1_r_V | {1 2 }
	Port: vmStubsPH3Z1_pt_V | {1 2 }
	Port: vmStubsPH3Z1_index_V | {1 2 }
	Port: vmStubsPH4Z1_z_V | {1 2 }
	Port: vmStubsPH4Z1_phi_V | {1 2 }
	Port: vmStubsPH4Z1_r_V | {1 2 }
	Port: vmStubsPH4Z1_pt_V | {1 2 }
	Port: vmStubsPH4Z1_index_V | {1 2 }
	Port: vmStubsPH1Z2_z_V | {1 2 }
	Port: vmStubsPH1Z2_phi_V | {1 2 }
	Port: vmStubsPH1Z2_r_V | {1 2 }
	Port: vmStubsPH1Z2_pt_V | {1 2 }
	Port: vmStubsPH1Z2_index_V | {1 2 }
	Port: vmStubsPH2Z2_z_V | {1 2 }
	Port: vmStubsPH2Z2_phi_V | {1 2 }
	Port: vmStubsPH2Z2_r_V | {1 2 }
	Port: vmStubsPH2Z2_pt_V | {1 2 }
	Port: vmStubsPH2Z2_index_V | {1 2 }
	Port: vmStubsPH3Z2_z_V | {1 2 }
	Port: vmStubsPH3Z2_phi_V | {1 2 }
	Port: vmStubsPH3Z2_r_V | {1 2 }
	Port: vmStubsPH3Z2_pt_V | {1 2 }
	Port: vmStubsPH3Z2_index_V | {1 2 }
	Port: vmStubsPH4Z2_z_V | {1 2 }
	Port: vmStubsPH4Z2_phi_V | {1 2 }
	Port: vmStubsPH4Z2_r_V | {1 2 }
	Port: vmStubsPH4Z2_pt_V | {1 2 }
	Port: vmStubsPH4Z2_index_V | {1 2 }
	Port: nPH1Z1_V | {2 }
	Port: nPH2Z1_V | {2 }
	Port: nPH3Z1_V | {2 }
	Port: nPH4Z1_V | {2 }
	Port: nPH1Z2_V | {2 }
	Port: nPH2Z2_V | {2 }
	Port: nPH3Z2_V | {2 }
	Port: nPH4Z2_V | {2 }
 - Input state : 
	Port: VMRouterDispatcher : stubsInLayer_z_V | {1 2 }
	Port: VMRouterDispatcher : stubsInLayer_phi_V | {1 2 }
	Port: VMRouterDispatcher : stubsInLayer_r_V | {1 2 }
	Port: VMRouterDispatcher : stubsInLayer_pt_V | {1 2 }
	Port: VMRouterDispatcher : nStubs | {1 }
	Port: VMRouterDispatcher : nPH1Z1_V | {1 }
	Port: VMRouterDispatcher : nPH2Z1_V | {1 }
	Port: VMRouterDispatcher : nPH3Z1_V | {1 }
	Port: VMRouterDispatcher : nPH4Z1_V | {1 }
	Port: VMRouterDispatcher : nPH1Z2_V | {1 }
	Port: VMRouterDispatcher : nPH2Z2_V | {1 }
	Port: VMRouterDispatcher : nPH3Z2_V | {1 }
	Port: VMRouterDispatcher : nPH4Z2_V | {1 }
  - Chain level:
	State 1
	State 2
		nPH1Z1_V_ret : 1
		stg_73 : 2
		nPH2Z1_V_ret : 1
		stg_75 : 2
		nPH3Z1_V_ret : 1
		stg_77 : 2
		nPH4Z1_V_ret : 1
		stg_79 : 2
		nPH1Z2_V_ret : 1
		stg_81 : 2
		nPH2Z2_V_ret : 1
		stg_83 : 2
		nPH3Z2_V_ret : 1
		stg_85 : 2
		nPH4Z2_V_ret : 1
		stg_87 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_VMRouterDispatcher_VMRouter_fu_238 |   4.46  |   230   |    98   |
|----------|----------------------------------------|---------|---------|---------|
|          |         nStubs_read_read_fu_128        |    0    |    0    |    0    |
|          |        nPH1Z1_V_read_read_fu_134       |    0    |    0    |    0    |
|          |        nPH2Z1_V_read_read_fu_140       |    0    |    0    |    0    |
|          |        nPH3Z1_V_read_read_fu_146       |    0    |    0    |    0    |
|   read   |        nPH4Z1_V_read_read_fu_152       |    0    |    0    |    0    |
|          |        nPH1Z2_V_read_read_fu_158       |    0    |    0    |    0    |
|          |        nPH2Z2_V_read_read_fu_164       |    0    |    0    |    0    |
|          |        nPH3Z2_V_read_read_fu_170       |    0    |    0    |    0    |
|          |        nPH4Z2_V_read_read_fu_176       |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |           stg_73_write_fu_182          |    0    |    0    |    0    |
|          |           stg_75_write_fu_189          |    0    |    0    |    0    |
|          |           stg_77_write_fu_196          |    0    |    0    |    0    |
|   write  |           stg_79_write_fu_203          |    0    |    0    |    0    |
|          |           stg_81_write_fu_210          |    0    |    0    |    0    |
|          |           stg_83_write_fu_217          |    0    |    0    |    0    |
|          |           stg_85_write_fu_224          |    0    |    0    |    0    |
|          |           stg_87_write_fu_231          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |           nPH1Z1_V_ret_fu_356          |    0    |    0    |    0    |
|          |           nPH2Z1_V_ret_fu_361          |    0    |    0    |    0    |
|          |           nPH3Z1_V_ret_fu_366          |    0    |    0    |    0    |
|extractvalue|           nPH4Z1_V_ret_fu_371          |    0    |    0    |    0    |
|          |           nPH1Z2_V_ret_fu_376          |    0    |    0    |    0    |
|          |           nPH2Z2_V_ret_fu_381          |    0    |    0    |    0    |
|          |           nPH3Z2_V_ret_fu_386          |    0    |    0    |    0    |
|          |           nPH4Z2_V_ret_fu_391          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |   4.46  |   230   |    98   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|nPH1Z1_V_read_reg_401|    6   |
|nPH1Z2_V_read_reg_421|    6   |
|nPH2Z1_V_read_reg_406|    6   |
|nPH2Z2_V_read_reg_426|    6   |
|nPH3Z1_V_read_reg_411|    6   |
|nPH3Z2_V_read_reg_431|    6   |
|nPH4Z1_V_read_reg_416|    6   |
|nPH4Z2_V_read_reg_436|    6   |
| nStubs_read_reg_396 |   32   |
+---------------------+--------+
|        Total        |   80   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p49 |   2  |  32  |   64   ||    32   |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p50 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p51 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p52 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p53 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p54 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p55 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p56 |   2  |   6  |   12   ||    6    |
| grp_VMRouterDispatcher_VMRouter_fu_238 |  p57 |   2  |   6  |   12   ||    6    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   160  ||  8.028  ||    80   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   230  |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   80   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   310  |   178  |
+-----------+--------+--------+--------+
