==18070== Cachegrind, a cache and branch-prediction profiler
==18070== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18070== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18070== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18070== 
--18070-- warning: L3 cache found, using its data for the LL simulation.
--18070-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18070-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18070== 
==18070== I   refs:      33,946,172,953
==18070== I1  misses:             5,296
==18070== LLi misses:             5,290
==18070== I1  miss rate:           0.00%
==18070== LLi miss rate:           0.00%
==18070== 
==18070== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18070== D1  misses:           107,760  (       44,891 rd   +        62,869 wr)
==18070== LLd misses:           107,657  (       44,837 rd   +        62,820 wr)
==18070== D1  miss rate:            0.0% (          0.0%     +           0.0%  )
==18070== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18070== 
==18070== LL refs:              113,056  (       50,187 rd   +        62,869 wr)
==18070== LL misses:            112,947  (       50,127 rd   +        62,820 wr)
==18070== LL miss rate:             0.0% (          0.0%     +           0.0%  )
