# hades.models.Design file
#  
[name] OpALU
[components]
hades.models.gates.And2 i8 22200 15000 @N 1001 1.0E-8
hades.models.gates.And2 i7 22800 10200 @N 1001 1.0E-8
hades.models.gates.InvSmall i6 22800 13800 @N 1001 5.0E-9
hades.models.gates.InvSmall i5 22800 12600 @N 1001 5.0E-9
hades.models.gates.Or2 i4 25200 12600 @N 1001 1.0E-8
hades.models.rtlib.io.ExpanderVertical i3 12000 10800 @N 1001 6 1.0E-8
hades.models.rtlib.io.ExpanderVertical i2 12000 6600 @N 1001 2 1.0E-8
hades.models.gates.Or2 i1 27600 9600 @N 1001 1.0E-8
hades.models.gates.Or2 i0 18000 15600 @N 1001 1.0E-8
hades.models.io.Constant0 i10 27600 16800 @N 1001
hades.models.rtlib.io.IpinVector 5-0 11400 10200 @N 1001 6 000000_B 1.0E-9 0
hades.models.rtlib.io.OpinVector SaidaALU 31800 20400 @N 1001 4 1.0E-9 0
hades.models.rtlib.io.IpinVector OpALU 11400 6000 @N 1001 2 01_B 1.0E-9 0
hades.models.rtlib.io.MergeBits i9 30000 17400 @N 1001 4 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i0 Y i8 B 1 2 22200 16800 21600 16800 0 
hades.signals.SignalStdLogic1164 n8 2 i3 Y3 i0 B 3 2 18000 17400 16800 17400 2 16800 17400 16800 12600 2 16800 12600 13200 12600 0 
hades.signals.SignalStdLogic1164 n7 2 i3 Y0 i0 A 3 2 18000 16200 17400 16200 2 17400 16200 17400 14400 2 17400 14400 13200 14400 0 
hades.signals.SignalStdLogic1164 n6 4 i2 Y1 i7 A i5 A i8 A 7 2 22800 10800 21600 10800 2 22800 13200 21600 13200 2 22200 15600 21600 15600 2 21600 7200 13200 7200 2 21600 15600 21600 13200 2 21600 7200 21600 10800 2 21600 13200 21600 10800 2 21600 13200 21600 10800 
hades.signals.SignalStdLogic1164 n5 2 i2 Y0 i1 A 3 2 13200 7800 27000 7800 2 27000 7800 27000 10200 2 27000 10200 27600 10200 0 
hades.signals.SignalStdLogic1164 n4 2 i6 Y i4 B 1 2 25200 14400 24600 14400 0 
hades.signals.SignalStdLogic1164 n3 2 i5 Y i4 A 1 2 24600 13200 25200 13200 0 
hades.signals.SignalStdLogic1164 n2 2 i7 Y i1 B 1 2 26400 11400 27600 11400 0 
hades.signals.SignalStdLogicVector n16 4 2 i9 Y SaidaALU A 2 2 31800 20400 30600 20400 2 30600 20400 30600 18600 0 
hades.signals.SignalStdLogicVector n1 6 2 5-0 Y i3 A 2 2 11400 10200 12600 10200 2 12600 10200 12600 10800 0 
hades.signals.SignalStdLogic1164 n15 2 i10 Y i9 A3 1 2 28800 17400 30600 17400 0 
hades.signals.SignalStdLogicVector n0 2 2 OpALU Y i2 A 2 2 11400 6000 12600 6000 2 12600 6000 12600 6600 0 
hades.signals.SignalStdLogic1164 n14 2 i1 Y i9 A2 1 2 31200 10800 31200 17400 0 
hades.signals.SignalStdLogic1164 n13 2 i4 Y i9 A1 2 2 31800 17400 31800 13800 2 31800 13800 28800 13800 0 
hades.signals.SignalStdLogic1164 n12 2 i8 Y i9 A0 2 2 25800 16200 32400 16200 2 32400 16200 32400 17400 0 
hades.signals.SignalStdLogic1164 n11 2 i3 Y1 i7 B 3 2 22800 12000 18600 12000 2 18600 12000 18600 13800 2 18600 13800 13200 13800 0 
hades.signals.SignalStdLogic1164 n10 2 i3 Y2 i6 A 3 2 22800 14400 21000 14400 2 21000 14400 21000 13200 2 21000 13200 13200 13200 0 
[end signals]
[end]
