#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug  8 12:23:22 2024
# Process ID: 9656
# Current directory: C:/Users/Purcell/Documents/RedPitayaPractice/FastReadout/Pulse-counting/Frequency_counter/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13144 C:\Users\Purcell\Documents\RedPitayaPractice\FastReadout\Pulse-counting\Frequency_counter\tmp\freq\freq.xpr
# Log file: C:/Users/Purcell/Documents/RedPitayaPractice/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/vivado.log
# Journal file: C:/Users/Purcell/Documents/RedPitayaPractice/FastReadout/Pulse-counting/Frequency_counter/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Purcell/Documents/RedPitayaPractice/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Purcell/Documents/RedPitayaPractice/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_cells Output_pulse/axis_red_pitaya_adc_0]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac:1.0 axis_red_pitaya_dac_0
endgroup
move_bd_cells [get_bd_cells Output_pulse] [get_bd_cells axis_red_pitaya_dac_0]
create_bd_pin -dir I Output_pulse/clk
set_property location {-175 118} [get_bd_pins Output_pulse/clk]
connect_bd_net [get_bd_pins Output_pulse/clk] [get_bd_pins Output_pulse/axis_constant_0/aclk]
connect_bd_net [get_bd_pins Output_pulse/clk] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/aclk]
set_property location {1.5 485 91} [get_bd_cells Output_pulse/axis_red_pitaya_dac_0]
set_property location {2 480 112} [get_bd_cells Output_pulse/axis_red_pitaya_dac_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 Output_pulse/clk_wiz_0
endgroup
connect_bd_net [get_bd_pins Output_pulse/clk] [get_bd_pins Output_pulse/clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins Output_pulse/clk_wiz_0/clk_out1] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/ddr_clk]
connect_bd_net [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/locked] [get_bd_pins Output_pulse/clk_wiz_0/locked]
connect_bd_intf_net [get_bd_intf_pins Output_pulse/axis_constant_0/M_AXIS] [get_bd_intf_pins Output_pulse/axis_red_pitaya_dac_0/S_AXIS]
open_project C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.xpr
open_bd_design {C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
close_project
startgroup
set_property -dict [list CONFIG.AXIS_TDATA_WIDTH {32}] [get_bd_cells Output_pulse/axis_constant_0]
endgroup
create_bd_pin -dir I Output_pulse/pulse
startgroup
connect_bd_net [get_bd_pins Output_pulse/pulse] [get_bd_pins Output_pulse/axis_constant_0/cfg_data]
endgroup
create_bd_pin -dir O Output_pulse/dac_clk
create_bd_pin -dir I Output_pulse/dac_rst
create_bd_pin -dir I Output_pulse/dac_sel
create_bd_pin -dir I Output_pulse/dac_wrt
create_bd_pin -dir I Output_pulse/dac_dat
delete_bd_objs [get_bd_pins Output_pulse/dac_rst]
delete_bd_objs [get_bd_pins Output_pulse/dac_wrt]
delete_bd_objs [get_bd_pins Output_pulse/dac_sel]
delete_bd_objs [get_bd_pins Output_pulse/dac_dat]
create_bd_pin -dir O Output_pulse/dac_rst
create_bd_pin -dir O Output_pulse/dac_sel
create_bd_pin -dir O Output_pulse/dac_wrt
create_bd_pin -dir O Output_pulse/dac_dat
connect_bd_net [get_bd_pins Output_pulse/dac_rst] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/dac_rst]
connect_bd_net [get_bd_pins Output_pulse/dac_clk] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/dac_clk]
connect_bd_net [get_bd_pins Output_pulse/dac_wrt] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/dac_wrt]
connect_bd_net [get_bd_pins Output_pulse/dac_dat] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/dac_dat]
connect_bd_net [get_bd_pins Output_pulse/dac_sel] [get_bd_pins Output_pulse/axis_red_pitaya_dac_0/dac_sel]
move_bd_cells [get_bd_cells /] [get_bd_cells Output_pulse/axis_red_pitaya_dac_0]
undo
set_property location {3 2211 421} [get_bd_cells axi_gpio_0]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins DataAcquisition/adc_clk] [get_bd_pins Output_pulse/clk] -boundary_type upper
connect_bd_net [get_bd_pins Output_pulse/pulse] [get_bd_pins FrequencyCounter/pulse] -boundary_type upper
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins Output_pulse/dac_dat]
connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins Output_pulse/dac_clk]
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins Output_pulse/dac_rst]
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins Output_pulse/dac_sel]
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins Output_pulse/dac_wrt]
save_bd_design
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference system_frequency_counter_0_0
delete_bd_objs [get_bd_nets FrequencyCounter/frequency_counter_0_pulse] [get_bd_pins FrequencyCounter/pulse]
create_bd_pin -dir O FrequencyCounter/pulse
connect_bd_net [get_bd_pins FrequencyCounter/pulse] [get_bd_pins FrequencyCounter/frequency_counter_0/pulse]
delete_bd_objs [get_bd_nets FrequencyCounter_pulse]
connect_bd_net [get_bd_pins FrequencyCounter/pulse] [get_bd_pins Output_pulse/pulse] -boundary_type upper
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins FrequencyCounter/pulse]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {14}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets Output_pulse/pulse_1] [get_bd_pins Output_pulse/pulse]
create_bd_pin -dir I Output_pulse/pulse
connect_bd_net [get_bd_pins Output_pulse/pulse] [get_bd_pins Output_pulse/axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins Output_pulse/pulse] [get_bd_pins FrequencyCounter/pulse] -boundary_type upper
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_nets FrequencyCounter_pulse]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins FrequencyCounter/data_access]
connect_bd_net [get_bd_pins Output_pulse/pulse] [get_bd_pins FrequencyCounter/pulse] -boundary_type upper
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
update_module_reference system_frequency_counter_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation -simset [get_filesets sim_2 ]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_ports Vaux0]
delete_bd_objs [get_bd_intf_ports Vaux1]
delete_bd_objs [get_bd_intf_ports Vaux8]
delete_bd_objs [get_bd_intf_ports Vaux9]
delete_bd_objs [get_bd_intf_ports Vp_Vn]
delete_bd_objs [get_bd_ports adc_enc_n_o]
delete_bd_objs [get_bd_ports adc_enc_p_o]
delete_bd_objs [get_bd_ports exp_n_tri_io]
delete_bd_objs [get_bd_ports exp_p_tri_io]
delete_bd_objs [get_bd_ports led_o]
save_bd_design
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference system_frequency_counter_0_0
delete_bd_objs [get_bd_nets FrequencyCounter/frequency_counter_0_pulse] [get_bd_nets pulse_1] [get_bd_pins FrequencyCounter/pulse]
create_bd_pin -dir O -from 31 -to 0 FrequencyCounter/Pulse
connect_bd_net [get_bd_pins FrequencyCounter/Pulse] [get_bd_pins FrequencyCounter/frequency_counter_0/pulse]
save_bd_design
connect_bd_net [get_bd_pins Output_pulse/pulse] [get_bd_pins FrequencyCounter/Pulse] -boundary_type upper
delete_bd_objs [get_bd_nets Output_pulse/pulse_1] [get_bd_nets pulse_1] [get_bd_pins Output_pulse/pulse]
connect_bd_net [get_bd_pins FrequencyCounter/Pulse] [get_bd_pins Output_pulse/axis_constant_0/cfg_data]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference system_frequency_counter_0_0
update_module_reference system_frequency_counter_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference system_frequency_counter_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
