Analysis & Synthesis report for freeway
Fri Jun 28 12:48:44 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Source assignments for render:inst1|lpm_add_sub:Add3|addcore:adder
 12. Source assignments for render:inst1|lpm_add_sub:Add5|addcore:adder
 13. Source assignments for render:inst1|lpm_add_sub:Add7|addcore:adder
 14. Source assignments for render:inst1|lpm_add_sub:Add9|addcore:adder
 15. Source assignments for VGAdrive:inst|lpm_add_sub:Add0|addcore:adder
 16. Source assignments for VGAdrive:inst|lpm_add_sub:Add1|addcore:adder
 17. Source assignments for render:inst1|lpm_add_sub:Add12|addcore:adder
 18. Source assignments for render:inst1|lpm_add_sub:Add13|addcore:adder
 19. Source assignments for render:inst1|lpm_add_sub:Add14|addcore:adder
 20. Source assignments for render:inst1|lpm_add_sub:Add15|addcore:adder
 21. Source assignments for divfreq:inst4|lpm_add_sub:Add0|addcore:adder
 22. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add3
 23. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add5
 24. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add7
 25. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add9
 26. Parameter Settings for Inferred Entity Instance: VGAdrive:inst|lpm_add_sub:Add0
 27. Parameter Settings for Inferred Entity Instance: VGAdrive:inst|lpm_add_sub:Add1
 28. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add12
 29. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add13
 30. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add14
 31. Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add15
 32. Parameter Settings for Inferred Entity Instance: divfreq:inst4|lpm_add_sub:Add0
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jun 28 12:48:44 2019        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; freeway                                      ;
; Top-level Entity Name       ; freeway                                      ;
; Family                      ; FLEX10K                                      ;
; Total logic elements        ; 666                                          ;
; Total pins                  ; 8                                            ;
; Total memory bits           ; 0                                            ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPF10K20RC240-4 ;               ;
; Top-level entity name                                        ; freeway         ; freeway       ;
; Family name                                                  ; FLEX10K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Redundant Logic Cells                                 ; Off             ; Off           ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Off             ; Off           ;
; Ignore SOFT Buffers                                          ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Auto Implement in ROM                                        ; Off             ; Off           ;
; Optimization Technique                                       ; Area            ; Area          ;
; Carry Chain Length                                           ; 32              ; 32            ;
; Cascade Chain Length                                         ; 2               ; 2             ;
; Auto Carry Chains                                            ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto ROM Replacement                                         ; On              ; On            ;
; Auto RAM Replacement                                         ; On              ; On            ;
; Auto Clock Enable Replacement                                ; On              ; On            ;
; Strict RAM Replacement                                       ; Off             ; Off           ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off             ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+
; freeway.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/tiago/Desktop/freeway-master/freeway.bdf                       ;
; VGAdrive.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/tiago/Desktop/freeway-master/VGAdrive.vhd                      ;
; render.v                         ; yes             ; Auto-Found Verilog HDL File              ; C:/Users/tiago/Desktop/freeway-master/render.v                          ;
; divfreq.vhd                      ; yes             ; Auto-Found VHDL File                     ; C:/Users/tiago/Desktop/freeway-master/divfreq.vhd                       ;
; input_synchronizer.v             ; yes             ; Auto-Found Verilog HDL File              ; C:/Users/tiago/Desktop/freeway-master/input_synchronizer.v              ;
; debounce.v                       ; yes             ; Auto-Found Verilog HDL File              ; C:/Users/tiago/Desktop/freeway-master/debounce.v                        ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; addcore.tdf                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+-----------------------------------+------------------------+
; Resource                          ; Usage                  ;
+-----------------------------------+------------------------+
; Total logic elements              ; 666                    ;
; Total combinational functions     ; 659                    ;
;     -- Total 4-input functions    ; 225                    ;
;     -- Total 3-input functions    ; 27                     ;
;     -- Total 2-input functions    ; 136                    ;
;     -- Total 1-input functions    ; 271                    ;
;     -- Total 0-input functions    ; 0                      ;
; Total registers                   ; 163                    ;
; Total logic cells in carry chains ; 281                    ;
; I/O pins                          ; 8                      ;
; Maximum fan-out node              ; divfreq:inst4|temporal ;
; Maximum fan-out                   ; 122                    ;
; Total fan-out                     ; 2019                   ;
; Average fan-out                   ; 3.00                   ;
+-----------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                           ; Library Name ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+--------------+
; |freeway                              ; 666 (2)     ; 163          ; 0           ; 8    ; 503 (0)      ; 7 (0)             ; 156 (2)          ; 281 (0)         ; 0 (0)      ; |freeway                                                                      ; work         ;
;    |VGAdrive:inst|                    ; 67 (49)     ; 22           ; 0           ; 0    ; 45 (27)      ; 0 (0)             ; 22 (22)          ; 20 (2)          ; 0 (0)      ; |freeway|VGAdrive:inst                                                        ; work         ;
;       |lpm_add_sub:Add0|              ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |freeway|VGAdrive:inst|lpm_add_sub:Add0                                       ; work         ;
;          |addcore:adder|              ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |freeway|VGAdrive:inst|lpm_add_sub:Add0|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |freeway|VGAdrive:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_add_sub:Add1|              ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |freeway|VGAdrive:inst|lpm_add_sub:Add1                                       ; work         ;
;          |addcore:adder|              ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |freeway|VGAdrive:inst|lpm_add_sub:Add1|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |freeway|VGAdrive:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |divfreq:inst4|                    ; 40 (24)     ; 18           ; 0           ; 0    ; 22 (6)       ; 6 (6)             ; 12 (12)          ; 17 (1)          ; 0 (0)      ; |freeway|divfreq:inst4                                                        ; work         ;
;       |lpm_add_sub:Add0|              ; 16 (0)      ; 0            ; 0           ; 0    ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |freeway|divfreq:inst4|lpm_add_sub:Add0                                       ; work         ;
;          |addcore:adder|              ; 16 (1)      ; 0            ; 0           ; 0    ; 16 (1)       ; 0 (0)             ; 0 (0)            ; 16 (1)          ; 0 (0)      ; |freeway|divfreq:inst4|lpm_add_sub:Add0|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 15 (15)     ; 0            ; 0           ; 0    ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |freeway|divfreq:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |render:inst1|                     ; 557 (326)   ; 121          ; 0           ; 0    ; 436 (205)    ; 1 (1)             ; 120 (120)        ; 244 (13)        ; 0 (0)      ; |freeway|render:inst1                                                         ; work         ;
;       |lpm_add_sub:Add12|             ; 29 (0)      ; 0            ; 0           ; 0    ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add12                                       ; work         ;
;          |addcore:adder|              ; 29 (0)      ; 0            ; 0           ; 0    ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add12|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 29 (29)     ; 0            ; 0           ; 0    ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_add_sub:Add13|             ; 30 (0)      ; 0            ; 0           ; 0    ; 30 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add13                                       ; work         ;
;          |addcore:adder|              ; 30 (1)      ; 0            ; 0           ; 0    ; 30 (1)       ; 0 (0)             ; 0 (0)            ; 30 (1)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add13|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 29 (29)     ; 0            ; 0           ; 0    ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add13|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_add_sub:Add14|             ; 30 (0)      ; 0            ; 0           ; 0    ; 30 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add14                                       ; work         ;
;          |addcore:adder|              ; 30 (0)      ; 0            ; 0           ; 0    ; 30 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add14|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 30 (30)     ; 0            ; 0           ; 0    ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add14|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_add_sub:Add15|             ; 29 (0)      ; 0            ; 0           ; 0    ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add15                                       ; work         ;
;          |addcore:adder|              ; 29 (0)      ; 0            ; 0           ; 0    ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add15|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 29 (29)     ; 0            ; 0           ; 0    ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_add_sub:Add3|              ; 28 (0)      ; 0            ; 0           ; 0    ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 28 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add3                                        ; work         ;
;          |addcore:adder|              ; 28 (0)      ; 0            ; 0           ; 0    ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 28 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add3|addcore:adder                          ; work         ;
;             |a_csnbuffer:result_node| ; 28 (28)     ; 0            ; 0           ; 0    ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node  ; work         ;
;       |lpm_add_sub:Add5|              ; 29 (0)      ; 0            ; 0           ; 0    ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add5                                        ; work         ;
;          |addcore:adder|              ; 29 (1)      ; 0            ; 0           ; 0    ; 29 (1)       ; 0 (0)             ; 0 (0)            ; 29 (1)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add5|addcore:adder                          ; work         ;
;             |a_csnbuffer:result_node| ; 28 (28)     ; 0            ; 0           ; 0    ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node  ; work         ;
;       |lpm_add_sub:Add7|              ; 28 (0)      ; 0            ; 0           ; 0    ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 28 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add7                                        ; work         ;
;          |addcore:adder|              ; 28 (0)      ; 0            ; 0           ; 0    ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 28 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add7|addcore:adder                          ; work         ;
;             |a_csnbuffer:result_node| ; 28 (28)     ; 0            ; 0           ; 0    ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node  ; work         ;
;       |lpm_add_sub:Add9|              ; 28 (0)      ; 0            ; 0           ; 0    ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 28 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add9                                        ; work         ;
;          |addcore:adder|              ; 28 (0)      ; 0            ; 0           ; 0    ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 28 (0)          ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add9|addcore:adder                          ; work         ;
;             |a_csnbuffer:result_node| ; 28 (28)     ; 0            ; 0           ; 0    ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |freeway|render:inst1|lpm_add_sub:Add9|addcore:adder|a_csnbuffer:result_node  ; work         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; render:inst1|coluna_moto[0..1]              ; Stuck at GND due to stuck port data_in ;
; render:inst1|coluna_carro2[0]               ; Stuck at GND due to stuck port data_in ;
; render:inst1|coluna_carro1[0]               ; Stuck at GND due to stuck port data_in ;
; input_synchronizer:inst14|sync_output       ; Lost fanout                            ;
; input_synchronizer:inst14|sync_reg          ; Lost fanout                            ;
; debounce:inst11|my_dff:d2|Q                 ; Lost fanout                            ;
; debounce:inst11|my_dff:d1|Q                 ; Lost fanout                            ;
; debounce:inst11|clock_div:u1|slow_clk       ; Lost fanout                            ;
; input_synchronizer:inst13|sync_output       ; Lost fanout                            ;
; input_synchronizer:inst13|sync_reg          ; Lost fanout                            ;
; debounce:inst9|my_dff:d2|Q                  ; Lost fanout                            ;
; debounce:inst9|my_dff:d1|Q                  ; Lost fanout                            ;
; debounce:inst9|clock_div:u1|slow_clk        ; Lost fanout                            ;
; render:inst1|linha_galinha[0..1]            ; Stuck at VCC due to stuck port data_in ;
; render:inst1|linha_galinha[2..3]            ; Stuck at GND due to stuck port data_in ;
; render:inst1|linha_galinha[4..5]            ; Stuck at VCC due to stuck port data_in ;
; render:inst1|linha_galinha[6]               ; Stuck at GND due to stuck port data_in ;
; render:inst1|linha_galinha[7..8]            ; Stuck at VCC due to stuck port data_in ;
; render:inst1|linha_galinha[9..31]           ; Stuck at GND due to stuck port data_in ;
; debounce:inst11|clock_div:u1|counter[0..15] ; Lost fanout                            ;
; debounce:inst9|clock_div:u1|counter[0..15]  ; Lost fanout                            ;
; divfreq:inst4|counter2[0]                   ; Lost fanout                            ;
; divfreq:inst4|temporal2                     ; Lost fanout                            ;
; divfreq:inst4|counter2[1..19]               ; Lost fanout                            ;
; render:inst1|coluna_carro1[31]              ; Stuck at GND due to stuck port data_in ;
; render:inst1|coluna_carro3[31]              ; Stuck at GND due to stuck port data_in ;
; render:inst1|coluna_moto[31]                ; Stuck at GND due to stuck port data_in ;
; VGAdrive:inst|vertical[9]                   ; Merged with VGAdrive:inst|row[9]       ;
; VGAdrive:inst|vertical[8]                   ; Merged with VGAdrive:inst|row[8]       ;
; VGAdrive:inst|vertical[7]                   ; Merged with VGAdrive:inst|row[7]       ;
; VGAdrive:inst|horizontal[9]                 ; Merged with VGAdrive:inst|column[9]    ;
; VGAdrive:inst|horizontal[8]                 ; Merged with VGAdrive:inst|column[8]    ;
; VGAdrive:inst|horizontal[7]                 ; Merged with VGAdrive:inst|column[7]    ;
; VGAdrive:inst|horizontal[6]                 ; Merged with VGAdrive:inst|column[6]    ;
; VGAdrive:inst|horizontal[5]                 ; Merged with VGAdrive:inst|column[5]    ;
; VGAdrive:inst|horizontal[4]                 ; Merged with VGAdrive:inst|column[4]    ;
; VGAdrive:inst|horizontal[3]                 ; Merged with VGAdrive:inst|column[3]    ;
; VGAdrive:inst|horizontal[2]                 ; Merged with VGAdrive:inst|column[2]    ;
; VGAdrive:inst|horizontal[1]                 ; Merged with VGAdrive:inst|column[1]    ;
; VGAdrive:inst|vertical[6]                   ; Merged with VGAdrive:inst|row[6]       ;
; VGAdrive:inst|vertical[5]                   ; Merged with VGAdrive:inst|row[5]       ;
; VGAdrive:inst|vertical[4]                   ; Merged with VGAdrive:inst|row[4]       ;
; VGAdrive:inst|vertical[3]                   ; Merged with VGAdrive:inst|row[3]       ;
; VGAdrive:inst|vertical[2]                   ; Merged with VGAdrive:inst|row[2]       ;
; VGAdrive:inst|vertical[1]                   ; Merged with VGAdrive:inst|row[1]       ;
; VGAdrive:inst|vertical[0]                   ; Merged with VGAdrive:inst|row[0]       ;
; VGAdrive:inst|horizontal[0]                 ; Merged with VGAdrive:inst|column[0]    ;
; Total Number of Removed Registers = 122     ;                                        ;
+---------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+---------------------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal ; Registers Removed due to This Register                                              ;
+---------------------------------------+--------------------+-------------------------------------------------------------------------------------+
; input_synchronizer:inst14|sync_output ; Lost Fanouts       ; input_synchronizer:inst14|sync_reg, debounce:inst11|my_dff:d2|Q,                    ;
;                                       ;                    ; debounce:inst11|my_dff:d1|Q, debounce:inst11|clock_div:u1|slow_clk,                 ;
;                                       ;                    ; divfreq:inst4|temporal2, divfreq:inst4|counter2[14], divfreq:inst4|counter2[13],    ;
;                                       ;                    ; divfreq:inst4|counter2[12], divfreq:inst4|counter2[11]                              ;
; divfreq:inst4|counter2[0]             ; Lost Fanouts       ; divfreq:inst4|counter2[19], divfreq:inst4|counter2[18], divfreq:inst4|counter2[17], ;
;                                       ;                    ; divfreq:inst4|counter2[16], divfreq:inst4|counter2[15]                              ;
; input_synchronizer:inst13|sync_output ; Lost Fanouts       ; input_synchronizer:inst13|sync_reg, debounce:inst9|my_dff:d2|Q,                     ;
;                                       ;                    ; debounce:inst9|my_dff:d1|Q, debounce:inst9|clock_div:u1|slow_clk                    ;
+---------------------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; render:inst1|coluna_moto[9]             ; 4       ;
; render:inst1|coluna_carro1[9]           ; 4       ;
; render:inst1|coluna_carro3[9]           ; 4       ;
; render:inst1|coluna_carro1[6]           ; 4       ;
; render:inst1|coluna_carro1[4]           ; 4       ;
; render:inst1|coluna_carro1[3]           ; 4       ;
; render:inst1|coluna_moto[6]             ; 4       ;
; render:inst1|coluna_carro3[3]           ; 4       ;
; render:inst1|coluna_carro3[4]           ; 4       ;
; render:inst1|coluna_carro3[6]           ; 4       ;
; render:inst1|coluna_moto[4]             ; 4       ;
; render:inst1|coluna_moto[3]             ; 4       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add3|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+--------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add5|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+--------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add7|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+--------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add9|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+---------------------------------------------------------------------+
; Source assignments for VGAdrive:inst|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for VGAdrive:inst|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add12|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add13|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add14|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for render:inst1|lpm_add_sub:Add15|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for divfreq:inst4|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add3 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 30          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_qoh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add5 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 30          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_qoh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add7 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 30          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_qoh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add9 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 30          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_qoh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGAdrive:inst|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_ooh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGAdrive:inst|lpm_add_sub:Add1 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_ooh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add12 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 31          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_1eh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add13 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 31          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_roh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add14 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: render:inst1|lpm_add_sub:Add15 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 30          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_qoh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: divfreq:inst4|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_voh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 28 12:48:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway
Warning: Can't analyze file -- file C:/Users/tiago/Desktop/StateMachine/controle.v is missing
Warning: Using design file freeway.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: freeway
Info: Elaborating entity "freeway" for the top level hierarchy
Warning: Using design file VGAdrive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: VGAdrive-behaviour1
    Info: Found entity 1: VGAdrive
Info: Elaborating entity "VGAdrive" for hierarchy "VGAdrive:inst"
Warning: Using design file render.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: render
Info: Elaborating entity "render" for hierarchy "render:inst1"
Warning (10240): Verilog HDL Always Construct warning at render.v(26): inferring latch(es) for variable "reset", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "reset[0]" at render.v(41)
Info (10041): Inferred latch for "reset[1]" at render.v(41)
Info (10041): Inferred latch for "reset[2]" at render.v(41)
Info (10041): Inferred latch for "reset[3]" at render.v(41)
Info (10041): Inferred latch for "reset[4]" at render.v(41)
Info (10041): Inferred latch for "reset[5]" at render.v(41)
Info (10041): Inferred latch for "reset[6]" at render.v(41)
Info (10041): Inferred latch for "reset[7]" at render.v(41)
Info (10041): Inferred latch for "reset[8]" at render.v(41)
Info (10041): Inferred latch for "reset[9]" at render.v(41)
Info (10041): Inferred latch for "reset[10]" at render.v(41)
Info (10041): Inferred latch for "reset[11]" at render.v(41)
Info (10041): Inferred latch for "reset[12]" at render.v(41)
Info (10041): Inferred latch for "reset[13]" at render.v(41)
Info (10041): Inferred latch for "reset[14]" at render.v(41)
Info (10041): Inferred latch for "reset[15]" at render.v(41)
Info (10041): Inferred latch for "reset[16]" at render.v(41)
Info (10041): Inferred latch for "reset[17]" at render.v(41)
Info (10041): Inferred latch for "reset[18]" at render.v(41)
Info (10041): Inferred latch for "reset[19]" at render.v(41)
Info (10041): Inferred latch for "reset[20]" at render.v(41)
Info (10041): Inferred latch for "reset[21]" at render.v(41)
Info (10041): Inferred latch for "reset[22]" at render.v(41)
Info (10041): Inferred latch for "reset[23]" at render.v(41)
Info (10041): Inferred latch for "reset[24]" at render.v(41)
Info (10041): Inferred latch for "reset[25]" at render.v(41)
Info (10041): Inferred latch for "reset[26]" at render.v(41)
Info (10041): Inferred latch for "reset[27]" at render.v(41)
Info (10041): Inferred latch for "reset[28]" at render.v(41)
Info (10041): Inferred latch for "reset[29]" at render.v(41)
Info (10041): Inferred latch for "reset[30]" at render.v(41)
Info (10041): Inferred latch for "reset[31]" at render.v(41)
Warning: Using design file divfreq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: divfreq-Behavioral
    Info: Found entity 1: divfreq
Info: Elaborating entity "divfreq" for hierarchy "divfreq:inst4"
Warning: Using design file input_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: input_synchronizer
Info: Elaborating entity "input_synchronizer" for hierarchy "input_synchronizer:inst13"
Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: debounce
    Info: Found entity 2: clock_div
    Info: Found entity 3: my_dff
Info: Elaborating entity "debounce" for hierarchy "debounce:inst9"
Info: Elaborating entity "clock_div" for hierarchy "debounce:inst9|clock_div:u1"
Info: Elaborating entity "my_dff" for hierarchy "debounce:inst9|my_dff:d1"
Info: Inferred 11 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add3"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add5"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add7"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add9"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "VGAdrive:inst|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "VGAdrive:inst|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add12"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add13"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add14"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "render:inst1|Add15"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "divfreq:inst4|Add0"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add3"
Info: Instantiated megafunction "render:inst1|lpm_add_sub:Add3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "30"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add3|addcore:adder", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add3|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add3|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add5"
Info: Instantiated megafunction "render:inst1|lpm_add_sub:Add5" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "30"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0"
Info: Instantiated megafunction "VGAdrive:inst|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "VGAdrive:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add12"
Info: Instantiated megafunction "render:inst1|lpm_add_sub:Add12" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "31"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add12|addcore:adder", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add12"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add12"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add12"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add12|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add12"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add13"
Info: Instantiated megafunction "render:inst1|lpm_add_sub:Add13" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "31"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add13|addcore:adder", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add13"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add14"
Info: Instantiated megafunction "render:inst1|lpm_add_sub:Add14" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add14|addcore:adder", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add14"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add14|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add14"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add14|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add14"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add14|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "render:inst1|lpm_add_sub:Add14"
Info: Elaborated megafunction instantiation "render:inst1|lpm_add_sub:Add15"
Info: Instantiated megafunction "render:inst1|lpm_add_sub:Add15" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "30"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0"
Info: Instantiated megafunction "divfreq:inst4|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "17"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "divfreq:inst4|lpm_add_sub:Add0"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Bout" is stuck at GND
Info: 63 registers lost all their fanouts during netlist optimizations. The first 63 are displayed below.
    Info: Register "input_synchronizer:inst14|sync_output" lost all its fanouts during netlist optimizations.
    Info: Register "input_synchronizer:inst14|sync_reg" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|my_dff:d2|Q" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|my_dff:d1|Q" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|slow_clk" lost all its fanouts during netlist optimizations.
    Info: Register "input_synchronizer:inst13|sync_output" lost all its fanouts during netlist optimizations.
    Info: Register "input_synchronizer:inst13|sync_reg" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|my_dff:d2|Q" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|my_dff:d1|Q" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|slow_clk" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst11|clock_div:u1|counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce:inst9|clock_div:u1|counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|temporal2" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[19]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[18]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[17]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[16]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[15]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[14]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[13]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[12]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[11]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[10]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "divfreq:inst4|counter2[1]" lost all its fanouts during netlist optimizations.
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Cima"
    Warning (15610): No output dependent on input pin "Baixo"
Info: Implemented 674 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 5 output pins
    Info: Implemented 666 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Fri Jun 28 12:48:44 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


