,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/mgmt_core,mgmt_core,mgmt_core,flow completed,0h44m33s0ms,0h31m46s0ms,29732.432432432433,1.48,14866.216216216217,22.75,6454.71,22002,0,0,0,0,0,0,222,29,0,-1,-1,2127388,258980,0.0,-3.73,-0.07,-0.26,0.0,0.0,-145.51,-0.07,-0.26,0.0,1717930892.0,0.0,55.03,19.28,17.91,0.41,7.76,13940,30605,2021,17879,0,0,0,18155,722,537,293,491,2444,718,86,4166,5463,5470,17,852,15966,0,16818,40.0,25.0,25,DELAY 1,8,50,1,50,130,0.23,0,sky130_fd_sc_hd,0,4
