Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate H:\juanjm2_git\micArray\I2S_AUD_IP\base\fir_test.qsys --block-symbol-file --output-directory=H:\juanjm2_git\micArray\I2S_AUD_IP\base\fir_test --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading base/fir_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fir_test.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 29, Bankcount 1, CoefBitWidth 8
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\juanjm2_git\micArray\I2S_AUD_IP\base\fir_test.qsys --synthesis=VERILOG --output-directory=H:\juanjm2_git\micArray\I2S_AUD_IP\base\fir_test\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading base/fir_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fir_test.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 29, Bankcount 1, CoefBitWidth 8
Info: fir_test: Generating fir_test "fir_test" for QUARTUS_SYNTH
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 29, Bankcount 1, Latency 16, CoefBitWidth 8
Info: fir_compiler_ii_0: "fir_test" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: rst_controller: "fir_test" instantiated altera_reset_controller "rst_controller"
Info: fir_test: Done "fir_test" with 3 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
