# VHDL_ANALOG_MODELS
This repository implements some analog circuits models in VHDL for simulation purpose.



example of RC step response simulation:
![image](https://github.com/user-attachments/assets/8e810bd2-294a-4930-8f0c-339e4182d799)
