/** \file dnx_data_max_sch.h
 * 
 * MODULE DATA MAX - 
 * Maintain max value (of all devices) per define
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2021 Broadcom Inc. All rights reserved.
 */
#ifndef _DNX_DATA_MAX_SCH_H_
/*{*/
#define _DNX_DATA_MAX_SCH_H_
/*
 * INCLUDE FILES:
 * {
 */
/*
 * }
 */

/*!
* \brief This file is only used by DNX (JR2 family). Including it by
* software that is not specific to DNX is an error.
*/
#ifndef BCM_DNX_SUPPORT
#error "This file is for use by DNX (JR2) family only!"
#endif

/*
 * MAX DEFINES:
 * {
 */
/**
 * \brief
 * Number of slow profiles
 */
#define DNX_DATA_MAX_SCH_GENERAL_NOF_SLOW_PROFILES (2)

/**
 * \brief
 * Number of slow levels
 */
#define DNX_DATA_MAX_SCH_GENERAL_NOF_SLOW_LEVELS (8)

/**
 * \brief
 * Number of of cycles between credit tokens of the same flow
 */
#define DNX_DATA_MAX_SCH_GENERAL_CYCLES_PER_CREDIT_TOKEN (12)

/**
 * \brief
 * Number of FMQ class
 */
#define DNX_DATA_MAX_SCH_GENERAL_NOF_FMQ_CLASS (4)

/**
 * \brief
 * Minimal port priority supporting tcg
 */
#define DNX_DATA_MAX_SCH_PS_MIN_PRIORITY_FOR_TCG (4)

/**
 * \brief
 * Maximal number of TCGs in a port scheduler
 */
#define DNX_DATA_MAX_SCH_PS_MAX_NOF_TCG (8)

/**
 * \brief
 * Number of HRs in port scheduler
 */
#define DNX_DATA_MAX_SCH_PS_NOF_HRS_IN_PS (8)

/**
 * \brief
 * Maximal TCG EIR weight
 */
#define DNX_DATA_MAX_SCH_PS_MAX_TCG_WEIGHT (1023)

/**
 * \brief
 * Access period of TC/TCG calendars
 */
#define DNX_DATA_MAX_SCH_PS_TC_TCG_CALENDAR_ACCESS_PERIOD (3)

/**
 * \brief
 * Number of HR elements per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_HR    (1024)

/**
 * \brief
 * Number of CL elements per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_CL    (65536)

/**
 * \brief
 * Number of scheduling elements per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_SE    (131072)

/**
 * \brief
 * Number of flows per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_FLOWS (393216)

/**
 * \brief
 * Number of flows in a region
 */
#define DNX_DATA_MAX_SCH_FLOW_REGION_SIZE (1024)

/**
 * \brief
 * Number of regions in a core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_REGIONS (384)

/**
 * \brief
 * Number of hr regions in a core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_HR_REGIONS (4)

/**
 * \brief
 * Number of connectors-only regions per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_CONNECTORS_ONLY_REGIONS (256)

/**
 * \brief
 * mask for flows in region
 */
#define DNX_DATA_MAX_SCH_FLOW_FLOW_IN_REGION_MASK (1023)

/**
 * \brief
 * minimal number of connectors in bundle
 */
#define DNX_DATA_MAX_SCH_FLOW_MIN_CONNECTOR_BUNDLE_SIZE (4)

/**
 * \brief
 * first connector index in an interdigitated flow
 */
#define DNX_DATA_MAX_SCH_FLOW_CONN_IDX_INTERDIG_FLOW (2)

/**
 * \brief
 * number of Flip-Flops in flow shaper implementation in HW.                     if exp greater than (shaper_flipflops_nof - nof_manthissa_bits)) then mantissa[exp-(shaper_flipflops_nof-nof_mantissa_bits)-1: 0] == 0
 */
#define DNX_DATA_MAX_SCH_FLOW_SHAPER_FLIPFLOPS_NOF (20)

/**
 * \brief
 * Number of flows in a quartet order group
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_FLOWS_IN_QUARTET_ORDER_GROUP (196608)

/**
 * \brief
 * Number of regions in a quartet order group
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_REGIONS_IN_QUARTET_ORDER_GROUP (192)

/**
 * \brief
 * Number of quartet order groups in a core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_QUARTET_ORDER_GROUPS (48)

/**
 * \brief
 * default parameter of credit source COS. Used for FQ
 */
#define DNX_DATA_MAX_SCH_SE_DEFAULT_COS (252)

/**
 * \brief
 * number of colors (groups)
 */
#define DNX_DATA_MAX_SCH_SE_NOF_COLOR_GROUP (3)

/**
 * \brief
 * maximal weight in HR WFQ
 */
#define DNX_DATA_MAX_SCH_SE_MAX_HR_WEIGHT (4096)

/**
 * \brief
 * number of profiles for CL class
 */
#define DNX_DATA_MAX_SCH_SE_CL_CLASS_PROFILE_NOF (512)

/**
 * \brief
 * Number of big calendars per core
 */
#define DNX_DATA_MAX_SCH_INTERFACE_NOF_BIG_CALENDARS (8)

/**
 * \brief
 * Number of channelized calendars per core (both big and regular)
 */
#define DNX_DATA_MAX_SCH_INTERFACE_NOF_CHANNELIZED_CALENDARS (64)

/**
 * \brief
 * Size of big calendar
 */
#define DNX_DATA_MAX_SCH_INTERFACE_BIG_CALENDAR_SIZE (1024)

/**
 * \brief
 * Number of sch interfaces per core
 */
#define DNX_DATA_MAX_SCH_INTERFACE_NOF_SCH_INTERFACES (136)

/**
 * \brief
 * Resolution of interface calendar processing speed
 */
#define DNX_DATA_MAX_SCH_INTERFACE_CAL_SPEED_RESOLUTION (128)

/**
 * \brief
 * Reserved SCH interface to disable interface level FC in case of LAG scheduling
 */
#define DNX_DATA_MAX_SCH_INTERFACE_RESERVED (136)

/**
 * \brief
 * resolution of DRM rate
 */
#define DNX_DATA_MAX_SCH_DEVICE_DRM_RESOLUTION (128)

/**
 * \brief
 * 2 SE aggregate tag
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_AGGREGATE_SE_2 (2)

/**
 * \brief
 * 4 SE aggregate tag
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_AGGREGATE_SE_4 (4)

/**
 * \brief
 * 8 SE aggregate tag
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_AGGREGATE_SE_8 (8)

/**
 * \brief
 * max tag value for shared shaper
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_SHARED_SHAPER_MAX_TAG_VALUE (8)

/**
 * \brief
 * tag size for SE aggregate
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_SIZE_AGGREGATE_SE (8)

/**
 * \brief
 * tag size for connectors - modid
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_SIZE_CON (8)

/**
 * \brief
 * start of the connectors only region
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TYPE_CON_REG_START (0)

/**
 * \brief
 * invalid flow define
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_ALLOC_INVALID_FLOW (0)

/**
 * \brief
 * max number of flows to deallocate
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_DEALLOC_FLOW_IDS (16)

/**
 * \brief
 * size of group of sched elements sharing the same HW field 
 */
#define DNX_DATA_MAX_SCH_DBAL_SCHEDULER_ENABLE_GROUPING_FACTOR (8)

/**
 * \brief
 * DBAL multiplication factor
 */
#define DNX_DATA_MAX_SCH_DBAL_SCHEDULER_ENABLE_DBAL_MULT_FACTOR (255)

/**
 * \brief
 * Number of bits in flow id
 */
#define DNX_DATA_MAX_SCH_DBAL_FLOW_BITS (19)

/**
 * \brief
 * Number of bits in Scheduling element id
 */
#define DNX_DATA_MAX_SCH_DBAL_SE_BITS   (17)

/**
 * \brief
 * Number of bits in CL id
 */
#define DNX_DATA_MAX_SCH_DBAL_CL_BITS   (16)

/**
 * \brief
 * Number of bits in HR id
 */
#define DNX_DATA_MAX_SCH_DBAL_HR_BITS   (10)

/**
 * \brief
 * Number of bits in interface id
 */
#define DNX_DATA_MAX_SCH_DBAL_INTERFACE_BITS (8)

/**
 * \brief
 * Number of bits in calendar id
 */
#define DNX_DATA_MAX_SCH_DBAL_CALENDAR_BITS (6)

/**
 * \brief
 * Number of bits in flow shaper mantissa
 */
#define DNX_DATA_MAX_SCH_DBAL_FLOW_SHAPER_MANT_BITS (8)

/**
 * \brief
 * number of bits in PS shaper quanta
 */
#define DNX_DATA_MAX_SCH_DBAL_PS_SHAPER_QUANTA_BITS (13)

/**
 * \brief
 * number of bits in PS shaper max burst
 */
#define DNX_DATA_MAX_SCH_DBAL_PS_SHAPER_MAX_BURST_BITS (17)

/**
 * \brief
 * maximal value of number of links for DRM table
 */
#define DNX_DATA_MAX_SCH_DBAL_DRM_NOF_LINKS_MAX (192)

/**
 * \brief
 * default value of token count
 */
#define DNX_DATA_MAX_SCH_DBAL_TOKEN_COUNT_DEFAULT (2)

/*
 * }
 */

/*}*/
#endif /*_DNX_DATA_MAX_SCH_H_*/
/* *INDENT-ON* */
