
ADalwadi_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c2c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b64  08007dd8  08007dd8  00008dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800993c  0800993c  0000b024  2**0
                  CONTENTS
  4 .ARM          00000008  0800993c  0800993c  0000a93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009944  08009944  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009944  08009944  0000a944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009948  08009948  0000a948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  0800994c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b024  2**0
                  CONTENTS
 10 .bss          00025af0  20000024  20000024  0000b024  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025b14  20025b14  0000b024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014f24  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000375b  00000000  00000000  0001ff78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  000236d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001032  00000000  00000000  00024be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002775e  00000000  00000000  00025c12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a9aa  00000000  00000000  0004d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2fdb  00000000  00000000  00067d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014acf5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005870  00000000  00000000  0014ad38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009e  00000000  00000000  001505a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000024 	.word	0x20000024
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08007dc0 	.word	0x08007dc0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000028 	.word	0x20000028
 80001e8:	08007dc0 	.word	0x08007dc0

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80004e0:	f003 ffcc 	bl	800447c <initialise_monitor_handles>
    LTCD__Init();
 80004e4:	f000 fb64 	bl	8000bb0 <LTCD__Init>
    LTCD_Layer_Init(0);
 80004e8:	2000      	movs	r0, #0
 80004ea:	f000 fb21 	bl	8000b30 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_BLACK);
 80004ee:	2100      	movs	r1, #0
 80004f0:	2000      	movs	r0, #0
 80004f2:	f000 fc27 	bl	8000d44 <LCD_Clear>

    Button_Init_InterruptMode();
 80004f6:	f000 fa23 	bl	8000940 <Button_Init_InterruptMode>




    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80004fa:	f000 fcfb 	bl	8000ef4 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80004fe:	4b03      	ldr	r3, [pc, #12]	@ (800050c <ApplicationInit+0x30>)
 8000500:	2201      	movs	r2, #1
 8000502:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 8000504:	f000 f81a 	bl	800053c <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000108 	.word	0x20000108

08000510 <LCD_Visual_Demo>:

void LCD_Visual_Demo(void)
{
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b0a7      	sub	sp, #156	@ 0x9c
 8000514:	af26      	add	r7, sp, #152	@ 0x98
//	visualDemo();


	DrawStartScreen(board);
 8000516:	4c08      	ldr	r4, [pc, #32]	@ (8000538 <LCD_Visual_Demo+0x28>)
 8000518:	4668      	mov	r0, sp
 800051a:	f104 0310 	add.w	r3, r4, #16
 800051e:	2298      	movs	r2, #152	@ 0x98
 8000520:	4619      	mov	r1, r3
 8000522:	f007 fc3f 	bl	8007da4 <memcpy>
 8000526:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800052a:	f001 fd35 	bl	8001f98 <DrawStartScreen>


//	DrawEndScreen();


}
 800052e:	bf00      	nop
 8000530:	3704      	adds	r7, #4
 8000532:	46bd      	mov	sp, r7
 8000534:	bd90      	pop	{r4, r7, pc}
 8000536:	bf00      	nop
 8000538:	2000005c 	.word	0x2000005c

0800053c <LCDTouchScreenInterruptGPIOInit>:

// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
 800054e:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 8000550:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000554:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000556:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800055a:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 800055c:	2300      	movs	r3, #0
 800055e:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 8000560:	2302      	movs	r3, #2
 8000562:	613b      	str	r3, [r7, #16]
    
    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000564:	2300      	movs	r3, #0
 8000566:	603b      	str	r3, [r7, #0]
 8000568:	4b0d      	ldr	r3, [pc, #52]	@ (80005a0 <LCDTouchScreenInterruptGPIOInit+0x64>)
 800056a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056c:	4a0c      	ldr	r2, [pc, #48]	@ (80005a0 <LCDTouchScreenInterruptGPIOInit+0x64>)
 800056e:	f043 0301 	orr.w	r3, r3, #1
 8000572:	6313      	str	r3, [r2, #48]	@ 0x30
 8000574:	4b0a      	ldr	r3, [pc, #40]	@ (80005a0 <LCDTouchScreenInterruptGPIOInit+0x64>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000578:	f003 0301 	and.w	r3, r3, #1
 800057c:	603b      	str	r3, [r7, #0]
 800057e:	683b      	ldr	r3, [r7, #0]

    // GPIO Init      
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	4619      	mov	r1, r3
 8000584:	4807      	ldr	r0, [pc, #28]	@ (80005a4 <LCDTouchScreenInterruptGPIOInit+0x68>)
 8000586:	f004 f9db 	bl	8004940 <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800058a:	2028      	movs	r0, #40	@ 0x28
 800058c:	f004 f989 	bl	80048a2 <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000590:	4b05      	ldr	r3, [pc, #20]	@ (80005a8 <LCDTouchScreenInterruptGPIOInit+0x6c>)
 8000592:	4a06      	ldr	r2, [pc, #24]	@ (80005ac <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000594:	601a      	str	r2, [r3, #0]

}
 8000596:	bf00      	nop
 8000598:	3718      	adds	r7, #24
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40020000 	.word	0x40020000
 80005a8:	20000110 	.word	0x20000110
 80005ac:	0600000f 	.word	0x0600000f

080005b0 <EXTI15_10_IRQHandler>:
#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler()
{
 80005b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005b2:	b0bd      	sub	sp, #244	@ 0xf4
 80005b4:	af30      	add	r7, sp, #192	@ 0xc0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universial interrupt guard
 80005b6:	2028      	movs	r0, #40	@ 0x28
 80005b8:	f004 f981 	bl	80048be <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 80005bc:	2300      	movs	r3, #0
 80005be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	static uint32_t count;
	count = 0;
 80005c2:	4b5a      	ldr	r3, [pc, #360]	@ (800072c <EXTI15_10_IRQHandler+0x17c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
	while(count == 0){
 80005c8:	e006      	b.n	80005d8 <EXTI15_10_IRQHandler+0x28>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 80005ca:	204c      	movs	r0, #76	@ 0x4c
 80005cc:	f003 fcbd 	bl	8003f4a <STMPE811_Read>
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	4b55      	ldr	r3, [pc, #340]	@ (800072c <EXTI15_10_IRQHandler+0x17c>)
 80005d6:	601a      	str	r2, [r3, #0]
	while(count == 0){
 80005d8:	4b54      	ldr	r3, [pc, #336]	@ (800072c <EXTI15_10_IRQHandler+0x17c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d0f4      	beq.n	80005ca <EXTI15_10_IRQHandler+0x1a>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 80005e0:	200a      	movs	r0, #10
 80005e2:	f000 fc9d 	bl	8000f20 <ReadRegisterFromTouchModule>
 80005e6:	4603      	mov	r3, r0
 80005e8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 80005ec:	2100      	movs	r1, #0
 80005ee:	200a      	movs	r0, #10
 80005f0:	f000 fca4 	bl	8000f3c <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 80005f4:	200b      	movs	r0, #11
 80005f6:	f000 fc93 	bl	8000f20 <ReadRegisterFromTouchModule>
 80005fa:	4603      	mov	r3, r0
 80005fc:	461a      	mov	r2, r3
 80005fe:	4b4c      	ldr	r3, [pc, #304]	@ (8000730 <EXTI15_10_IRQHandler+0x180>)
 8000600:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 8000602:	4b4b      	ldr	r3, [pc, #300]	@ (8000730 <EXTI15_10_IRQHandler+0x180>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	f043 0301 	orr.w	r3, r3, #1
 800060a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 800060e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000612:	4619      	mov	r1, r3
 8000614:	200b      	movs	r0, #11
 8000616:	f000 fc91 	bl	8000f3c <WriteDataToTouchModule>
	
	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 800061a:	2040      	movs	r0, #64	@ 0x40
 800061c:	f000 fc80 	bl	8000f20 <ReadRegisterFromTouchModule>
 8000620:	4603      	mov	r3, r0
 8000622:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	if (ctrlReg & 0x80)
 8000626:	f997 302c 	ldrsb.w	r3, [r7, #44]	@ 0x2c
 800062a:	2b00      	cmp	r3, #0
 800062c:	da02      	bge.n	8000634 <EXTI15_10_IRQHandler+0x84>
	{
		isTouchDetected = true;
 800062e:	2301      	movs	r3, #1
 8000630:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	}

	// Determine if it is pressed or unpressed
	if(isTouchDetected) // Touch has been detected
 8000634:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000638:	2b00      	cmp	r3, #0
 800063a:	d053      	beq.n	80006e4 <EXTI15_10_IRQHandler+0x134>
	{
		DetermineTouchPosition(&StaticTouchData);
 800063c:	483d      	ldr	r0, [pc, #244]	@ (8000734 <EXTI15_10_IRQHandler+0x184>)
 800063e:	f000 fc64 	bl	8000f0a <DetermineTouchPosition>

		if(StaticTouchData.x < 120){
 8000642:	4b3c      	ldr	r3, [pc, #240]	@ (8000734 <EXTI15_10_IRQHandler+0x184>)
 8000644:	881b      	ldrh	r3, [r3, #0]
 8000646:	2b77      	cmp	r3, #119	@ 0x77
 8000648:	d826      	bhi.n	8000698 <EXTI15_10_IRQHandler+0xe8>
			tetrominoe = ShiftTetrominoe(tetrominoe, board, LEFT);
 800064a:	4b3b      	ldr	r3, [pc, #236]	@ (8000738 <EXTI15_10_IRQHandler+0x188>)
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	f107 0608 	add.w	r6, r7, #8
 8000652:	4d39      	ldr	r5, [pc, #228]	@ (8000738 <EXTI15_10_IRQHandler+0x188>)
 8000654:	2301      	movs	r3, #1
 8000656:	932e      	str	r3, [sp, #184]	@ 0xb8
 8000658:	4a38      	ldr	r2, [pc, #224]	@ (800073c <EXTI15_10_IRQHandler+0x18c>)
 800065a:	ab04      	add	r3, sp, #16
 800065c:	4611      	mov	r1, r2
 800065e:	22a8      	movs	r2, #168	@ 0xa8
 8000660:	4618      	mov	r0, r3
 8000662:	f007 fb9f 	bl	8007da4 <memcpy>
 8000666:	466c      	mov	r4, sp
 8000668:	f105 030c 	add.w	r3, r5, #12
 800066c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800066e:	c407      	stmia	r4!, {r0, r1, r2}
 8000670:	8023      	strh	r3, [r4, #0]
 8000672:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8000676:	4630      	mov	r0, r6
 8000678:	f001 f914 	bl	80018a4 <ShiftTetrominoe>
 800067c:	687c      	ldr	r4, [r7, #4]
 800067e:	f107 0508 	add.w	r5, r7, #8
 8000682:	6828      	ldr	r0, [r5, #0]
 8000684:	6869      	ldr	r1, [r5, #4]
 8000686:	68aa      	ldr	r2, [r5, #8]
 8000688:	68eb      	ldr	r3, [r5, #12]
 800068a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800068c:	6928      	ldr	r0, [r5, #16]
 800068e:	6969      	ldr	r1, [r5, #20]
 8000690:	c403      	stmia	r4!, {r0, r1}
 8000692:	8b2b      	ldrh	r3, [r5, #24]
 8000694:	8023      	strh	r3, [r4, #0]
 8000696:	e025      	b.n	80006e4 <EXTI15_10_IRQHandler+0x134>
		}
		else{
			tetrominoe = ShiftTetrominoe(tetrominoe, board, RIGHT);
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <EXTI15_10_IRQHandler+0x188>)
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	f107 0608 	add.w	r6, r7, #8
 80006a0:	4d25      	ldr	r5, [pc, #148]	@ (8000738 <EXTI15_10_IRQHandler+0x188>)
 80006a2:	2302      	movs	r3, #2
 80006a4:	932e      	str	r3, [sp, #184]	@ 0xb8
 80006a6:	4a25      	ldr	r2, [pc, #148]	@ (800073c <EXTI15_10_IRQHandler+0x18c>)
 80006a8:	ab04      	add	r3, sp, #16
 80006aa:	4611      	mov	r1, r2
 80006ac:	22a8      	movs	r2, #168	@ 0xa8
 80006ae:	4618      	mov	r0, r3
 80006b0:	f007 fb78 	bl	8007da4 <memcpy>
 80006b4:	466c      	mov	r4, sp
 80006b6:	f105 030c 	add.w	r3, r5, #12
 80006ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006bc:	c407      	stmia	r4!, {r0, r1, r2}
 80006be:	8023      	strh	r3, [r4, #0]
 80006c0:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80006c4:	4630      	mov	r0, r6
 80006c6:	f001 f8ed 	bl	80018a4 <ShiftTetrominoe>
 80006ca:	687c      	ldr	r4, [r7, #4]
 80006cc:	f107 0508 	add.w	r5, r7, #8
 80006d0:	6828      	ldr	r0, [r5, #0]
 80006d2:	6869      	ldr	r1, [r5, #4]
 80006d4:	68aa      	ldr	r2, [r5, #8]
 80006d6:	68eb      	ldr	r3, [r5, #12]
 80006d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006da:	6928      	ldr	r0, [r5, #16]
 80006dc:	6969      	ldr	r1, [r5, #20]
 80006de:	c403      	stmia	r4!, {r0, r1}
 80006e0:	8b2b      	ldrh	r3, [r5, #24]
 80006e2:	8023      	strh	r3, [r4, #0]
		}


	}

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 80006e4:	2101      	movs	r1, #1
 80006e6:	204b      	movs	r0, #75	@ 0x4b
 80006e8:	f003 fc40 	bl	8003f6c <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 80006ec:	2100      	movs	r1, #0
 80006ee:	204b      	movs	r0, #75	@ 0x4b
 80006f0:	f003 fc3c 	bl	8003f6c <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 80006f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80006f8:	4619      	mov	r1, r3
 80006fa:	200a      	movs	r0, #10
 80006fc:	f000 fc1e 	bl	8000f3c <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 8000700:	2103      	movs	r1, #3
 8000702:	480f      	ldr	r0, [pc, #60]	@ (8000740 <EXTI15_10_IRQHandler+0x190>)
 8000704:	f004 f904 	bl	8004910 <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 8000708:	2028      	movs	r0, #40	@ 0x28
 800070a:	f004 f8f2 	bl	80048f2 <HAL_NVIC_ClearPendingIRQ>

	STMPE811_DeInit();
 800070e:	f003 fc16 	bl	8003f3e <STMPE811_DeInit>

	STMPE811_Init();
 8000712:	f003 fb5f 	bl	8003dd4 <STMPE811_Init>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000716:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800071a:	4619      	mov	r1, r3
 800071c:	200b      	movs	r0, #11
 800071e:	f000 fc0d 	bl	8000f3c <WriteDataToTouchModule>

}
 8000722:	bf00      	nop
 8000724:	3734      	adds	r7, #52	@ 0x34
 8000726:	46bd      	mov	sp, r7
 8000728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800072a:	bf00      	nop
 800072c:	2000011c 	.word	0x2000011c
 8000730:	20000118 	.word	0x20000118
 8000734:	20000108 	.word	0x20000108
 8000738:	20000040 	.word	0x20000040
 800073c:	2000005c 	.word	0x2000005c
 8000740:	20000110 	.word	0x20000110

08000744 <EXTI0_IRQHandler>:
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS


void EXTI0_IRQHandler(){
 8000744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000746:	b0db      	sub	sp, #364	@ 0x16c
 8000748:	af2e      	add	r7, sp, #184	@ 0xb8

	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 800074a:	2006      	movs	r0, #6
 800074c:	f004 f8b7 	bl	80048be <HAL_NVIC_DisableIRQ>


	if(!started){
 8000750:	4b32      	ldr	r3, [pc, #200]	@ (800081c <EXTI0_IRQHandler+0xd8>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	f083 0301 	eor.w	r3, r3, #1
 8000758:	b2db      	uxtb	r3, r3
 800075a:	2b00      	cmp	r3, #0
 800075c:	d02f      	beq.n	80007be <EXTI0_IRQHandler+0x7a>
		board = InitBoard();
 800075e:	4c30      	ldr	r4, [pc, #192]	@ (8000820 <EXTI0_IRQHandler+0xdc>)
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	4618      	mov	r0, r3
 8000766:	f002 f9ab 	bl	8002ac0 <InitBoard>
 800076a:	4620      	mov	r0, r4
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	22a8      	movs	r2, #168	@ 0xa8
 8000772:	4619      	mov	r1, r3
 8000774:	f007 fb16 	bl	8007da4 <memcpy>

		tetrominoe = NewTetrominoe(board);
 8000778:	4e2a      	ldr	r6, [pc, #168]	@ (8000824 <EXTI0_IRQHandler+0xe0>)
 800077a:	f107 0508 	add.w	r5, r7, #8
 800077e:	4c28      	ldr	r4, [pc, #160]	@ (8000820 <EXTI0_IRQHandler+0xdc>)
 8000780:	4668      	mov	r0, sp
 8000782:	f104 030c 	add.w	r3, r4, #12
 8000786:	229c      	movs	r2, #156	@ 0x9c
 8000788:	4619      	mov	r1, r3
 800078a:	f007 fb0b 	bl	8007da4 <memcpy>
 800078e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000792:	4628      	mov	r0, r5
 8000794:	f002 fbf7 	bl	8002f86 <NewTetrominoe>
 8000798:	4634      	mov	r4, r6
 800079a:	f107 0508 	add.w	r5, r7, #8
 800079e:	6828      	ldr	r0, [r5, #0]
 80007a0:	6869      	ldr	r1, [r5, #4]
 80007a2:	68aa      	ldr	r2, [r5, #8]
 80007a4:	68eb      	ldr	r3, [r5, #12]
 80007a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007a8:	6928      	ldr	r0, [r5, #16]
 80007aa:	6969      	ldr	r1, [r5, #20]
 80007ac:	c403      	stmia	r4!, {r0, r1}
 80007ae:	8b2b      	ldrh	r3, [r5, #24]
 80007b0:	8023      	strh	r3, [r4, #0]

		StartTimer();
 80007b2:	f002 fca1 	bl	80030f8 <StartTimer>

		started = true;
 80007b6:	4b19      	ldr	r3, [pc, #100]	@ (800081c <EXTI0_IRQHandler+0xd8>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	701a      	strb	r2, [r3, #0]
 80007bc:	e023      	b.n	8000806 <EXTI0_IRQHandler+0xc2>
	}
	else{
		tetrominoe = RotateTetrominoe(tetrominoe, board);
 80007be:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <EXTI0_IRQHandler+0xe0>)
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	f107 0608 	add.w	r6, r7, #8
 80007c6:	4d17      	ldr	r5, [pc, #92]	@ (8000824 <EXTI0_IRQHandler+0xe0>)
 80007c8:	4a15      	ldr	r2, [pc, #84]	@ (8000820 <EXTI0_IRQHandler+0xdc>)
 80007ca:	ab04      	add	r3, sp, #16
 80007cc:	4611      	mov	r1, r2
 80007ce:	22a8      	movs	r2, #168	@ 0xa8
 80007d0:	4618      	mov	r0, r3
 80007d2:	f007 fae7 	bl	8007da4 <memcpy>
 80007d6:	466c      	mov	r4, sp
 80007d8:	f105 030c 	add.w	r3, r5, #12
 80007dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007de:	c407      	stmia	r4!, {r0, r1, r2}
 80007e0:	8023      	strh	r3, [r4, #0]
 80007e2:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80007e6:	4630      	mov	r0, r6
 80007e8:	f000 fe76 	bl	80014d8 <RotateTetrominoe>
 80007ec:	687c      	ldr	r4, [r7, #4]
 80007ee:	f107 0508 	add.w	r5, r7, #8
 80007f2:	6828      	ldr	r0, [r5, #0]
 80007f4:	6869      	ldr	r1, [r5, #4]
 80007f6:	68aa      	ldr	r2, [r5, #8]
 80007f8:	68eb      	ldr	r3, [r5, #12]
 80007fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007fc:	6928      	ldr	r0, [r5, #16]
 80007fe:	6969      	ldr	r1, [r5, #20]
 8000800:	c403      	stmia	r4!, {r0, r1}
 8000802:	8b2b      	ldrh	r3, [r5, #24]
 8000804:	8023      	strh	r3, [r4, #0]
	}


	HAL_EXTI_ClearPending(EXTI_GPIOA, EXTI_TRIGGER_RISING);
 8000806:	2101      	movs	r1, #1
 8000808:	2000      	movs	r0, #0
 800080a:	f004 f881 	bl	8004910 <HAL_EXTI_ClearPending>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800080e:	2006      	movs	r0, #6
 8000810:	f004 f847 	bl	80048a2 <HAL_NVIC_EnableIRQ>

}
 8000814:	bf00      	nop
 8000816:	37b4      	adds	r7, #180	@ 0xb4
 8000818:	46bd      	mov	sp, r7
 800081a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800081c:	20000104 	.word	0x20000104
 8000820:	2000005c 	.word	0x2000005c
 8000824:	20000040 	.word	0x20000040

08000828 <TIM7_IRQHandler>:


void TIM7_IRQHandler(){
 8000828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800082a:	b0dd      	sub	sp, #372	@ 0x174
 800082c:	af30      	add	r7, sp, #192	@ 0xc0

	HAL_NVIC_DisableIRQ(TIM7_IRQn);
 800082e:	2037      	movs	r0, #55	@ 0x37
 8000830:	f004 f845 	bl	80048be <HAL_NVIC_DisableIRQ>


	if(CheckCollision(tetrominoe, board)){
 8000834:	4c40      	ldr	r4, [pc, #256]	@ (8000938 <TIM7_IRQHandler+0x110>)
 8000836:	4a41      	ldr	r2, [pc, #260]	@ (800093c <TIM7_IRQHandler+0x114>)
 8000838:	ab03      	add	r3, sp, #12
 800083a:	4611      	mov	r1, r2
 800083c:	22a8      	movs	r2, #168	@ 0xa8
 800083e:	4618      	mov	r0, r3
 8000840:	f007 fab0 	bl	8007da4 <memcpy>
 8000844:	466b      	mov	r3, sp
 8000846:	f104 0210 	add.w	r2, r4, #16
 800084a:	ca07      	ldmia	r2, {r0, r1, r2}
 800084c:	c303      	stmia	r3!, {r0, r1}
 800084e:	801a      	strh	r2, [r3, #0]
 8000850:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000854:	f001 fb4e 	bl	8001ef4 <CheckCollision>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d03b      	beq.n	80008d6 <TIM7_IRQHandler+0xae>

		board = SetTetrominoe(tetrominoe, board);
 800085e:	4b37      	ldr	r3, [pc, #220]	@ (800093c <TIM7_IRQHandler+0x114>)
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	f107 0608 	add.w	r6, r7, #8
 8000866:	4d34      	ldr	r5, [pc, #208]	@ (8000938 <TIM7_IRQHandler+0x110>)
 8000868:	4a34      	ldr	r2, [pc, #208]	@ (800093c <TIM7_IRQHandler+0x114>)
 800086a:	ab04      	add	r3, sp, #16
 800086c:	4611      	mov	r1, r2
 800086e:	22a8      	movs	r2, #168	@ 0xa8
 8000870:	4618      	mov	r0, r3
 8000872:	f007 fa97 	bl	8007da4 <memcpy>
 8000876:	466c      	mov	r4, sp
 8000878:	f105 030c 	add.w	r3, r5, #12
 800087c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800087e:	c407      	stmia	r4!, {r0, r1, r2}
 8000880:	8023      	strh	r3, [r4, #0]
 8000882:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8000886:	4630      	mov	r0, r6
 8000888:	f002 f971 	bl	8002b6e <SetTetrominoe>
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f107 0308 	add.w	r3, r7, #8
 8000892:	22a8      	movs	r2, #168	@ 0xa8
 8000894:	4619      	mov	r1, r3
 8000896:	f007 fa85 	bl	8007da4 <memcpy>

		tetrominoe = NewTetrominoe(board);
 800089a:	4e27      	ldr	r6, [pc, #156]	@ (8000938 <TIM7_IRQHandler+0x110>)
 800089c:	f107 0508 	add.w	r5, r7, #8
 80008a0:	4c26      	ldr	r4, [pc, #152]	@ (800093c <TIM7_IRQHandler+0x114>)
 80008a2:	4668      	mov	r0, sp
 80008a4:	f104 030c 	add.w	r3, r4, #12
 80008a8:	229c      	movs	r2, #156	@ 0x9c
 80008aa:	4619      	mov	r1, r3
 80008ac:	f007 fa7a 	bl	8007da4 <memcpy>
 80008b0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80008b4:	4628      	mov	r0, r5
 80008b6:	f002 fb66 	bl	8002f86 <NewTetrominoe>
 80008ba:	4634      	mov	r4, r6
 80008bc:	f107 0508 	add.w	r5, r7, #8
 80008c0:	6828      	ldr	r0, [r5, #0]
 80008c2:	6869      	ldr	r1, [r5, #4]
 80008c4:	68aa      	ldr	r2, [r5, #8]
 80008c6:	68eb      	ldr	r3, [r5, #12]
 80008c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ca:	6928      	ldr	r0, [r5, #16]
 80008cc:	6969      	ldr	r1, [r5, #20]
 80008ce:	c403      	stmia	r4!, {r0, r1}
 80008d0:	8b2b      	ldrh	r3, [r5, #24]
 80008d2:	8023      	strh	r3, [r4, #0]
 80008d4:	e025      	b.n	8000922 <TIM7_IRQHandler+0xfa>

	}

	else{

		tetrominoe = ShiftTetrominoe(tetrominoe, board, DOWN);
 80008d6:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <TIM7_IRQHandler+0x110>)
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	f107 0608 	add.w	r6, r7, #8
 80008de:	4d16      	ldr	r5, [pc, #88]	@ (8000938 <TIM7_IRQHandler+0x110>)
 80008e0:	2300      	movs	r3, #0
 80008e2:	932e      	str	r3, [sp, #184]	@ 0xb8
 80008e4:	4a15      	ldr	r2, [pc, #84]	@ (800093c <TIM7_IRQHandler+0x114>)
 80008e6:	ab04      	add	r3, sp, #16
 80008e8:	4611      	mov	r1, r2
 80008ea:	22a8      	movs	r2, #168	@ 0xa8
 80008ec:	4618      	mov	r0, r3
 80008ee:	f007 fa59 	bl	8007da4 <memcpy>
 80008f2:	466c      	mov	r4, sp
 80008f4:	f105 030c 	add.w	r3, r5, #12
 80008f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008fa:	c407      	stmia	r4!, {r0, r1, r2}
 80008fc:	8023      	strh	r3, [r4, #0]
 80008fe:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8000902:	4630      	mov	r0, r6
 8000904:	f000 ffce 	bl	80018a4 <ShiftTetrominoe>
 8000908:	687c      	ldr	r4, [r7, #4]
 800090a:	f107 0508 	add.w	r5, r7, #8
 800090e:	6828      	ldr	r0, [r5, #0]
 8000910:	6869      	ldr	r1, [r5, #4]
 8000912:	68aa      	ldr	r2, [r5, #8]
 8000914:	68eb      	ldr	r3, [r5, #12]
 8000916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000918:	6928      	ldr	r0, [r5, #16]
 800091a:	6969      	ldr	r1, [r5, #20]
 800091c:	c403      	stmia	r4!, {r0, r1}
 800091e:	8b2b      	ldrh	r3, [r5, #24]
 8000920:	8023      	strh	r3, [r4, #0]

	}


	IncTime();
 8000922:	f002 fb6f 	bl	8003004 <IncTime>


	TIM_ClearInterruptFlag();
 8000926:	f002 fc09 	bl	800313c <TIM_ClearInterruptFlag>


	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800092a:	2037      	movs	r0, #55	@ 0x37
 800092c:	f003 ffb9 	bl	80048a2 <HAL_NVIC_EnableIRQ>

}
 8000930:	bf00      	nop
 8000932:	37b4      	adds	r7, #180	@ 0xb4
 8000934:	46bd      	mov	sp, r7
 8000936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000938:	20000040 	.word	0x20000040
 800093c:	2000005c 	.word	0x2000005c

08000940 <Button_Init_InterruptMode>:
	HAL_GPIO_Init(BUTTON_PORT_VALUE, &config);

}


void Button_Init_InterruptMode(){
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef config = {0};
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
 800094e:	609a      	str	r2, [r3, #8]
 8000950:	60da      	str	r2, [r3, #12]
 8000952:	611a      	str	r2, [r3, #16]

	config.Pin = BUTTON_PIN_NUMBER;
 8000954:	2301      	movs	r3, #1
 8000956:	607b      	str	r3, [r7, #4]
	config.Mode = GPIO_MODE_IT_RISING;
 8000958:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800095c:	60bb      	str	r3, [r7, #8]
	config.Speed = GPIO_SPEED_FREQ_HIGH;
 800095e:	2302      	movs	r3, #2
 8000960:	613b      	str	r3, [r7, #16]


	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b0c      	ldr	r3, [pc, #48]	@ (8000998 <Button_Init_InterruptMode+0x58>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a0b      	ldr	r2, [pc, #44]	@ (8000998 <Button_Init_InterruptMode+0x58>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b09      	ldr	r3, [pc, #36]	@ (8000998 <Button_Init_InterruptMode+0x58>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

	HAL_GPIO_Init(BUTTON_PORT_VALUE, &config);
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	4619      	mov	r1, r3
 8000982:	4806      	ldr	r0, [pc, #24]	@ (800099c <Button_Init_InterruptMode+0x5c>)
 8000984:	f003 ffdc 	bl	8004940 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000988:	2006      	movs	r0, #6
 800098a:	f003 ff8a 	bl	80048a2 <HAL_NVIC_EnableIRQ>

}
 800098e:	bf00      	nop
 8000990:	3718      	adds	r7, #24
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40023800 	.word	0x40023800
 800099c:	40020000 	.word	0x40020000

080009a0 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08c      	sub	sp, #48	@ 0x30
 80009a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	61bb      	str	r3, [r7, #24]
 80009aa:	4b5a      	ldr	r3, [pc, #360]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ae:	4a59      	ldr	r2, [pc, #356]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80009b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009b6:	4b57      	ldr	r3, [pc, #348]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80009be:	61bb      	str	r3, [r7, #24]
 80009c0:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	4b53      	ldr	r3, [pc, #332]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a52      	ldr	r2, [pc, #328]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b50      	ldr	r3, [pc, #320]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	4b4c      	ldr	r3, [pc, #304]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a4b      	ldr	r2, [pc, #300]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ee:	4b49      	ldr	r3, [pc, #292]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b45      	ldr	r3, [pc, #276]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	4a44      	ldr	r2, [pc, #272]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a04:	f043 0304 	orr.w	r3, r3, #4
 8000a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0a:	4b42      	ldr	r3, [pc, #264]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	f003 0304 	and.w	r3, r3, #4
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	4b3e      	ldr	r3, [pc, #248]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a20:	f043 0308 	orr.w	r3, r3, #8
 8000a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a26:	4b3b      	ldr	r3, [pc, #236]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	f003 0308 	and.w	r3, r3, #8
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b37      	ldr	r3, [pc, #220]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a36      	ldr	r2, [pc, #216]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a3c:	f043 0320 	orr.w	r3, r3, #32
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b34      	ldr	r3, [pc, #208]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0320 	and.w	r3, r3, #32
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	603b      	str	r3, [r7, #0]
 8000a52:	4b30      	ldr	r3, [pc, #192]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a2f      	ldr	r2, [pc, #188]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8000b14 <LCD_GPIO_Init+0x174>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a66:	603b      	str	r3, [r7, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000a6a:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000a6e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000a7c:	230e      	movs	r3, #14
 8000a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	4824      	ldr	r0, [pc, #144]	@ (8000b18 <LCD_GPIO_Init+0x178>)
 8000a88:	f003 ff5a 	bl	8004940 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000a8c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000a90:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4619      	mov	r1, r3
 8000a98:	4820      	ldr	r0, [pc, #128]	@ (8000b1c <LCD_GPIO_Init+0x17c>)
 8000a9a:	f003 ff51 	bl	8004940 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000a9e:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000aa2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	481d      	ldr	r0, [pc, #116]	@ (8000b20 <LCD_GPIO_Init+0x180>)
 8000aac:	f003 ff48 	bl	8004940 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000ab0:	2348      	movs	r3, #72	@ 0x48
 8000ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	4619      	mov	r1, r3
 8000aba:	481a      	ldr	r0, [pc, #104]	@ (8000b24 <LCD_GPIO_Init+0x184>)
 8000abc:	f003 ff40 	bl	8004940 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000ac0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000ac6:	f107 031c 	add.w	r3, r7, #28
 8000aca:	4619      	mov	r1, r3
 8000acc:	4816      	ldr	r0, [pc, #88]	@ (8000b28 <LCD_GPIO_Init+0x188>)
 8000ace:	f003 ff37 	bl	8004940 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000ad2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000ad6:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	4813      	ldr	r0, [pc, #76]	@ (8000b2c <LCD_GPIO_Init+0x18c>)
 8000ae0:	f003 ff2e 	bl	8004940 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000ae8:	2309      	movs	r3, #9
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000aec:	f107 031c 	add.w	r3, r7, #28
 8000af0:	4619      	mov	r1, r3
 8000af2:	480a      	ldr	r0, [pc, #40]	@ (8000b1c <LCD_GPIO_Init+0x17c>)
 8000af4:	f003 ff24 	bl	8004940 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000af8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000afc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	4619      	mov	r1, r3
 8000b04:	4809      	ldr	r0, [pc, #36]	@ (8000b2c <LCD_GPIO_Init+0x18c>)
 8000b06:	f003 ff1b 	bl	8004940 <HAL_GPIO_Init>
}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	@ 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800
 8000b18:	40020000 	.word	0x40020000
 8000b1c:	40020400 	.word	0x40020400
 8000b20:	40020800 	.word	0x40020800
 8000b24:	40020c00 	.word	0x40020c00
 8000b28:	40021400 	.word	0x40021400
 8000b2c:	40021800 	.word	0x40021800

08000b30 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b090      	sub	sp, #64	@ 0x40
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000b3e:	23f0      	movs	r3, #240	@ 0xf0
 8000b40:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000b46:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000b4a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000b50:	23ff      	movs	r3, #255	@ 0xff
 8000b52:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000b58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000b5e:	2305      	movs	r3, #5
 8000b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d101      	bne.n	8000b6c <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <LTCD_Layer_Init+0x78>)
 8000b6a:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000b6c:	23f0      	movs	r3, #240	@ 0xf0
 8000b6e:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000b70:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000b74:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000b88:	79fa      	ldrb	r2, [r7, #7]
 8000b8a:	f107 030c 	add.w	r3, r7, #12
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4806      	ldr	r0, [pc, #24]	@ (8000bac <LTCD_Layer_Init+0x7c>)
 8000b92:	f005 facb 	bl	800612c <HAL_LTDC_ConfigLayer>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000b9c:	f000 f9a4 	bl	8000ee8 <LCD_Error_Handler>
	}
}
 8000ba0:	bf00      	nop
 8000ba2:	3740      	adds	r7, #64	@ 0x40
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200001fc 	.word	0x200001fc
 8000bac:	20000120 	.word	0x20000120

08000bb0 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000bb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bb6:	4a2b      	ldr	r2, [pc, #172]	@ (8000c64 <LTCD__Init+0xb4>)
 8000bb8:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000bba:	4b29      	ldr	r3, [pc, #164]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bbc:	2209      	movs	r2, #9
 8000bbe:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000bc0:	4b27      	ldr	r3, [pc, #156]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000bc6:	4b26      	ldr	r3, [pc, #152]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bc8:	221d      	movs	r2, #29
 8000bca:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000bcc:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bce:	2203      	movs	r2, #3
 8000bd0:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000bd2:	4b23      	ldr	r3, [pc, #140]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bd4:	f240 120d 	movw	r2, #269	@ 0x10d
 8000bd8:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000bda:	4b21      	ldr	r3, [pc, #132]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bdc:	f240 1243 	movw	r2, #323	@ 0x143
 8000be0:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000be2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c60 <LTCD__Init+0xb0>)
 8000be4:	f240 1217 	movw	r2, #279	@ 0x117
 8000be8:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000bea:	4b1d      	ldr	r3, [pc, #116]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bec:	f240 1247 	movw	r2, #327	@ 0x147
 8000bf0:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000bfa:	4b19      	ldr	r3, [pc, #100]	@ (8000c60 <LTCD__Init+0xb0>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000c02:	4b17      	ldr	r3, [pc, #92]	@ (8000c60 <LTCD__Init+0xb0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000c0a:	4b17      	ldr	r3, [pc, #92]	@ (8000c68 <LTCD__Init+0xb8>)
 8000c0c:	2208      	movs	r2, #8
 8000c0e:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000c10:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <LTCD__Init+0xb8>)
 8000c12:	22c0      	movs	r2, #192	@ 0xc0
 8000c14:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000c16:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <LTCD__Init+0xb8>)
 8000c18:	2204      	movs	r2, #4
 8000c1a:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000c1c:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <LTCD__Init+0xb8>)
 8000c1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c22:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000c24:	4810      	ldr	r0, [pc, #64]	@ (8000c68 <LTCD__Init+0xb8>)
 8000c26:	f006 f8db 	bl	8006de0 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <LTCD__Init+0xb0>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c30:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <LTCD__Init+0xb0>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c36:	4b0a      	ldr	r3, [pc, #40]	@ (8000c60 <LTCD__Init+0xb0>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <LTCD__Init+0xb0>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000c42:	f7ff fead 	bl	80009a0 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c46:	4806      	ldr	r0, [pc, #24]	@ (8000c60 <LTCD__Init+0xb0>)
 8000c48:	f005 f9a0 	bl	8005f8c <HAL_LTDC_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000c52:	f000 f949 	bl	8000ee8 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000c56:	f002 fa7f 	bl	8003158 <ili9341_Init>
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000120 	.word	0x20000120
 8000c64:	40016800 	.word	0x40016800
 8000c68:	200001c8 	.word	0x200001c8

08000c6c <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	80fb      	strh	r3, [r7, #6]
 8000c76:	460b      	mov	r3, r1
 8000c78:	80bb      	strh	r3, [r7, #4]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000c7e:	88ba      	ldrh	r2, [r7, #4]
 8000c80:	4613      	mov	r3, r2
 8000c82:	011b      	lsls	r3, r3, #4
 8000c84:	1a9b      	subs	r3, r3, r2
 8000c86:	011b      	lsls	r3, r3, #4
 8000c88:	461a      	mov	r2, r3
 8000c8a:	88fb      	ldrh	r3, [r7, #6]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4905      	ldr	r1, [pc, #20]	@ (8000ca4 <LCD_Draw_Pixel+0x38>)
 8000c90:	887a      	ldrh	r2, [r7, #2]
 8000c92:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	200001fc 	.word	0x200001fc

08000ca8 <LCD_Draw_Vertical_Line>:
        }
    }
}

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	4611      	mov	r1, r2
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4623      	mov	r3, r4
 8000cb8:	80fb      	strh	r3, [r7, #6]
 8000cba:	4603      	mov	r3, r0
 8000cbc:	80bb      	strh	r3, [r7, #4]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	807b      	strh	r3, [r7, #2]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	81fb      	strh	r3, [r7, #14]
 8000cca:	e00b      	b.n	8000ce4 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000ccc:	89fa      	ldrh	r2, [r7, #14]
 8000cce:	88bb      	ldrh	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	b299      	uxth	r1, r3
 8000cd4:	883a      	ldrh	r2, [r7, #0]
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ffc7 	bl	8000c6c <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000cde:	89fb      	ldrh	r3, [r7, #14]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	81fb      	strh	r3, [r7, #14]
 8000ce4:	89fa      	ldrh	r2, [r7, #14]
 8000ce6:	887b      	ldrh	r3, [r7, #2]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d3ef      	bcc.n	8000ccc <LCD_Draw_Vertical_Line+0x24>
  }
}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd90      	pop	{r4, r7, pc}

08000cf6 <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000cf6:	b590      	push	{r4, r7, lr}
 8000cf8:	b085      	sub	sp, #20
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	4604      	mov	r4, r0
 8000cfe:	4608      	mov	r0, r1
 8000d00:	4611      	mov	r1, r2
 8000d02:	461a      	mov	r2, r3
 8000d04:	4623      	mov	r3, r4
 8000d06:	80fb      	strh	r3, [r7, #6]
 8000d08:	4603      	mov	r3, r0
 8000d0a:	80bb      	strh	r3, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	807b      	strh	r3, [r7, #2]
 8000d10:	4613      	mov	r3, r2
 8000d12:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000d14:	2300      	movs	r3, #0
 8000d16:	81fb      	strh	r3, [r7, #14]
 8000d18:	e00b      	b.n	8000d32 <LCD_Draw_Horizontal_Line+0x3c>
  {
	  LCD_Draw_Pixel(x+i, y, color);
 8000d1a:	88fa      	ldrh	r2, [r7, #6]
 8000d1c:	89fb      	ldrh	r3, [r7, #14]
 8000d1e:	4413      	add	r3, r2
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	883a      	ldrh	r2, [r7, #0]
 8000d24:	88b9      	ldrh	r1, [r7, #4]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff ffa0 	bl	8000c6c <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000d2c:	89fb      	ldrh	r3, [r7, #14]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	81fb      	strh	r3, [r7, #14]
 8000d32:	89fa      	ldrh	r2, [r7, #14]
 8000d34:	887b      	ldrh	r3, [r7, #2]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d3ef      	bcc.n	8000d1a <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8000d3a:	bf00      	nop
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd90      	pop	{r4, r7, pc}

08000d44 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	460a      	mov	r2, r1
 8000d4e:	71fb      	strb	r3, [r7, #7]
 8000d50:	4613      	mov	r3, r2
 8000d52:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d10e      	bne.n	8000d78 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	e007      	b.n	8000d70 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000d60:	4908      	ldr	r1, [pc, #32]	@ (8000d84 <LCD_Clear+0x40>)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	88ba      	ldrh	r2, [r7, #4]
 8000d66:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000d76:	d3f3      	bcc.n	8000d60 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000d78:	bf00      	nop
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	200001fc 	.word	0x200001fc

08000d88 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000d92:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <LCD_SetTextColor+0x1c>)
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	8013      	strh	r3, [r2, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	20000000 	.word	0x20000000

08000da8 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000db0:	4a04      	ldr	r2, [pc, #16]	@ (8000dc4 <LCD_SetFont+0x1c>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6013      	str	r3, [r2, #0]
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	200001f8 	.word	0x200001f8

08000dc8 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	603a      	str	r2, [r7, #0]
 8000dd2:	80fb      	strh	r3, [r7, #6]
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000de0:	2300      	movs	r3, #0
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	e04c      	b.n	8000e80 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	e03f      	b.n	8000e6c <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	683a      	ldr	r2, [r7, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	4619      	mov	r1, r3
 8000df8:	4b27      	ldr	r3, [pc, #156]	@ (8000e98 <LCD_Draw_Char+0xd0>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	889b      	ldrh	r3, [r3, #4]
 8000dfe:	4a27      	ldr	r2, [pc, #156]	@ (8000e9c <LCD_Draw_Char+0xd4>)
 8000e00:	fba2 2303 	umull	r2, r3, r2, r3
 8000e04:	08db      	lsrs	r3, r3, #3
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	2280      	movs	r2, #128	@ 0x80
 8000e0c:	409a      	lsls	r2, r3
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	fa42 f303 	asr.w	r3, r2, r3
 8000e14:	400b      	ands	r3, r1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d104      	bne.n	8000e24 <LCD_Draw_Char+0x5c>
 8000e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e98 <LCD_Draw_Char+0xd0>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	889b      	ldrh	r3, [r3, #4]
 8000e20:	2b0c      	cmp	r3, #12
 8000e22:	d920      	bls.n	8000e66 <LCD_Draw_Char+0x9e>
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	683a      	ldr	r2, [r7, #0]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	fa42 f303 	asr.w	r3, r2, r3
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d104      	bne.n	8000e48 <LCD_Draw_Char+0x80>
 8000e3e:	4b16      	ldr	r3, [pc, #88]	@ (8000e98 <LCD_Draw_Char+0xd0>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	889b      	ldrh	r3, [r3, #4]
 8000e44:	2b0c      	cmp	r3, #12
 8000e46:	d80e      	bhi.n	8000e66 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	88fb      	ldrh	r3, [r7, #6]
 8000e4e:	4413      	add	r3, r2
 8000e50:	b298      	uxth	r0, r3
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	88bb      	ldrh	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <LCD_Draw_Char+0xd8>)
 8000e5e:	8812      	ldrh	r2, [r2, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	f7ff ff03 	bl	8000c6c <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <LCD_Draw_Char+0xd0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	889b      	ldrh	r3, [r3, #4]
 8000e72:	461a      	mov	r2, r3
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d3b8      	bcc.n	8000dec <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <LCD_Draw_Char+0xd0>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	88db      	ldrh	r3, [r3, #6]
 8000e86:	461a      	mov	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d3ab      	bcc.n	8000de6 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200001f8 	.word	0x200001f8
 8000e9c:	aaaaaaab 	.word	0xaaaaaaab
 8000ea0:	20000000 	.word	0x20000000

08000ea4 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
 8000eae:	460b      	mov	r3, r1
 8000eb0:	80bb      	strh	r3, [r7, #4]
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000eb6:	78fb      	ldrb	r3, [r7, #3]
 8000eb8:	3b20      	subs	r3, #32
 8000eba:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000ebc:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <LCD_DisplayChar+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	78fb      	ldrb	r3, [r7, #3]
 8000ec4:	4907      	ldr	r1, [pc, #28]	@ (8000ee4 <LCD_DisplayChar+0x40>)
 8000ec6:	6809      	ldr	r1, [r1, #0]
 8000ec8:	88c9      	ldrh	r1, [r1, #6]
 8000eca:	fb01 f303 	mul.w	r3, r1, r3
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	441a      	add	r2, r3
 8000ed2:	88b9      	ldrh	r1, [r7, #4]
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff76 	bl	8000dc8 <LCD_Draw_Char>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200001f8 	.word	0x200001f8

08000ee8 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eec:	b672      	cpsid	i
}
 8000eee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <LCD_Error_Handler+0x8>

08000ef4 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000ef8:	f002 ff6c 	bl	8003dd4 <STMPE811_Init>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d001      	beq.n	8000f06 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000f02:	bf00      	nop
 8000f04:	e7fd      	b.n	8000f02 <InitializeLCDTouch+0xe>
  }
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f003 f83c 	bl	8003f90 <STMPE811_DetermineTouchPosition>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f003 f80c 	bl	8003f4a <STMPE811_Read>
 8000f32:	4603      	mov	r3, r0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	460a      	mov	r2, r1
 8000f46:	71fb      	strb	r3, [r7, #7]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8000f4c:	79ba      	ldrb	r2, [r7, #6]
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	4611      	mov	r1, r2
 8000f52:	4618      	mov	r0, r3
 8000f54:	f003 f80a 	bl	8003f6c <STMPE811_Write>
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <RNG_Init>:

uint32_t randNum = 0;



void RNG_Init(){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0

	__HAL_RCC_RNG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa0 <RNG_Init+0x40>)
 8000f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <RNG_Init+0x40>)
 8000f70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f74:	6353      	str	r3, [r2, #52]	@ 0x34
 8000f76:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa0 <RNG_Init+0x40>)
 8000f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

	hrng.Instance = RNG;
 8000f82:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <RNG_Init+0x44>)
 8000f84:	4a08      	ldr	r2, [pc, #32]	@ (8000fa8 <RNG_Init+0x48>)
 8000f86:	601a      	str	r2, [r3, #0]

	while(HAL_RNG_Init(&hrng) != HAL_OK){
 8000f88:	bf00      	nop
 8000f8a:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <RNG_Init+0x44>)
 8000f8c:	f006 f8e8 	bl	8007160 <HAL_RNG_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1f9      	bne.n	8000f8a <RNG_Init+0x2a>
		;
	}

}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	200259fc 	.word	0x200259fc
 8000fa8:	50060800 	.word	0x50060800

08000fac <RNG_DeInit>:


void RNG_DeInit(){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0

	while(HAL_RNG_DeInit(&hrng) != HAL_OK){
 8000fb0:	bf00      	nop
 8000fb2:	4804      	ldr	r0, [pc, #16]	@ (8000fc4 <RNG_DeInit+0x18>)
 8000fb4:	f006 f8fe 	bl	80071b4 <HAL_RNG_DeInit>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f9      	bne.n	8000fb2 <RNG_DeInit+0x6>
		;
	}

}
 8000fbe:	bf00      	nop
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	200259fc 	.word	0x200259fc

08000fc8 <RNG_GenRandNum>:


uint32_t RNG_GenRandNum(){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0

	RNG_Init();
 8000fce:	f7ff ffc7 	bl	8000f60 <RNG_Init>


	uint32_t rn = MAX + MIN;
 8000fd2:	230a      	movs	r3, #10
 8000fd4:	607b      	str	r3, [r7, #4]


	while(rn > MAX){
 8000fd6:	e00c      	b.n	8000ff2 <RNG_GenRandNum+0x2a>

		while(HAL_RNG_GenerateRandomNumber(&hrng, &randNum) != HAL_OK){;}
 8000fd8:	bf00      	nop
 8000fda:	490b      	ldr	r1, [pc, #44]	@ (8001008 <RNG_GenRandNum+0x40>)
 8000fdc:	480b      	ldr	r0, [pc, #44]	@ (800100c <RNG_GenRandNum+0x44>)
 8000fde:	f006 f913 	bl	8007208 <HAL_RNG_GenerateRandomNumber>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1f8      	bne.n	8000fda <RNG_GenRandNum+0x12>

		rn = (randNum >> SHIFT) + MIN;
 8000fe8:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <RNG_GenRandNum+0x40>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	0f5b      	lsrs	r3, r3, #29
 8000fee:	3302      	adds	r3, #2
 8000ff0:	607b      	str	r3, [r7, #4]
	while(rn > MAX){
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2b08      	cmp	r3, #8
 8000ff6:	d8ef      	bhi.n	8000fd8 <RNG_GenRandNum+0x10>

	}


	RNG_DeInit();
 8000ff8:	f7ff ffd8 	bl	8000fac <RNG_DeInit>


	return rn;
 8000ffc:	687b      	ldr	r3, [r7, #4]

}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20025a0c 	.word	0x20025a0c
 800100c:	200259fc 	.word	0x200259fc

08001010 <BuildTetrominoe>:

static uint16_t time;
volatile bool end = false;


Tetrominoe BuildTetrominoe(uint8_t c, Board b){
 8001010:	b082      	sub	sp, #8
 8001012:	b5b0      	push	{r4, r5, r7, lr}
 8001014:	b0e2      	sub	sp, #392	@ 0x188
 8001016:	af2e      	add	r7, sp, #184	@ 0xb8
 8001018:	6078      	str	r0, [r7, #4]
 800101a:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 800101e:	e880 000c 	stmia.w	r0, {r2, r3}
 8001022:	460b      	mov	r3, r1
 8001024:	70fb      	strb	r3, [r7, #3]

	Tetrominoe tetrominoe = {0};
 8001026:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	611a      	str	r2, [r3, #16]
 8001036:	615a      	str	r2, [r3, #20]
 8001038:	831a      	strh	r2, [r3, #24]

	switch(c){
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	3b02      	subs	r3, #2
 800103e:	2b06      	cmp	r3, #6
 8001040:	f200 81fc 	bhi.w	800143c <BuildTetrominoe+0x42c>
 8001044:	a201      	add	r2, pc, #4	@ (adr r2, 800104c <BuildTetrominoe+0x3c>)
 8001046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104a:	bf00      	nop
 800104c:	08001069 	.word	0x08001069
 8001050:	080010f1 	.word	0x080010f1
 8001054:	08001179 	.word	0x08001179
 8001058:	08001201 	.word	0x08001201
 800105c:	08001289 	.word	0x08001289
 8001060:	08001311 	.word	0x08001311
 8001064:	08001399 	.word	0x08001399

			case O:

				bool blk0[4][4] = {{X, X, U, U},
 8001068:	4bd2      	ldr	r3, [pc, #840]	@ (80013b4 <BuildTetrominoe+0x3a4>)
 800106a:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 800106e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001070:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8001074:	2300      	movs	r3, #0
 8001076:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800107a:	e027      	b.n	80010cc <BuildTetrominoe+0xbc>
					for(int j = 0; j < 3; j++){
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001082:	e01a      	b.n	80010ba <BuildTetrominoe+0xaa>

						tetrominoe.Structure[i][j] = blk0[i][j];
 8001084:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	33d0      	adds	r3, #208	@ 0xd0
 800108c:	19da      	adds	r2, r3, r7
 800108e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001092:	4413      	add	r3, r2
 8001094:	3b64      	subs	r3, #100	@ 0x64
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	33d0      	adds	r3, #208	@ 0xd0
 80010a2:	19da      	adds	r2, r3, r7
 80010a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80010a8:	4413      	add	r3, r2
 80010aa:	3b53      	subs	r3, #83	@ 0x53
 80010ac:	460a      	mov	r2, r1
 80010ae:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 80010b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80010b4:	3301      	adds	r3, #1
 80010b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80010ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80010be:	2b02      	cmp	r3, #2
 80010c0:	dde0      	ble.n	8001084 <BuildTetrominoe+0x74>
				for(int i = 0; i < 3; i++){
 80010c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80010c6:	3301      	adds	r3, #1
 80010c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80010cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	ddd3      	ble.n	800107c <BuildTetrominoe+0x6c>

					}
				}


				tetrominoe.Name = O;
 80010d4:	2302      	movs	r3, #2
 80010d6:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_YELLOW;
 80010da:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010de:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 80010e2:	2302      	movs	r3, #2
 80010e4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 80010e8:	2302      	movs	r3, #2
 80010ea:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 80010ee:	e1a5      	b.n	800143c <BuildTetrominoe+0x42c>


			case I:

				bool blk1[4][4] = {{X, X, X, X},
 80010f0:	4bb1      	ldr	r3, [pc, #708]	@ (80013b8 <BuildTetrominoe+0x3a8>)
 80010f2:	f107 045c 	add.w	r4, r7, #92	@ 0x5c
 80010f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, U, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 4; i++){
 80010fc:	2300      	movs	r3, #0
 80010fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001102:	e027      	b.n	8001154 <BuildTetrominoe+0x144>
					for(int j = 0; j < 4; j++){
 8001104:	2300      	movs	r3, #0
 8001106:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800110a:	e01a      	b.n	8001142 <BuildTetrominoe+0x132>

						tetrominoe.Structure[i][j] = blk1[i][j];
 800110c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	33d0      	adds	r3, #208	@ 0xd0
 8001114:	19da      	adds	r2, r3, r7
 8001116:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800111a:	4413      	add	r3, r2
 800111c:	3b74      	subs	r3, #116	@ 0x74
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	4619      	mov	r1, r3
 8001122:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	33d0      	adds	r3, #208	@ 0xd0
 800112a:	19da      	adds	r2, r3, r7
 800112c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001130:	4413      	add	r3, r2
 8001132:	3b53      	subs	r3, #83	@ 0x53
 8001134:	460a      	mov	r2, r1
 8001136:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 4; j++){
 8001138:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800113c:	3301      	adds	r3, #1
 800113e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001142:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001146:	2b03      	cmp	r3, #3
 8001148:	dde0      	ble.n	800110c <BuildTetrominoe+0xfc>
				for(int i = 0; i < 4; i++){
 800114a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800114e:	3301      	adds	r3, #1
 8001150:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001154:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001158:	2b03      	cmp	r3, #3
 800115a:	ddd3      	ble.n	8001104 <BuildTetrominoe+0xf4>

					}
				}


				tetrominoe.Name = I;
 800115c:	2303      	movs	r3, #3
 800115e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_CYAN;
 8001162:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001166:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 4;
 800116a:	2304      	movs	r3, #4
 800116c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 1;
 8001170:	2301      	movs	r3, #1
 8001172:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8001176:	e161      	b.n	800143c <BuildTetrominoe+0x42c>


			case S:

				bool blk2[4][4] = {{U, X, X, U},
 8001178:	4b90      	ldr	r3, [pc, #576]	@ (80013bc <BuildTetrominoe+0x3ac>)
 800117a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800117e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001180:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8001184:	2300      	movs	r3, #0
 8001186:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800118a:	e027      	b.n	80011dc <BuildTetrominoe+0x1cc>
					for(int j = 0; j < 3; j++){
 800118c:	2300      	movs	r3, #0
 800118e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001192:	e01a      	b.n	80011ca <BuildTetrominoe+0x1ba>

						tetrominoe.Structure[i][j] = blk2[i][j];
 8001194:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	33d0      	adds	r3, #208	@ 0xd0
 800119c:	19da      	adds	r2, r3, r7
 800119e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011a2:	4413      	add	r3, r2
 80011a4:	3b84      	subs	r3, #132	@ 0x84
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	33d0      	adds	r3, #208	@ 0xd0
 80011b2:	19da      	adds	r2, r3, r7
 80011b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011b8:	4413      	add	r3, r2
 80011ba:	3b53      	subs	r3, #83	@ 0x53
 80011bc:	460a      	mov	r2, r1
 80011be:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 80011c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011c4:	3301      	adds	r3, #1
 80011c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80011ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	dde0      	ble.n	8001194 <BuildTetrominoe+0x184>
				for(int i = 0; i < 3; i++){
 80011d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80011d6:	3301      	adds	r3, #1
 80011d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80011dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	ddd3      	ble.n	800118c <BuildTetrominoe+0x17c>

					}
				}


				tetrominoe.Name = S;
 80011e4:	2304      	movs	r3, #4
 80011e6:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_GREEN;
 80011ea:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011ee:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 80011f2:	2303      	movs	r3, #3
 80011f4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 80011fe:	e11d      	b.n	800143c <BuildTetrominoe+0x42c>


			case Z:

				bool blk3[4][4] = {{X, X, U, U},
 8001200:	4b6f      	ldr	r3, [pc, #444]	@ (80013c0 <BuildTetrominoe+0x3b0>)
 8001202:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001206:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001208:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 800120c:	2300      	movs	r3, #0
 800120e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001212:	e027      	b.n	8001264 <BuildTetrominoe+0x254>
					for(int j = 0; j < 3; j++){
 8001214:	2300      	movs	r3, #0
 8001216:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800121a:	e01a      	b.n	8001252 <BuildTetrominoe+0x242>

						tetrominoe.Structure[i][j] = blk3[i][j];
 800121c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	33d0      	adds	r3, #208	@ 0xd0
 8001224:	19da      	adds	r2, r3, r7
 8001226:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800122a:	4413      	add	r3, r2
 800122c:	3b94      	subs	r3, #148	@ 0x94
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4619      	mov	r1, r3
 8001232:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	33d0      	adds	r3, #208	@ 0xd0
 800123a:	19da      	adds	r2, r3, r7
 800123c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001240:	4413      	add	r3, r2
 8001242:	3b53      	subs	r3, #83	@ 0x53
 8001244:	460a      	mov	r2, r1
 8001246:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8001248:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800124c:	3301      	adds	r3, #1
 800124e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001252:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001256:	2b02      	cmp	r3, #2
 8001258:	dde0      	ble.n	800121c <BuildTetrominoe+0x20c>
				for(int i = 0; i < 3; i++){
 800125a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800125e:	3301      	adds	r3, #1
 8001260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001264:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001268:	2b02      	cmp	r3, #2
 800126a:	ddd3      	ble.n	8001214 <BuildTetrominoe+0x204>

					}
				}


				tetrominoe.Name = Z;
 800126c:	2305      	movs	r3, #5
 800126e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_RED;
 8001272:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001276:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 800127a:	2303      	movs	r3, #3
 800127c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8001280:	2302      	movs	r3, #2
 8001282:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8001286:	e0d9      	b.n	800143c <BuildTetrominoe+0x42c>


			case J:

				bool blk4[4][4] = {{X, X, X, U},
 8001288:	4b4e      	ldr	r3, [pc, #312]	@ (80013c4 <BuildTetrominoe+0x3b4>)
 800128a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800128e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001290:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, U, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8001294:	2300      	movs	r3, #0
 8001296:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800129a:	e027      	b.n	80012ec <BuildTetrominoe+0x2dc>
					for(int j = 0; j < 3; j++){
 800129c:	2300      	movs	r3, #0
 800129e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80012a2:	e01a      	b.n	80012da <BuildTetrominoe+0x2ca>

						tetrominoe.Structure[i][j] = blk4[i][j];
 80012a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	33d0      	adds	r3, #208	@ 0xd0
 80012ac:	19da      	adds	r2, r3, r7
 80012ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012b2:	4413      	add	r3, r2
 80012b4:	3ba4      	subs	r3, #164	@ 0xa4
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	33d0      	adds	r3, #208	@ 0xd0
 80012c2:	19da      	adds	r2, r3, r7
 80012c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012c8:	4413      	add	r3, r2
 80012ca:	3b53      	subs	r3, #83	@ 0x53
 80012cc:	460a      	mov	r2, r1
 80012ce:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 80012d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012d4:	3301      	adds	r3, #1
 80012d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80012da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012de:	2b02      	cmp	r3, #2
 80012e0:	dde0      	ble.n	80012a4 <BuildTetrominoe+0x294>
				for(int i = 0; i < 3; i++){
 80012e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80012e6:	3301      	adds	r3, #1
 80012e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80012ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	ddd3      	ble.n	800129c <BuildTetrominoe+0x28c>

					}
				}


				tetrominoe.Name = J;
 80012f4:	2306      	movs	r3, #6
 80012f6:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_ORANGE;
 80012fa:	f64f 3381 	movw	r3, #64385	@ 0xfb81
 80012fe:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8001302:	2303      	movs	r3, #3
 8001304:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 800130e:	e095      	b.n	800143c <BuildTetrominoe+0x42c>


			case L:

				bool blk5[4][4] = {{X, X, X, U},
 8001310:	4b2d      	ldr	r3, [pc, #180]	@ (80013c8 <BuildTetrominoe+0x3b8>)
 8001312:	f107 041c 	add.w	r4, r7, #28
 8001316:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001318:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, U, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 800131c:	2300      	movs	r3, #0
 800131e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001322:	e027      	b.n	8001374 <BuildTetrominoe+0x364>
					for(int j = 0; j < 3; j++){
 8001324:	2300      	movs	r3, #0
 8001326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800132a:	e01a      	b.n	8001362 <BuildTetrominoe+0x352>

						tetrominoe.Structure[i][j] = blk5[i][j];
 800132c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	33d0      	adds	r3, #208	@ 0xd0
 8001334:	19da      	adds	r2, r3, r7
 8001336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800133a:	4413      	add	r3, r2
 800133c:	3bb4      	subs	r3, #180	@ 0xb4
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	33d0      	adds	r3, #208	@ 0xd0
 800134a:	19da      	adds	r2, r3, r7
 800134c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001350:	4413      	add	r3, r2
 8001352:	3b53      	subs	r3, #83	@ 0x53
 8001354:	460a      	mov	r2, r1
 8001356:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8001358:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800135c:	3301      	adds	r3, #1
 800135e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001366:	2b02      	cmp	r3, #2
 8001368:	dde0      	ble.n	800132c <BuildTetrominoe+0x31c>
				for(int i = 0; i < 3; i++){
 800136a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800136e:	3301      	adds	r3, #1
 8001370:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001374:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001378:	2b02      	cmp	r3, #2
 800137a:	ddd3      	ble.n	8001324 <BuildTetrominoe+0x314>

					}
				}


				tetrominoe.Name = L;
 800137c:	2307      	movs	r3, #7
 800137e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_MAGENTA;
 8001382:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001386:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 800138a:	2303      	movs	r3, #3
 800138c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8001390:	2302      	movs	r3, #2
 8001392:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8001396:	e051      	b.n	800143c <BuildTetrominoe+0x42c>


			case T:

				bool blk6[4][4] = {{U, X, U, U},
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <BuildTetrominoe+0x3bc>)
 800139a:	f107 040c 	add.w	r4, r7, #12
 800139e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80013aa:	e035      	b.n	8001418 <BuildTetrominoe+0x408>
					for(int j = 0; j < 3; j++){
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013b2:	e028      	b.n	8001406 <BuildTetrominoe+0x3f6>
 80013b4:	08007dd8 	.word	0x08007dd8
 80013b8:	08007de8 	.word	0x08007de8
 80013bc:	08007df8 	.word	0x08007df8
 80013c0:	08007e08 	.word	0x08007e08
 80013c4:	08007e18 	.word	0x08007e18
 80013c8:	08007e28 	.word	0x08007e28
 80013cc:	08007e38 	.word	0x08007e38

						tetrominoe.Structure[i][j] = blk6[i][j];
 80013d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	33d0      	adds	r3, #208	@ 0xd0
 80013d8:	19da      	adds	r2, r3, r7
 80013da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013de:	4413      	add	r3, r2
 80013e0:	3bc4      	subs	r3, #196	@ 0xc4
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	33d0      	adds	r3, #208	@ 0xd0
 80013ee:	19da      	adds	r2, r3, r7
 80013f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013f4:	4413      	add	r3, r2
 80013f6:	3b53      	subs	r3, #83	@ 0x53
 80013f8:	460a      	mov	r2, r1
 80013fa:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 80013fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001400:	3301      	adds	r3, #1
 8001402:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001406:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800140a:	2b02      	cmp	r3, #2
 800140c:	dde0      	ble.n	80013d0 <BuildTetrominoe+0x3c0>
				for(int i = 0; i < 3; i++){
 800140e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001412:	3301      	adds	r3, #1
 8001414:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800141c:	2b02      	cmp	r3, #2
 800141e:	ddc5      	ble.n	80013ac <BuildTetrominoe+0x39c>

					}
				}


				tetrominoe.Name = T;
 8001420:	2308      	movs	r3, #8
 8001422:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_BLUE2;
 8001426:	f240 531f 	movw	r3, #1311	@ 0x51f
 800142a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 800142e:	2303      	movs	r3, #3
 8001430:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8001434:	2302      	movs	r3, #2
 8001436:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 800143a:	bf00      	nop
			default:
				;

	}

	tetrominoe.XPosition = START_POSITION_X;
 800143c:	2304      	movs	r3, #4
 800143e:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
	tetrominoe.YPosition = START_POSITION_Y;
 8001442:	2300      	movs	r3, #0
 8001444:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
	tetrominoe.Set = U;
 8001448:	2300      	movs	r3, #0
 800144a:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94


	if(!CheckOverlap(tetrominoe, b)){
 800144e:	ab03      	add	r3, sp, #12
 8001450:	f107 01e0 	add.w	r1, r7, #224	@ 0xe0
 8001454:	22a8      	movs	r2, #168	@ 0xa8
 8001456:	4618      	mov	r0, r3
 8001458:	f006 fca4 	bl	8007da4 <memcpy>
 800145c:	466b      	mov	r3, sp
 800145e:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8001462:	ca07      	ldmia	r2, {r0, r1, r2}
 8001464:	c303      	stmia	r3!, {r0, r1}
 8001466:	801a      	strh	r2, [r3, #0]
 8001468:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800146c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800146e:	f001 fc5d 	bl	8002d2c <CheckOverlap>
 8001472:	4603      	mov	r3, r0
 8001474:	f083 0301 	eor.w	r3, r3, #1
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d012      	beq.n	80014a4 <BuildTetrominoe+0x494>

		DrawTetrominoe(tetrominoe, tetrominoe.Color);
 800147e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001482:	b29b      	uxth	r3, r3
 8001484:	9303      	str	r3, [sp, #12]
 8001486:	466b      	mov	r3, sp
 8001488:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 800148c:	ca07      	ldmia	r2, {r0, r1, r2}
 800148e:	c303      	stmia	r3!, {r0, r1}
 8001490:	801a      	strh	r2, [r3, #0]
 8001492:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001496:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001498:	f000 fce7 	bl	8001e6a <DrawTetrominoe>

		end = false;
 800149c:	4b0d      	ldr	r3, [pc, #52]	@ (80014d4 <BuildTetrominoe+0x4c4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	701a      	strb	r2, [r3, #0]
 80014a2:	e002      	b.n	80014aa <BuildTetrominoe+0x49a>

	}

	else{

		end = true;
 80014a4:	4b0b      	ldr	r3, [pc, #44]	@ (80014d4 <BuildTetrominoe+0x4c4>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	701a      	strb	r2, [r3, #0]

	}

	return tetrominoe;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	461d      	mov	r5, r3
 80014ae:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 80014b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014b4:	6028      	str	r0, [r5, #0]
 80014b6:	6069      	str	r1, [r5, #4]
 80014b8:	60aa      	str	r2, [r5, #8]
 80014ba:	60eb      	str	r3, [r5, #12]
 80014bc:	cc03      	ldmia	r4!, {r0, r1}
 80014be:	6128      	str	r0, [r5, #16]
 80014c0:	6169      	str	r1, [r5, #20]
 80014c2:	8823      	ldrh	r3, [r4, #0]
 80014c4:	832b      	strh	r3, [r5, #24]

}
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	37d0      	adds	r7, #208	@ 0xd0
 80014ca:	46bd      	mov	sp, r7
 80014cc:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80014d0:	b002      	add	sp, #8
 80014d2:	4770      	bx	lr
 80014d4:	20025a12 	.word	0x20025a12

080014d8 <RotateTetrominoe>:


Tetrominoe RotateTetrominoe(Tetrominoe oldTetrominoe, Board b){
 80014d8:	b084      	sub	sp, #16
 80014da:	b5b0      	push	{r4, r5, r7, lr}
 80014dc:	b0d0      	sub	sp, #320	@ 0x140
 80014de:	af2e      	add	r7, sp, #184	@ 0xb8
 80014e0:	6078      	str	r0, [r7, #4]
 80014e2:	f107 009c 	add.w	r0, r7, #156	@ 0x9c
 80014e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	if(oldTetrominoe.Name == O){
 80014ea:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d10e      	bne.n	8001512 <RotateTetrominoe+0x3a>
		return oldTetrominoe;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	461d      	mov	r5, r3
 80014f8:	f107 049c 	add.w	r4, r7, #156	@ 0x9c
 80014fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fe:	6028      	str	r0, [r5, #0]
 8001500:	6069      	str	r1, [r5, #4]
 8001502:	60aa      	str	r2, [r5, #8]
 8001504:	60eb      	str	r3, [r5, #12]
 8001506:	cc03      	ldmia	r4!, {r0, r1}
 8001508:	6128      	str	r0, [r5, #16]
 800150a:	6169      	str	r1, [r5, #20]
 800150c:	8823      	ldrh	r3, [r4, #0]
 800150e:	832b      	strh	r3, [r5, #24]
 8001510:	e1bf      	b.n	8001892 <RotateTetrominoe+0x3ba>
	}



	DrawTetrominoe(oldTetrominoe, LCD_COLOR_BLACK);
 8001512:	2300      	movs	r3, #0
 8001514:	9303      	str	r3, [sp, #12]
 8001516:	466b      	mov	r3, sp
 8001518:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 800151c:	ca07      	ldmia	r2, {r0, r1, r2}
 800151e:	c303      	stmia	r3!, {r0, r1}
 8001520:	801a      	strh	r2, [r3, #0]
 8001522:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001526:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001528:	f000 fc9f 	bl	8001e6a <DrawTetrominoe>


	Tetrominoe newTetrominoe = {0};
 800152c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
 800153c:	615a      	str	r2, [r3, #20]
 800153e:	831a      	strh	r2, [r3, #24]

	newTetrominoe.Name = oldTetrominoe.Name;
 8001540:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8001544:	b2db      	uxtb	r3, r3
 8001546:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	newTetrominoe.Color = oldTetrominoe.Color;
 800154a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800154e:	b29b      	uxth	r3, r3
 8001550:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
	newTetrominoe.Width = oldTetrominoe.Height;
 8001554:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 8001558:	b2db      	uxtb	r3, r3
 800155a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	newTetrominoe.Height = oldTetrominoe.Width;
 800155e:	f897 30b0 	ldrb.w	r3, [r7, #176]	@ 0xb0
 8001562:	b2db      	uxtb	r3, r3
 8001564:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	newTetrominoe.XPosition = oldTetrominoe.XPosition;
 8001568:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 800156c:	b25b      	sxtb	r3, r3
 800156e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	newTetrominoe.YPosition = oldTetrominoe.YPosition;
 8001572:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001576:	b25b      	sxtb	r3, r3
 8001578:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	newTetrominoe.Set = oldTetrominoe.Set;
 800157c:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58


	if(oldTetrominoe.XPosition + oldTetrominoe.Height > BOARD_W_MAX){
 8001586:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 800158a:	b25b      	sxtb	r3, r3
 800158c:	461a      	mov	r2, r3
 800158e:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	4413      	add	r3, r2
 8001596:	2b09      	cmp	r3, #9
 8001598:	dd09      	ble.n	80015ae <RotateTetrominoe+0xd6>

		newTetrominoe.XPosition = BOARD_WIDTH - oldTetrominoe.Height;
 800159a:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	f1c3 030a 	rsb	r3, r3, #10
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	b25b      	sxtb	r3, r3
 80015a8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 80015ac:	e00d      	b.n	80015ca <RotateTetrominoe+0xf2>

	}

	else if(oldTetrominoe.XPosition - oldTetrominoe.Height < BOARD_W_MIN - 2){
 80015ae:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 80015b2:	b25b      	sxtb	r3, r3
 80015b4:	461a      	mov	r2, r3
 80015b6:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	f113 0f02 	cmn.w	r3, #2
 80015c2:	da02      	bge.n	80015ca <RotateTetrominoe+0xf2>

		newTetrominoe.XPosition = U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

	}


	if(oldTetrominoe.Name == I){
 80015ca:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d153      	bne.n	800167c <RotateTetrominoe+0x1a4>

		uint8_t transpose4[4][4];

		for(int i = 0; i < 4; i++){
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80015da:	e027      	b.n	800162c <RotateTetrominoe+0x154>
			for(int j = 0; j < 4; j++){
 80015dc:	2300      	movs	r3, #0
 80015de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015e2:	e01a      	b.n	800161a <RotateTetrominoe+0x142>

				transpose4[i][j] = oldTetrominoe.Structure[j][i];
 80015e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	3398      	adds	r3, #152	@ 0x98
 80015ec:	19da      	adds	r2, r3, r7
 80015ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80015f2:	4413      	add	r3, r2
 80015f4:	3305      	adds	r3, #5
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b2d9      	uxtb	r1, r3
 80015fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	3388      	adds	r3, #136	@ 0x88
 8001602:	19da      	adds	r2, r3, r7
 8001604:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001608:	4413      	add	r3, r2
 800160a:	3b58      	subs	r3, #88	@ 0x58
 800160c:	460a      	mov	r2, r1
 800160e:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 4; j++){
 8001610:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001614:	3301      	adds	r3, #1
 8001616:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800161a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800161e:	2b03      	cmp	r3, #3
 8001620:	dde0      	ble.n	80015e4 <RotateTetrominoe+0x10c>
		for(int i = 0; i < 4; i++){
 8001622:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001626:	3301      	adds	r3, #1
 8001628:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800162c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001630:	2b03      	cmp	r3, #3
 8001632:	ddd3      	ble.n	80015dc <RotateTetrominoe+0x104>

			}
		}


		for(int k = 0; k < 4; k++){
 8001634:	2300      	movs	r3, #0
 8001636:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001638:	e01c      	b.n	8001674 <RotateTetrominoe+0x19c>
			for(int l = 0; l < 4; l++){
 800163a:	2300      	movs	r3, #0
 800163c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800163e:	e013      	b.n	8001668 <RotateTetrominoe+0x190>

				newTetrominoe.Structure[k][l] = transpose4[k][l];
 8001640:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	3388      	adds	r3, #136	@ 0x88
 8001646:	19da      	adds	r2, r3, r7
 8001648:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800164a:	4413      	add	r3, r2
 800164c:	3b58      	subs	r3, #88	@ 0x58
 800164e:	7819      	ldrb	r1, [r3, #0]
 8001650:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	3388      	adds	r3, #136	@ 0x88
 8001656:	19da      	adds	r2, r3, r7
 8001658:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800165a:	4413      	add	r3, r2
 800165c:	3b47      	subs	r3, #71	@ 0x47
 800165e:	460a      	mov	r2, r1
 8001660:	701a      	strb	r2, [r3, #0]
			for(int l = 0; l < 4; l++){
 8001662:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001664:	3301      	adds	r3, #1
 8001666:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001668:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800166a:	2b03      	cmp	r3, #3
 800166c:	dde8      	ble.n	8001640 <RotateTetrominoe+0x168>
		for(int k = 0; k < 4; k++){
 800166e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001670:	3301      	adds	r3, #1
 8001672:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001674:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001676:	2b03      	cmp	r3, #3
 8001678:	dddf      	ble.n	800163a <RotateTetrominoe+0x162>
 800167a:	e0ba      	b.n	80017f2 <RotateTetrominoe+0x31a>
			}
		}

	}

	else if(oldTetrominoe.Name != O){
 800167c:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8001680:	b2db      	uxtb	r3, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	f000 80b5 	beq.w	80017f2 <RotateTetrominoe+0x31a>

		uint8_t transpose3[3][3];
		uint8_t transformed[3][3];

		uint8_t hm_identity[3][3] = {{U, U, X},
 8001688:	4a85      	ldr	r2, [pc, #532]	@ (80018a0 <RotateTetrominoe+0x3c8>)
 800168a:	f107 030c 	add.w	r3, r7, #12
 800168e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001690:	c303      	stmia	r3!, {r0, r1}
 8001692:	701a      	strb	r2, [r3, #0]
									 {U, X, U},
									 {X, U, U}};


		for(int i = 0; i < 3; i++){
 8001694:	2300      	movs	r3, #0
 8001696:	677b      	str	r3, [r7, #116]	@ 0x74
 8001698:	e01f      	b.n	80016da <RotateTetrominoe+0x202>
			for(int j = 0; j < 3; j++){
 800169a:	2300      	movs	r3, #0
 800169c:	673b      	str	r3, [r7, #112]	@ 0x70
 800169e:	e016      	b.n	80016ce <RotateTetrominoe+0x1f6>

				transpose3[i][j] = oldTetrominoe.Structure[j][i];
 80016a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	3398      	adds	r3, #152	@ 0x98
 80016a6:	19da      	adds	r2, r3, r7
 80016a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016aa:	4413      	add	r3, r2
 80016ac:	3305      	adds	r3, #5
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	b2d9      	uxtb	r1, r3
 80016b2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80016b4:	4613      	mov	r3, r2
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	4413      	add	r3, r2
 80016ba:	3388      	adds	r3, #136	@ 0x88
 80016bc:	19da      	adds	r2, r3, r7
 80016be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016c0:	4413      	add	r3, r2
 80016c2:	3b64      	subs	r3, #100	@ 0x64
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 3; j++){
 80016c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016ca:	3301      	adds	r3, #1
 80016cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80016ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	dde5      	ble.n	80016a0 <RotateTetrominoe+0x1c8>
		for(int i = 0; i < 3; i++){
 80016d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016d6:	3301      	adds	r3, #1
 80016d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80016da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016dc:	2b02      	cmp	r3, #2
 80016de:	dddc      	ble.n	800169a <RotateTetrominoe+0x1c2>

			}
		}


		for(int m = 0; m < 3; m++){
 80016e0:	2300      	movs	r3, #0
 80016e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80016e4:	e04d      	b.n	8001782 <RotateTetrominoe+0x2aa>
			for(int n = 0; n < 3; n++){
 80016e6:	2300      	movs	r3, #0
 80016e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80016ea:	e044      	b.n	8001776 <RotateTetrominoe+0x29e>

				transformed[m][n] = 0;
 80016ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80016ee:	4613      	mov	r3, r2
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4413      	add	r3, r2
 80016f4:	3388      	adds	r3, #136	@ 0x88
 80016f6:	19da      	adds	r2, r3, r7
 80016f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016fa:	4413      	add	r3, r2
 80016fc:	3b70      	subs	r3, #112	@ 0x70
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]

				for(int p = 0; p < 3; p++){
 8001702:	2300      	movs	r3, #0
 8001704:	667b      	str	r3, [r7, #100]	@ 0x64
 8001706:	e030      	b.n	800176a <RotateTetrominoe+0x292>

					transformed[m][n] += (transpose3[m][p] * hm_identity[p][n]);
 8001708:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	3388      	adds	r3, #136	@ 0x88
 8001712:	19da      	adds	r2, r3, r7
 8001714:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001716:	4413      	add	r3, r2
 8001718:	3b70      	subs	r3, #112	@ 0x70
 800171a:	7819      	ldrb	r1, [r3, #0]
 800171c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800171e:	4613      	mov	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4413      	add	r3, r2
 8001724:	3388      	adds	r3, #136	@ 0x88
 8001726:	19da      	adds	r2, r3, r7
 8001728:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800172a:	4413      	add	r3, r2
 800172c:	3b64      	subs	r3, #100	@ 0x64
 800172e:	7818      	ldrb	r0, [r3, #0]
 8001730:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001732:	4613      	mov	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4413      	add	r3, r2
 8001738:	3388      	adds	r3, #136	@ 0x88
 800173a:	19da      	adds	r2, r3, r7
 800173c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800173e:	4413      	add	r3, r2
 8001740:	3b7c      	subs	r3, #124	@ 0x7c
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	fb10 f303 	smulbb	r3, r0, r3
 8001748:	b2db      	uxtb	r3, r3
 800174a:	440b      	add	r3, r1
 800174c:	b2d9      	uxtb	r1, r3
 800174e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	3388      	adds	r3, #136	@ 0x88
 8001758:	19da      	adds	r2, r3, r7
 800175a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800175c:	4413      	add	r3, r2
 800175e:	3b70      	subs	r3, #112	@ 0x70
 8001760:	460a      	mov	r2, r1
 8001762:	701a      	strb	r2, [r3, #0]
				for(int p = 0; p < 3; p++){
 8001764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001766:	3301      	adds	r3, #1
 8001768:	667b      	str	r3, [r7, #100]	@ 0x64
 800176a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800176c:	2b02      	cmp	r3, #2
 800176e:	ddcb      	ble.n	8001708 <RotateTetrominoe+0x230>
			for(int n = 0; n < 3; n++){
 8001770:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001772:	3301      	adds	r3, #1
 8001774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001776:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001778:	2b02      	cmp	r3, #2
 800177a:	ddb7      	ble.n	80016ec <RotateTetrominoe+0x214>
		for(int m = 0; m < 3; m++){
 800177c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800177e:	3301      	adds	r3, #1
 8001780:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001784:	2b02      	cmp	r3, #2
 8001786:	ddae      	ble.n	80016e6 <RotateTetrominoe+0x20e>
				}
			}
		}


		for(int k = 0; k < 4; k++){
 8001788:	2300      	movs	r3, #0
 800178a:	663b      	str	r3, [r7, #96]	@ 0x60
 800178c:	e02e      	b.n	80017ec <RotateTetrominoe+0x314>
			for(int l = 0; l < 4; l++){
 800178e:	2300      	movs	r3, #0
 8001790:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001792:	e025      	b.n	80017e0 <RotateTetrominoe+0x308>

				if(k == 3 || l == 3){
 8001794:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001796:	2b03      	cmp	r3, #3
 8001798:	d002      	beq.n	80017a0 <RotateTetrominoe+0x2c8>
 800179a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800179c:	2b03      	cmp	r3, #3
 800179e:	d109      	bne.n	80017b4 <RotateTetrominoe+0x2dc>

					newTetrominoe.Structure[k][l] = U;
 80017a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	3388      	adds	r3, #136	@ 0x88
 80017a6:	19da      	adds	r2, r3, r7
 80017a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017aa:	4413      	add	r3, r2
 80017ac:	3b47      	subs	r3, #71	@ 0x47
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	e012      	b.n	80017da <RotateTetrominoe+0x302>

				}

				else{

					newTetrominoe.Structure[k][l] = transformed[k][l];
 80017b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017b6:	4613      	mov	r3, r2
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	4413      	add	r3, r2
 80017bc:	3388      	adds	r3, #136	@ 0x88
 80017be:	19da      	adds	r2, r3, r7
 80017c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017c2:	4413      	add	r3, r2
 80017c4:	3b70      	subs	r3, #112	@ 0x70
 80017c6:	7819      	ldrb	r1, [r3, #0]
 80017c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	3388      	adds	r3, #136	@ 0x88
 80017ce:	19da      	adds	r2, r3, r7
 80017d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017d2:	4413      	add	r3, r2
 80017d4:	3b47      	subs	r3, #71	@ 0x47
 80017d6:	460a      	mov	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
			for(int l = 0; l < 4; l++){
 80017da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017dc:	3301      	adds	r3, #1
 80017de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80017e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	ddd6      	ble.n	8001794 <RotateTetrominoe+0x2bc>
		for(int k = 0; k < 4; k++){
 80017e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017e8:	3301      	adds	r3, #1
 80017ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80017ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	ddcd      	ble.n	800178e <RotateTetrominoe+0x2b6>

	}



	if(CheckOverlap(newTetrominoe, b)){
 80017f2:	a803      	add	r0, sp, #12
 80017f4:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80017f8:	22a8      	movs	r2, #168	@ 0xa8
 80017fa:	4619      	mov	r1, r3
 80017fc:	f006 fad2 	bl	8007da4 <memcpy>
 8001800:	466b      	mov	r3, sp
 8001802:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001806:	ca07      	ldmia	r2, {r0, r1, r2}
 8001808:	c303      	stmia	r3!, {r0, r1}
 800180a:	801a      	strh	r2, [r3, #0]
 800180c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001810:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001812:	f001 fa8b 	bl	8002d2c <CheckOverlap>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d01d      	beq.n	8001858 <RotateTetrominoe+0x380>

		DrawTetrominoe(oldTetrominoe, oldTetrominoe.Color);
 800181c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001820:	b29b      	uxth	r3, r3
 8001822:	9303      	str	r3, [sp, #12]
 8001824:	466b      	mov	r3, sp
 8001826:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 800182a:	ca07      	ldmia	r2, {r0, r1, r2}
 800182c:	c303      	stmia	r3!, {r0, r1}
 800182e:	801a      	strh	r2, [r3, #0]
 8001830:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001834:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001836:	f000 fb18 	bl	8001e6a <DrawTetrominoe>
		return oldTetrominoe;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	461d      	mov	r5, r3
 800183e:	f107 049c 	add.w	r4, r7, #156	@ 0x9c
 8001842:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001844:	6028      	str	r0, [r5, #0]
 8001846:	6069      	str	r1, [r5, #4]
 8001848:	60aa      	str	r2, [r5, #8]
 800184a:	60eb      	str	r3, [r5, #12]
 800184c:	cc03      	ldmia	r4!, {r0, r1}
 800184e:	6128      	str	r0, [r5, #16]
 8001850:	6169      	str	r1, [r5, #20]
 8001852:	8823      	ldrh	r3, [r4, #0]
 8001854:	832b      	strh	r3, [r5, #24]
 8001856:	e01c      	b.n	8001892 <RotateTetrominoe+0x3ba>

	}

	else {

		DrawTetrominoe(newTetrominoe, newTetrominoe.Color);
 8001858:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800185c:	b29b      	uxth	r3, r3
 800185e:	9303      	str	r3, [sp, #12]
 8001860:	466b      	mov	r3, sp
 8001862:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001866:	ca07      	ldmia	r2, {r0, r1, r2}
 8001868:	c303      	stmia	r3!, {r0, r1}
 800186a:	801a      	strh	r2, [r3, #0]
 800186c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001870:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001872:	f000 fafa 	bl	8001e6a <DrawTetrominoe>
		return newTetrominoe;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	461d      	mov	r5, r3
 800187a:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 800187e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001880:	6028      	str	r0, [r5, #0]
 8001882:	6069      	str	r1, [r5, #4]
 8001884:	60aa      	str	r2, [r5, #8]
 8001886:	60eb      	str	r3, [r5, #12]
 8001888:	cc03      	ldmia	r4!, {r0, r1}
 800188a:	6128      	str	r0, [r5, #16]
 800188c:	6169      	str	r1, [r5, #20]
 800188e:	8823      	ldrh	r3, [r4, #0]
 8001890:	832b      	strh	r3, [r5, #24]

	}

}
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	3788      	adds	r7, #136	@ 0x88
 8001896:	46bd      	mov	sp, r7
 8001898:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800189c:	b004      	add	sp, #16
 800189e:	4770      	bx	lr
 80018a0:	08007e48 	.word	0x08007e48

080018a4 <ShiftTetrominoe>:


Tetrominoe ShiftTetrominoe(Tetrominoe oldTetrominoe, Board b, uint8_t dir){
 80018a4:	b084      	sub	sp, #16
 80018a6:	b5b0      	push	{r4, r5, r7, lr}
 80018a8:	b0c0      	sub	sp, #256	@ 0x100
 80018aa:	af2e      	add	r7, sp, #184	@ 0xb8
 80018ac:	6078      	str	r0, [r7, #4]
 80018ae:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 80018b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	DrawTetrominoe(oldTetrominoe, LCD_COLOR_BLACK);
 80018b6:	2300      	movs	r3, #0
 80018b8:	9303      	str	r3, [sp, #12]
 80018ba:	466b      	mov	r3, sp
 80018bc:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80018c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80018c2:	c303      	stmia	r3!, {r0, r1}
 80018c4:	801a      	strh	r2, [r3, #0]
 80018c6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80018ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018cc:	f000 facd 	bl	8001e6a <DrawTetrominoe>

	Tetrominoe newTetrominoe = {0};
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
 80018e0:	615a      	str	r2, [r3, #20]
 80018e2:	831a      	strh	r2, [r3, #24]

	newTetrominoe.Name = oldTetrominoe.Name;
 80018e4:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	733b      	strb	r3, [r7, #12]

	for(int i = 0; i < 4; i++){
 80018ec:	2300      	movs	r3, #0
 80018ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80018f0:	e01d      	b.n	800192e <ShiftTetrominoe+0x8a>
		for(int j = 0; j < 4; j++){
 80018f2:	2300      	movs	r3, #0
 80018f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80018f6:	e014      	b.n	8001922 <ShiftTetrominoe+0x7e>
			newTetrominoe.Structure[i][j] = oldTetrominoe.Structure[i][j];
 80018f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	3358      	adds	r3, #88	@ 0x58
 80018fe:	19da      	adds	r2, r3, r7
 8001900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001902:	4413      	add	r3, r2
 8001904:	3305      	adds	r3, #5
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	b2d9      	uxtb	r1, r3
 800190a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	3348      	adds	r3, #72	@ 0x48
 8001910:	19da      	adds	r2, r3, r7
 8001912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001914:	4413      	add	r3, r2
 8001916:	3b3b      	subs	r3, #59	@ 0x3b
 8001918:	460a      	mov	r2, r1
 800191a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 4; j++){
 800191c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800191e:	3301      	adds	r3, #1
 8001920:	643b      	str	r3, [r7, #64]	@ 0x40
 8001922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001924:	2b03      	cmp	r3, #3
 8001926:	dde7      	ble.n	80018f8 <ShiftTetrominoe+0x54>
	for(int i = 0; i < 4; i++){
 8001928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800192a:	3301      	adds	r3, #1
 800192c:	647b      	str	r3, [r7, #68]	@ 0x44
 800192e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001930:	2b03      	cmp	r3, #3
 8001932:	ddde      	ble.n	80018f2 <ShiftTetrominoe+0x4e>
		}
	}

	newTetrominoe.Color = oldTetrominoe.Color;
 8001934:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001938:	b29b      	uxth	r3, r3
 800193a:	83fb      	strh	r3, [r7, #30]
	newTetrominoe.Width = oldTetrominoe.Width;
 800193c:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001940:	b2db      	uxtb	r3, r3
 8001942:	f887 3020 	strb.w	r3, [r7, #32]
	newTetrominoe.Height = oldTetrominoe.Height;
 8001946:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 800194a:	b2db      	uxtb	r3, r3
 800194c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	newTetrominoe.XPosition = oldTetrominoe.XPosition;
 8001950:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001954:	b25b      	sxtb	r3, r3
 8001956:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	newTetrominoe.YPosition = oldTetrominoe.YPosition;
 800195a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800195e:	b25b      	sxtb	r3, r3
 8001960:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	newTetrominoe.Set = oldTetrominoe.Set;
 8001964:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24


	switch(dir){
 800196e:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8001972:	2b02      	cmp	r3, #2
 8001974:	f000 808f 	beq.w	8001a96 <ShiftTetrominoe+0x1f2>
 8001978:	2b02      	cmp	r3, #2
 800197a:	f300 80da 	bgt.w	8001b32 <ShiftTetrominoe+0x28e>
 800197e:	2b00      	cmp	r3, #0
 8001980:	d002      	beq.n	8001988 <ShiftTetrominoe+0xe4>
 8001982:	2b01      	cmp	r3, #1
 8001984:	d04b      	beq.n	8001a1e <ShiftTetrominoe+0x17a>
 8001986:	e0d4      	b.n	8001b32 <ShiftTetrominoe+0x28e>

	case DOWN:

		if(oldTetrominoe.YPosition > BOARD_L_MAX - oldTetrominoe.Height){
 8001988:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800198c:	b25b      	sxtb	r3, r3
 800198e:	461a      	mov	r2, r3
 8001990:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f1c3 030b 	rsb	r3, r3, #11
 800199a:	429a      	cmp	r2, r3
 800199c:	dd29      	ble.n	80019f2 <ShiftTetrominoe+0x14e>

			int temp = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	63fb      	str	r3, [r7, #60]	@ 0x3c

			for(int k = 0; k < 4; k++){
 80019a2:	2300      	movs	r3, #0
 80019a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019a6:	e013      	b.n	80019d0 <ShiftTetrominoe+0x12c>
				temp += oldTetrominoe.Structure[BOARD_L_MAX - oldTetrominoe.YPosition - X][k];
 80019a8:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	f1c3 030a 	rsb	r3, r3, #10
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	3358      	adds	r3, #88	@ 0x58
 80019b6:	19da      	adds	r2, r3, r7
 80019b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019ba:	4413      	add	r3, r2
 80019bc:	3305      	adds	r3, #5
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	461a      	mov	r2, r3
 80019c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019c6:	4413      	add	r3, r2
 80019c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			for(int k = 0; k < 4; k++){
 80019ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019cc:	3301      	adds	r3, #1
 80019ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019d2:	2b03      	cmp	r3, #3
 80019d4:	dde8      	ble.n	80019a8 <ShiftTetrominoe+0x104>
			}

			if(temp == 0){
 80019d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f040 80a5 	bne.w	8001b28 <ShiftTetrominoe+0x284>
				newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
 80019de:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	3301      	adds	r3, #1
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
		}



		break;
 80019f0:	e09a      	b.n	8001b28 <ShiftTetrominoe+0x284>
		else if(oldTetrominoe.YPosition <= BOARD_L_MAX - oldTetrominoe.Height){
 80019f2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80019f6:	b25b      	sxtb	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	f1c3 030b 	rsb	r3, r3, #11
 8001a04:	429a      	cmp	r2, r3
 8001a06:	f300 808f 	bgt.w	8001b28 <ShiftTetrominoe+0x284>
			newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
 8001a0a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001a0e:	b25b      	sxtb	r3, r3
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	3301      	adds	r3, #1
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		break;
 8001a1c:	e084      	b.n	8001b28 <ShiftTetrominoe+0x284>

	case LEFT:

		if(oldTetrominoe.XPosition == BOARD_W_MIN){
 8001a1e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001a22:	b25b      	sxtb	r3, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d127      	bne.n	8001a78 <ShiftTetrominoe+0x1d4>

			int temp = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	637b      	str	r3, [r7, #52]	@ 0x34

			for(int k = 0; k < 4; k++){
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a30:	e012      	b.n	8001a58 <ShiftTetrominoe+0x1b4>
				temp += oldTetrominoe.Structure[k][oldTetrominoe.XPosition];
 8001a32:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001a36:	b25b      	sxtb	r3, r3
 8001a38:	461a      	mov	r2, r3
 8001a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	3358      	adds	r3, #88	@ 0x58
 8001a40:	443b      	add	r3, r7
 8001a42:	4413      	add	r3, r2
 8001a44:	3305      	adds	r3, #5
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a4e:	4413      	add	r3, r2
 8001a50:	637b      	str	r3, [r7, #52]	@ 0x34
			for(int k = 0; k < 4; k++){
 8001a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a54:	3301      	adds	r3, #1
 8001a56:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a5a:	2b03      	cmp	r3, #3
 8001a5c:	dde9      	ble.n	8001a32 <ShiftTetrominoe+0x18e>
			}

			if(temp == 0){
 8001a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d163      	bne.n	8001b2c <ShiftTetrominoe+0x288>

				newTetrominoe.XPosition = oldTetrominoe.XPosition - X;
 8001a64:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	b25b      	sxtb	r3, r3
 8001a72:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			newTetrominoe.XPosition = oldTetrominoe.XPosition - X;

		}

		break;
 8001a76:	e059      	b.n	8001b2c <ShiftTetrominoe+0x288>
		else if(oldTetrominoe.XPosition > BOARD_W_MIN){
 8001a78:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001a7c:	b25b      	sxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	dd54      	ble.n	8001b2c <ShiftTetrominoe+0x288>
			newTetrominoe.XPosition = oldTetrominoe.XPosition - X;
 8001a82:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001a86:	b25b      	sxtb	r3, r3
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		break;
 8001a94:	e04a      	b.n	8001b2c <ShiftTetrominoe+0x288>

	case RIGHT:

		if(oldTetrominoe.XPosition >= BOARD_W_MAX - oldTetrominoe.Width){
 8001a96:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001a9a:	b25b      	sxtb	r3, r3
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	f1c3 0309 	rsb	r3, r3, #9
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	db28      	blt.n	8001afe <ShiftTetrominoe+0x25a>

			int temp = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62fb      	str	r3, [r7, #44]	@ 0x2c

			for(int k = 0; k < 4; k++){
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ab4:	e013      	b.n	8001ade <ShiftTetrominoe+0x23a>
				temp += oldTetrominoe.Structure[k][BOARD_W_MAX - oldTetrominoe.XPosition];
 8001ab6:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	f1c3 0309 	rsb	r3, r3, #9
 8001ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ac2:	0092      	lsls	r2, r2, #2
 8001ac4:	3258      	adds	r2, #88	@ 0x58
 8001ac6:	443a      	add	r2, r7
 8001ac8:	4413      	add	r3, r2
 8001aca:	3305      	adds	r3, #5
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ad4:	4413      	add	r3, r2
 8001ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for(int k = 0; k < 4; k++){
 8001ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ada:	3301      	adds	r3, #1
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae0:	2b03      	cmp	r3, #3
 8001ae2:	dde8      	ble.n	8001ab6 <ShiftTetrominoe+0x212>
			}

			if(temp == 0){
 8001ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d122      	bne.n	8001b30 <ShiftTetrominoe+0x28c>

				newTetrominoe.XPosition = oldTetrominoe.XPosition + 1;
 8001aea:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	3301      	adds	r3, #1
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	b25b      	sxtb	r3, r3
 8001af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			newTetrominoe.XPosition = oldTetrominoe.XPosition + X;

		}

		break;
 8001afc:	e018      	b.n	8001b30 <ShiftTetrominoe+0x28c>
		else if(oldTetrominoe.XPosition < BOARD_W_MAX - oldTetrominoe.Width){
 8001afe:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	461a      	mov	r2, r3
 8001b06:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	f1c3 0309 	rsb	r3, r3, #9
 8001b10:	429a      	cmp	r2, r3
 8001b12:	da0d      	bge.n	8001b30 <ShiftTetrominoe+0x28c>
			newTetrominoe.XPosition = oldTetrominoe.XPosition + X;
 8001b14:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001b18:	b25b      	sxtb	r3, r3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	b25b      	sxtb	r3, r3
 8001b22:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		break;
 8001b26:	e003      	b.n	8001b30 <ShiftTetrominoe+0x28c>
		break;
 8001b28:	bf00      	nop
 8001b2a:	e002      	b.n	8001b32 <ShiftTetrominoe+0x28e>
		break;
 8001b2c:	bf00      	nop
 8001b2e:	e000      	b.n	8001b32 <ShiftTetrominoe+0x28e>
		break;
 8001b30:	bf00      	nop
		;

	}


	if(CheckOverlap(newTetrominoe, b)){
 8001b32:	a803      	add	r0, sp, #12
 8001b34:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001b38:	22a8      	movs	r2, #168	@ 0xa8
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f006 f932 	bl	8007da4 <memcpy>
 8001b40:	466b      	mov	r3, sp
 8001b42:	f107 021c 	add.w	r2, r7, #28
 8001b46:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b48:	c303      	stmia	r3!, {r0, r1}
 8001b4a:	801a      	strh	r2, [r3, #0]
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b52:	f001 f8eb 	bl	8002d2c <CheckOverlap>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d01d      	beq.n	8001b98 <ShiftTetrominoe+0x2f4>

		DrawTetrominoe(oldTetrominoe, oldTetrominoe.Color);
 8001b5c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	9303      	str	r3, [sp, #12]
 8001b64:	466b      	mov	r3, sp
 8001b66:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8001b6a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b6c:	c303      	stmia	r3!, {r0, r1}
 8001b6e:	801a      	strh	r2, [r3, #0]
 8001b70:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001b74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b76:	f000 f978 	bl	8001e6a <DrawTetrominoe>
		return oldTetrominoe;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	461d      	mov	r5, r3
 8001b7e:	f107 045c 	add.w	r4, r7, #92	@ 0x5c
 8001b82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b84:	6028      	str	r0, [r5, #0]
 8001b86:	6069      	str	r1, [r5, #4]
 8001b88:	60aa      	str	r2, [r5, #8]
 8001b8a:	60eb      	str	r3, [r5, #12]
 8001b8c:	cc03      	ldmia	r4!, {r0, r1}
 8001b8e:	6128      	str	r0, [r5, #16]
 8001b90:	6169      	str	r1, [r5, #20]
 8001b92:	8823      	ldrh	r3, [r4, #0]
 8001b94:	832b      	strh	r3, [r5, #24]
 8001b96:	e01b      	b.n	8001bd0 <ShiftTetrominoe+0x32c>

	}

	else {

		DrawTetrominoe(newTetrominoe, newTetrominoe.Color);
 8001b98:	8bfb      	ldrh	r3, [r7, #30]
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	9303      	str	r3, [sp, #12]
 8001b9e:	466b      	mov	r3, sp
 8001ba0:	f107 021c 	add.w	r2, r7, #28
 8001ba4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ba6:	c303      	stmia	r3!, {r0, r1}
 8001ba8:	801a      	strh	r2, [r3, #0]
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bb0:	f000 f95b 	bl	8001e6a <DrawTetrominoe>
		return newTetrominoe;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	461d      	mov	r5, r3
 8001bb8:	f107 040c 	add.w	r4, r7, #12
 8001bbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bbe:	6028      	str	r0, [r5, #0]
 8001bc0:	6069      	str	r1, [r5, #4]
 8001bc2:	60aa      	str	r2, [r5, #8]
 8001bc4:	60eb      	str	r3, [r5, #12]
 8001bc6:	cc03      	ldmia	r4!, {r0, r1}
 8001bc8:	6128      	str	r0, [r5, #16]
 8001bca:	6169      	str	r1, [r5, #20]
 8001bcc:	8823      	ldrh	r3, [r4, #0]
 8001bce:	832b      	strh	r3, [r5, #24]

	}

}
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	3748      	adds	r7, #72	@ 0x48
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001bda:	b004      	add	sp, #16
 8001bdc:	4770      	bx	lr

08001bde <DrawBoard>:


void DrawBoard(){
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0

	LCD_Clear(0, LCD_COLOR_BLACK);
 8001be4:	2100      	movs	r1, #0
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff f8ac 	bl	8000d44 <LCD_Clear>

	for(uint16_t i = U; i <= BOARD_MARGIN; i++){
 8001bec:	2300      	movs	r3, #0
 8001bee:	80fb      	strh	r3, [r7, #6]
 8001bf0:	e015      	b.n	8001c1e <DrawBoard+0x40>

		LCD_Draw_Vertical_Line(i, MIN_GRID_Y + X, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 8001bf2:	88f8      	ldrh	r0, [r7, #6]
 8001bf4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001bf8:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 8001bfc:	2127      	movs	r1, #39	@ 0x27
 8001bfe:	f7ff f853 	bl	8000ca8 <LCD_Draw_Vertical_Line>
		LCD_Draw_Vertical_Line((LCD_PIXEL_WIDTH - i), MIN_GRID_Y + X, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 8001c02:	88fb      	ldrh	r3, [r7, #6]
 8001c04:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001c08:	b298      	uxth	r0, r3
 8001c0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c0e:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 8001c12:	2127      	movs	r1, #39	@ 0x27
 8001c14:	f7ff f848 	bl	8000ca8 <LCD_Draw_Vertical_Line>
	for(uint16_t i = U; i <= BOARD_MARGIN; i++){
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	80fb      	strh	r3, [r7, #6]
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	2b05      	cmp	r3, #5
 8001c22:	d9e6      	bls.n	8001bf2 <DrawBoard+0x14>

	}


	for(uint16_t i = BOARD_MARGIN + LCD_BLOCK_SIZE + X; i < LCD_PIXEL_WIDTH - BOARD_MARGIN; i += LCD_BLOCK_SIZE + X){
 8001c24:	231c      	movs	r3, #28
 8001c26:	80bb      	strh	r3, [r7, #4]
 8001c28:	e00a      	b.n	8001c40 <DrawBoard+0x62>

		LCD_Draw_Vertical_Line(i, MIN_GRID_Y + X, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 8001c2a:	88b8      	ldrh	r0, [r7, #4]
 8001c2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c30:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 8001c34:	2127      	movs	r1, #39	@ 0x27
 8001c36:	f7ff f837 	bl	8000ca8 <LCD_Draw_Vertical_Line>
	for(uint16_t i = BOARD_MARGIN + LCD_BLOCK_SIZE + X; i < LCD_PIXEL_WIDTH - BOARD_MARGIN; i += LCD_BLOCK_SIZE + X){
 8001c3a:	88bb      	ldrh	r3, [r7, #4]
 8001c3c:	3317      	adds	r3, #23
 8001c3e:	80bb      	strh	r3, [r7, #4]
 8001c40:	88bb      	ldrh	r3, [r7, #4]
 8001c42:	2bea      	cmp	r3, #234	@ 0xea
 8001c44:	d9f1      	bls.n	8001c2a <DrawBoard+0x4c>

	}


	for(uint16_t j = LCD_PIXEL_HEIGHT; j >= LCD_PIXEL_HEIGHT - BOARD_MARGIN; j--){
 8001c46:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001c4a:	807b      	strh	r3, [r7, #2]
 8001c4c:	e009      	b.n	8001c62 <DrawBoard+0x84>

		LCD_Draw_Horizontal_Line(U, j, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 8001c4e:	8879      	ldrh	r1, [r7, #2]
 8001c50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c54:	22f0      	movs	r2, #240	@ 0xf0
 8001c56:	2000      	movs	r0, #0
 8001c58:	f7ff f84d 	bl	8000cf6 <LCD_Draw_Horizontal_Line>
	for(uint16_t j = LCD_PIXEL_HEIGHT; j >= LCD_PIXEL_HEIGHT - BOARD_MARGIN; j--){
 8001c5c:	887b      	ldrh	r3, [r7, #2]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	807b      	strh	r3, [r7, #2]
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	f5b3 7f9d 	cmp.w	r3, #314	@ 0x13a
 8001c68:	d8f1      	bhi.n	8001c4e <DrawBoard+0x70>
//		LCD_Draw_Horizontal_Line(U, j - LCD_PIXEL_HEIGHT + MIN_GRID_Y + X, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);

	}


	for(uint16_t j = MIN_GRID_Y + X; j < LCD_PIXEL_HEIGHT - BOARD_MARGIN; j += LCD_BLOCK_SIZE + X){
 8001c6a:	2327      	movs	r3, #39	@ 0x27
 8001c6c:	803b      	strh	r3, [r7, #0]
 8001c6e:	e009      	b.n	8001c84 <DrawBoard+0xa6>

		LCD_Draw_Horizontal_Line(U, j, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 8001c70:	8839      	ldrh	r1, [r7, #0]
 8001c72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c76:	22f0      	movs	r2, #240	@ 0xf0
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f7ff f83c 	bl	8000cf6 <LCD_Draw_Horizontal_Line>
	for(uint16_t j = MIN_GRID_Y + X; j < LCD_PIXEL_HEIGHT - BOARD_MARGIN; j += LCD_BLOCK_SIZE + X){
 8001c7e:	883b      	ldrh	r3, [r7, #0]
 8001c80:	3317      	adds	r3, #23
 8001c82:	803b      	strh	r3, [r7, #0]
 8001c84:	883b      	ldrh	r3, [r7, #0]
 8001c86:	f5b3 7f9d 	cmp.w	r3, #314	@ 0x13a
 8001c8a:	d9f1      	bls.n	8001c70 <DrawBoard+0x92>

	}


}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <UpdateBoard>:


void UpdateBoard(Board b){
 8001c98:	b084      	sub	sp, #16
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	f107 0c10 	add.w	ip, r7, #16
 8001ca4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	for(int k = 0; k <= BOARD_LENGTH + X; k++){
 8001ca8:	2300      	movs	r3, #0
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	e09e      	b.n	8001dec <UpdateBoard+0x154>
		for(int l = 0; l <= BOARD_WIDTH + X; l++){
 8001cae:	2300      	movs	r3, #0
 8001cb0:	603b      	str	r3, [r7, #0]
 8001cb2:	e094      	b.n	8001dde <UpdateBoard+0x146>

			switch(b.Field[k][l]){
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4413      	add	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	3310      	adds	r3, #16
 8001cc0:	19da      	adds	r2, r3, r7
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f993 3000 	ldrsb.w	r3, [r3]
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	f200 8084 	bhi.w	8001dd8 <UpdateBoard+0x140>
 8001cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8001cd8 <UpdateBoard+0x40>)
 8001cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd6:	bf00      	nop
 8001cd8:	08001dc1 	.word	0x08001dc1
 8001cdc:	08001dd9 	.word	0x08001dd9
 8001ce0:	08001cfd 	.word	0x08001cfd
 8001ce4:	08001d19 	.word	0x08001d19
 8001ce8:	08001d35 	.word	0x08001d35
 8001cec:	08001d51 	.word	0x08001d51
 8001cf0:	08001d6d 	.word	0x08001d6d
 8001cf4:	08001d89 	.word	0x08001d89
 8001cf8:	08001da5 	.word	0x08001da5

			case O:
				DrawBlock(l-1, k-1, LCD_COLOR_YELLOW);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	3b01      	subs	r3, #1
 8001d02:	b298      	uxth	r0, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001d10:	4619      	mov	r1, r3
 8001d12:	f000 f877 	bl	8001e04 <DrawBlock>
				break;
 8001d16:	e05f      	b.n	8001dd8 <UpdateBoard+0x140>

			case I:
				DrawBlock(l-1, k-1, LCD_COLOR_CYAN);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b298      	uxth	r0, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	3b01      	subs	r3, #1
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f000 f869 	bl	8001e04 <DrawBlock>
				break;
 8001d32:	e051      	b.n	8001dd8 <UpdateBoard+0x140>

			case S:
				DrawBlock(l-1, k-1, LCD_COLOR_GREEN);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b298      	uxth	r0, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	3b01      	subs	r3, #1
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f000 f85b 	bl	8001e04 <DrawBlock>
				break;
 8001d4e:	e043      	b.n	8001dd8 <UpdateBoard+0x140>

			case Z:
				DrawBlock(l-1, k-1, LCD_COLOR_RED);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	3b01      	subs	r3, #1
 8001d56:	b298      	uxth	r0, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d64:	4619      	mov	r1, r3
 8001d66:	f000 f84d 	bl	8001e04 <DrawBlock>
				break;
 8001d6a:	e035      	b.n	8001dd8 <UpdateBoard+0x140>

			case J:
				DrawBlock(l-1, k-1, LCD_COLOR_ORANGE);
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	3b01      	subs	r3, #1
 8001d72:	b298      	uxth	r0, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	f64f 3281 	movw	r2, #64385	@ 0xfb81
 8001d80:	4619      	mov	r1, r3
 8001d82:	f000 f83f 	bl	8001e04 <DrawBlock>
				break;
 8001d86:	e027      	b.n	8001dd8 <UpdateBoard+0x140>

			case L:
				DrawBlock(l-1, k-1, LCD_COLOR_MAGENTA);
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	b298      	uxth	r0, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	3b01      	subs	r3, #1
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	f64f 021f 	movw	r2, #63519	@ 0xf81f
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f000 f831 	bl	8001e04 <DrawBlock>
				break;
 8001da2:	e019      	b.n	8001dd8 <UpdateBoard+0x140>

			case T:
				DrawBlock(l-1, k-1, LCD_COLOR_BLUE2);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	3b01      	subs	r3, #1
 8001daa:	b298      	uxth	r0, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	3b01      	subs	r3, #1
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	f240 521f 	movw	r2, #1311	@ 0x51f
 8001db8:	4619      	mov	r1, r3
 8001dba:	f000 f823 	bl	8001e04 <DrawBlock>
				break;
 8001dbe:	e00b      	b.n	8001dd8 <UpdateBoard+0x140>

			case U:
				DrawBlock(l-1, k-1, LCD_COLOR_BLACK);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	b298      	uxth	r0, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f000 f816 	bl	8001e04 <DrawBlock>
		for(int l = 0; l <= BOARD_WIDTH + X; l++){
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	603b      	str	r3, [r7, #0]
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	2b0b      	cmp	r3, #11
 8001de2:	f77f af67 	ble.w	8001cb4 <UpdateBoard+0x1c>
	for(int k = 0; k <= BOARD_LENGTH + X; k++){
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3301      	adds	r3, #1
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b0d      	cmp	r3, #13
 8001df0:	f77f af5d 	ble.w	8001cae <UpdateBoard+0x16>

			}
		}
	}

}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e00:	b004      	add	sp, #16
 8001e02:	4770      	bx	lr

08001e04 <DrawBlock>:


void DrawBlock(uint16_t x, uint16_t y, uint16_t color){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
 8001e0e:	460b      	mov	r3, r1
 8001e10:	80bb      	strh	r3, [r7, #4]
 8001e12:	4613      	mov	r3, r2
 8001e14:	807b      	strh	r3, [r7, #2]

	uint16_t startX = LCD_X_MIN + x*(LCD_BLOCK_SIZE + X);
 8001e16:	88fb      	ldrh	r3, [r7, #6]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	0052      	lsls	r2, r2, #1
 8001e1c:	441a      	add	r2, r3
 8001e1e:	00d2      	lsls	r2, r2, #3
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	3306      	adds	r3, #6
 8001e26:	81bb      	strh	r3, [r7, #12]
	uint16_t endX = startX + LCD_BLOCK_SIZE;
 8001e28:	89bb      	ldrh	r3, [r7, #12]
 8001e2a:	3316      	adds	r3, #22
 8001e2c:	817b      	strh	r3, [r7, #10]

	uint16_t startY = LCD_Y_MIN + y*(LCD_BLOCK_SIZE + X);
 8001e2e:	88bb      	ldrh	r3, [r7, #4]
 8001e30:	461a      	mov	r2, r3
 8001e32:	0052      	lsls	r2, r2, #1
 8001e34:	441a      	add	r2, r3
 8001e36:	00d2      	lsls	r2, r2, #3
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	3328      	adds	r3, #40	@ 0x28
 8001e3e:	813b      	strh	r3, [r7, #8]


	for(uint16_t k = startX; k < endX; k++){
 8001e40:	89bb      	ldrh	r3, [r7, #12]
 8001e42:	81fb      	strh	r3, [r7, #14]
 8001e44:	e008      	b.n	8001e58 <DrawBlock+0x54>

		LCD_Draw_Vertical_Line(k, startY, LCD_BLOCK_SIZE, color);
 8001e46:	887b      	ldrh	r3, [r7, #2]
 8001e48:	8939      	ldrh	r1, [r7, #8]
 8001e4a:	89f8      	ldrh	r0, [r7, #14]
 8001e4c:	2216      	movs	r2, #22
 8001e4e:	f7fe ff2b 	bl	8000ca8 <LCD_Draw_Vertical_Line>
	for(uint16_t k = startX; k < endX; k++){
 8001e52:	89fb      	ldrh	r3, [r7, #14]
 8001e54:	3301      	adds	r3, #1
 8001e56:	81fb      	strh	r3, [r7, #14]
 8001e58:	89fa      	ldrh	r2, [r7, #14]
 8001e5a:	897b      	ldrh	r3, [r7, #10]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d3f2      	bcc.n	8001e46 <DrawBlock+0x42>
	}

}
 8001e60:	bf00      	nop
 8001e62:	bf00      	nop
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <DrawTetrominoe>:


void DrawTetrominoe(Tetrominoe tetrominoe, uint16_t color){
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	f107 0c18 	add.w	ip, r7, #24
 8001e76:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int x = tetrominoe.XPosition;
 8001e7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e7e:	b25b      	sxtb	r3, r3
 8001e80:	607b      	str	r3, [r7, #4]
	int y = tetrominoe.YPosition;
 8001e82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e86:	b25b      	sxtb	r3, r3
 8001e88:	603b      	str	r3, [r7, #0]



	for(int i = 0; i < 4; i++){
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	e026      	b.n	8001ede <DrawTetrominoe+0x74>
		for(int j = 0; j < 4; j++){
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	e01d      	b.n	8001ed2 <DrawTetrominoe+0x68>

			if(tetrominoe.Structure[i][j] == X){
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	3318      	adds	r3, #24
 8001e9c:	19da      	adds	r2, r3, r7
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d10f      	bne.n	8001ecc <DrawTetrominoe+0x62>

				DrawBlock(x + j, y + i, color);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	b29a      	uxth	r2, r3
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	b298      	uxth	r0, r3
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f7ff ff9c 	bl	8001e04 <DrawBlock>
		for(int j = 0; j < 4; j++){
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	2b03      	cmp	r3, #3
 8001ed6:	ddde      	ble.n	8001e96 <DrawTetrominoe+0x2c>
	for(int i = 0; i < 4; i++){
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	3301      	adds	r3, #1
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2b03      	cmp	r3, #3
 8001ee2:	ddd5      	ble.n	8001e90 <DrawTetrominoe+0x26>
			}

		}
	}

}
 8001ee4:	bf00      	nop
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ef0:	b004      	add	sp, #16
 8001ef2:	4770      	bx	lr

08001ef4 <CheckCollision>:


bool CheckCollision(Tetrominoe tetrominoe, Board b){
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	b480      	push	{r7}
 8001ef8:	b085      	sub	sp, #20
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	f107 0c18 	add.w	ip, r7, #24
 8001f00:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = tetrominoe.XPosition;
 8001f04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f08:	71fb      	strb	r3, [r7, #7]
	int8_t y = tetrominoe.YPosition;
 8001f0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f0e:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < 4; i++){
 8001f10:	2300      	movs	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	e034      	b.n	8001f80 <CheckCollision+0x8c>
		for(int j = 0; j < 4; j++){
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	e02b      	b.n	8001f74 <CheckCollision+0x80>

			int8_t below = b.Field[y + i + 2][x + j + 1];
 8001f1c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	1c9a      	adds	r2, r3, #2
 8001f26:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	440b      	add	r3, r1
 8001f2e:	1c59      	adds	r1, r3, #1
 8001f30:	4613      	mov	r3, r2
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	4413      	add	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	3318      	adds	r3, #24
 8001f3a:	443b      	add	r3, r7
 8001f3c:	440b      	add	r3, r1
 8001f3e:	331c      	adds	r3, #28
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	717b      	strb	r3, [r7, #5]

			if(tetrominoe.Structure[i][j] == X && (below != U && below != X)){
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	3318      	adds	r3, #24
 8001f4a:	19da      	adds	r2, r3, r7
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	4413      	add	r3, r2
 8001f50:	3301      	adds	r3, #1
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d109      	bne.n	8001f6e <CheckCollision+0x7a>
 8001f5a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <CheckCollision+0x7a>
 8001f62:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d001      	beq.n	8001f6e <CheckCollision+0x7a>
				return true;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00c      	b.n	8001f88 <CheckCollision+0x94>
		for(int j = 0; j < 4; j++){
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	3301      	adds	r3, #1
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	ddd0      	ble.n	8001f1c <CheckCollision+0x28>
	for(int i = 0; i < 4; i++){
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b03      	cmp	r3, #3
 8001f84:	ddc7      	ble.n	8001f16 <CheckCollision+0x22>
			}

		}
	}

	return false;
 8001f86:	2300      	movs	r3, #0

}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	b004      	add	sp, #16
 8001f94:	4770      	bx	lr
	...

08001f98 <DrawStartScreen>:


void DrawStartScreen(Board b){
 8001f98:	b084      	sub	sp, #16
 8001f9a:	b5b0      	push	{r4, r5, r7, lr}
 8001f9c:	b0d0      	sub	sp, #320	@ 0x140
 8001f9e:	af30      	add	r7, sp, #192	@ 0xc0
 8001fa0:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 8001fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	DrawBoard(b);
 8001fa8:	4668      	mov	r0, sp
 8001faa:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001fae:	2298      	movs	r2, #152	@ 0x98
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f005 fef7 	bl	8007da4 <memcpy>
 8001fb6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001fba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fbc:	f7ff fe0f 	bl	8001bde <DrawBoard>

	Tetrominoe t = {0};
 8001fc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
 8001fd0:	615a      	str	r2, [r3, #20]
 8001fd2:	831a      	strh	r2, [r3, #24]

	t = BuildTetrominoe(L, b);
 8001fd4:	463c      	mov	r4, r7
 8001fd6:	4668      	mov	r0, sp
 8001fd8:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001fdc:	22a0      	movs	r2, #160	@ 0xa0
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f005 fee0 	bl	8007da4 <memcpy>
 8001fe4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001fe8:	cb0c      	ldmia	r3, {r2, r3}
 8001fea:	2107      	movs	r1, #7
 8001fec:	4620      	mov	r0, r4
 8001fee:	f7ff f80f 	bl	8001010 <BuildTetrominoe>
 8001ff2:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8001ff6:	463d      	mov	r5, r7
 8001ff8:	6828      	ldr	r0, [r5, #0]
 8001ffa:	6869      	ldr	r1, [r5, #4]
 8001ffc:	68aa      	ldr	r2, [r5, #8]
 8001ffe:	68eb      	ldr	r3, [r5, #12]
 8002000:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002002:	6928      	ldr	r0, [r5, #16]
 8002004:	6969      	ldr	r1, [r5, #20]
 8002006:	c403      	stmia	r4!, {r0, r1}
 8002008:	8b2b      	ldrh	r3, [r5, #24]
 800200a:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 800200c:	2064      	movs	r0, #100	@ 0x64
 800200e:	f002 faeb 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 3; i++){
 8002012:	2300      	movs	r3, #0
 8002014:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002016:	e026      	b.n	8002066 <DrawStartScreen+0xce>
		t = RotateTetrominoe(t, b);
 8002018:	463d      	mov	r5, r7
 800201a:	ab04      	add	r3, sp, #16
 800201c:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002020:	22a8      	movs	r2, #168	@ 0xa8
 8002022:	4618      	mov	r0, r3
 8002024:	f005 febe 	bl	8007da4 <memcpy>
 8002028:	466c      	mov	r4, sp
 800202a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800202e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002030:	c407      	stmia	r4!, {r0, r1, r2}
 8002032:	8023      	strh	r3, [r4, #0]
 8002034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002038:	cb0e      	ldmia	r3, {r1, r2, r3}
 800203a:	4628      	mov	r0, r5
 800203c:	f7ff fa4c 	bl	80014d8 <RotateTetrominoe>
 8002040:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002044:	463d      	mov	r5, r7
 8002046:	6828      	ldr	r0, [r5, #0]
 8002048:	6869      	ldr	r1, [r5, #4]
 800204a:	68aa      	ldr	r2, [r5, #8]
 800204c:	68eb      	ldr	r3, [r5, #12]
 800204e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002050:	6928      	ldr	r0, [r5, #16]
 8002052:	6969      	ldr	r1, [r5, #20]
 8002054:	c403      	stmia	r4!, {r0, r1}
 8002056:	8b2b      	ldrh	r3, [r5, #24]
 8002058:	8023      	strh	r3, [r4, #0]
		HAL_Delay(100);
 800205a:	2064      	movs	r0, #100	@ 0x64
 800205c:	f002 fac4 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 3; i++){
 8002060:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002062:	3301      	adds	r3, #1
 8002064:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002066:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002068:	2b02      	cmp	r3, #2
 800206a:	ddd5      	ble.n	8002018 <DrawStartScreen+0x80>
	}

	for(int i = 0; i < 5; i++){
 800206c:	2300      	movs	r3, #0
 800206e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002070:	e04b      	b.n	800210a <DrawStartScreen+0x172>
		t = ShiftTetrominoe(t, b, LEFT);
 8002072:	463d      	mov	r5, r7
 8002074:	2301      	movs	r3, #1
 8002076:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002078:	ab04      	add	r3, sp, #16
 800207a:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800207e:	22a8      	movs	r2, #168	@ 0xa8
 8002080:	4618      	mov	r0, r3
 8002082:	f005 fe8f 	bl	8007da4 <memcpy>
 8002086:	466c      	mov	r4, sp
 8002088:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800208c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800208e:	c407      	stmia	r4!, {r0, r1, r2}
 8002090:	8023      	strh	r3, [r4, #0]
 8002092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002096:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002098:	4628      	mov	r0, r5
 800209a:	f7ff fc03 	bl	80018a4 <ShiftTetrominoe>
 800209e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80020a2:	463d      	mov	r5, r7
 80020a4:	6828      	ldr	r0, [r5, #0]
 80020a6:	6869      	ldr	r1, [r5, #4]
 80020a8:	68aa      	ldr	r2, [r5, #8]
 80020aa:	68eb      	ldr	r3, [r5, #12]
 80020ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020ae:	6928      	ldr	r0, [r5, #16]
 80020b0:	6969      	ldr	r1, [r5, #20]
 80020b2:	c403      	stmia	r4!, {r0, r1}
 80020b4:	8b2b      	ldrh	r3, [r5, #24]
 80020b6:	8023      	strh	r3, [r4, #0]
		t = ShiftTetrominoe(t, b, DOWN);
 80020b8:	463d      	mov	r5, r7
 80020ba:	2300      	movs	r3, #0
 80020bc:	932e      	str	r3, [sp, #184]	@ 0xb8
 80020be:	ab04      	add	r3, sp, #16
 80020c0:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80020c4:	22a8      	movs	r2, #168	@ 0xa8
 80020c6:	4618      	mov	r0, r3
 80020c8:	f005 fe6c 	bl	8007da4 <memcpy>
 80020cc:	466c      	mov	r4, sp
 80020ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80020d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020d4:	c407      	stmia	r4!, {r0, r1, r2}
 80020d6:	8023      	strh	r3, [r4, #0]
 80020d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020de:	4628      	mov	r0, r5
 80020e0:	f7ff fbe0 	bl	80018a4 <ShiftTetrominoe>
 80020e4:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80020e8:	463d      	mov	r5, r7
 80020ea:	6828      	ldr	r0, [r5, #0]
 80020ec:	6869      	ldr	r1, [r5, #4]
 80020ee:	68aa      	ldr	r2, [r5, #8]
 80020f0:	68eb      	ldr	r3, [r5, #12]
 80020f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020f4:	6928      	ldr	r0, [r5, #16]
 80020f6:	6969      	ldr	r1, [r5, #20]
 80020f8:	c403      	stmia	r4!, {r0, r1}
 80020fa:	8b2b      	ldrh	r3, [r5, #24]
 80020fc:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 80020fe:	2064      	movs	r0, #100	@ 0x64
 8002100:	f002 fa72 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 5; i++){
 8002104:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002106:	3301      	adds	r3, #1
 8002108:	67bb      	str	r3, [r7, #120]	@ 0x78
 800210a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800210c:	2b04      	cmp	r3, #4
 800210e:	ddb0      	ble.n	8002072 <DrawStartScreen+0xda>
	}

	for(int i = 0; i < 4; i++){
 8002110:	2300      	movs	r3, #0
 8002112:	677b      	str	r3, [r7, #116]	@ 0x74
 8002114:	e028      	b.n	8002168 <DrawStartScreen+0x1d0>
		t = ShiftTetrominoe(t, b, DOWN);
 8002116:	463d      	mov	r5, r7
 8002118:	2300      	movs	r3, #0
 800211a:	932e      	str	r3, [sp, #184]	@ 0xb8
 800211c:	ab04      	add	r3, sp, #16
 800211e:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002122:	22a8      	movs	r2, #168	@ 0xa8
 8002124:	4618      	mov	r0, r3
 8002126:	f005 fe3d 	bl	8007da4 <memcpy>
 800212a:	466c      	mov	r4, sp
 800212c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002132:	c407      	stmia	r4!, {r0, r1, r2}
 8002134:	8023      	strh	r3, [r4, #0]
 8002136:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800213a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800213c:	4628      	mov	r0, r5
 800213e:	f7ff fbb1 	bl	80018a4 <ShiftTetrominoe>
 8002142:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002146:	463d      	mov	r5, r7
 8002148:	6828      	ldr	r0, [r5, #0]
 800214a:	6869      	ldr	r1, [r5, #4]
 800214c:	68aa      	ldr	r2, [r5, #8]
 800214e:	68eb      	ldr	r3, [r5, #12]
 8002150:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002152:	6928      	ldr	r0, [r5, #16]
 8002154:	6969      	ldr	r1, [r5, #20]
 8002156:	c403      	stmia	r4!, {r0, r1}
 8002158:	8b2b      	ldrh	r3, [r5, #24]
 800215a:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 800215c:	2064      	movs	r0, #100	@ 0x64
 800215e:	f002 fa43 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 4; i++){
 8002162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002164:	3301      	adds	r3, #1
 8002166:	677b      	str	r3, [r7, #116]	@ 0x74
 8002168:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800216a:	2b03      	cmp	r3, #3
 800216c:	ddd3      	ble.n	8002116 <DrawStartScreen+0x17e>
	}

	t = BuildTetrominoe(I, b);
 800216e:	463c      	mov	r4, r7
 8002170:	4668      	mov	r0, sp
 8002172:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002176:	22a0      	movs	r2, #160	@ 0xa0
 8002178:	4619      	mov	r1, r3
 800217a:	f005 fe13 	bl	8007da4 <memcpy>
 800217e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8002182:	cb0c      	ldmia	r3, {r2, r3}
 8002184:	2103      	movs	r1, #3
 8002186:	4620      	mov	r0, r4
 8002188:	f7fe ff42 	bl	8001010 <BuildTetrominoe>
 800218c:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002190:	463d      	mov	r5, r7
 8002192:	6828      	ldr	r0, [r5, #0]
 8002194:	6869      	ldr	r1, [r5, #4]
 8002196:	68aa      	ldr	r2, [r5, #8]
 8002198:	68eb      	ldr	r3, [r5, #12]
 800219a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800219c:	6928      	ldr	r0, [r5, #16]
 800219e:	6969      	ldr	r1, [r5, #20]
 80021a0:	c403      	stmia	r4!, {r0, r1}
 80021a2:	8b2b      	ldrh	r3, [r5, #24]
 80021a4:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80021a6:	2064      	movs	r0, #100	@ 0x64
 80021a8:	f002 fa1e 	bl	80045e8 <HAL_Delay>

	t = RotateTetrominoe(t, b);
 80021ac:	463d      	mov	r5, r7
 80021ae:	ab04      	add	r3, sp, #16
 80021b0:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80021b4:	22a8      	movs	r2, #168	@ 0xa8
 80021b6:	4618      	mov	r0, r3
 80021b8:	f005 fdf4 	bl	8007da4 <memcpy>
 80021bc:	466c      	mov	r4, sp
 80021be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021c4:	c407      	stmia	r4!, {r0, r1, r2}
 80021c6:	8023      	strh	r3, [r4, #0]
 80021c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021ce:	4628      	mov	r0, r5
 80021d0:	f7ff f982 	bl	80014d8 <RotateTetrominoe>
 80021d4:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80021d8:	463d      	mov	r5, r7
 80021da:	6828      	ldr	r0, [r5, #0]
 80021dc:	6869      	ldr	r1, [r5, #4]
 80021de:	68aa      	ldr	r2, [r5, #8]
 80021e0:	68eb      	ldr	r3, [r5, #12]
 80021e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021e4:	6928      	ldr	r0, [r5, #16]
 80021e6:	6969      	ldr	r1, [r5, #20]
 80021e8:	c403      	stmia	r4!, {r0, r1}
 80021ea:	8b2b      	ldrh	r3, [r5, #24]
 80021ec:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80021ee:	2064      	movs	r0, #100	@ 0x64
 80021f0:	f002 f9fa 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 5; i++){
 80021f4:	2300      	movs	r3, #0
 80021f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80021f8:	e04b      	b.n	8002292 <DrawStartScreen+0x2fa>
		t = ShiftTetrominoe(t, b, RIGHT);
 80021fa:	463d      	mov	r5, r7
 80021fc:	2302      	movs	r3, #2
 80021fe:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002200:	ab04      	add	r3, sp, #16
 8002202:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002206:	22a8      	movs	r2, #168	@ 0xa8
 8002208:	4618      	mov	r0, r3
 800220a:	f005 fdcb 	bl	8007da4 <memcpy>
 800220e:	466c      	mov	r4, sp
 8002210:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002214:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002216:	c407      	stmia	r4!, {r0, r1, r2}
 8002218:	8023      	strh	r3, [r4, #0]
 800221a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800221e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002220:	4628      	mov	r0, r5
 8002222:	f7ff fb3f 	bl	80018a4 <ShiftTetrominoe>
 8002226:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800222a:	463d      	mov	r5, r7
 800222c:	6828      	ldr	r0, [r5, #0]
 800222e:	6869      	ldr	r1, [r5, #4]
 8002230:	68aa      	ldr	r2, [r5, #8]
 8002232:	68eb      	ldr	r3, [r5, #12]
 8002234:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002236:	6928      	ldr	r0, [r5, #16]
 8002238:	6969      	ldr	r1, [r5, #20]
 800223a:	c403      	stmia	r4!, {r0, r1}
 800223c:	8b2b      	ldrh	r3, [r5, #24]
 800223e:	8023      	strh	r3, [r4, #0]
		t = ShiftTetrominoe(t, b, DOWN);
 8002240:	463d      	mov	r5, r7
 8002242:	2300      	movs	r3, #0
 8002244:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002246:	ab04      	add	r3, sp, #16
 8002248:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800224c:	22a8      	movs	r2, #168	@ 0xa8
 800224e:	4618      	mov	r0, r3
 8002250:	f005 fda8 	bl	8007da4 <memcpy>
 8002254:	466c      	mov	r4, sp
 8002256:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800225a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800225c:	c407      	stmia	r4!, {r0, r1, r2}
 800225e:	8023      	strh	r3, [r4, #0]
 8002260:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002264:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002266:	4628      	mov	r0, r5
 8002268:	f7ff fb1c 	bl	80018a4 <ShiftTetrominoe>
 800226c:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002270:	463d      	mov	r5, r7
 8002272:	6828      	ldr	r0, [r5, #0]
 8002274:	6869      	ldr	r1, [r5, #4]
 8002276:	68aa      	ldr	r2, [r5, #8]
 8002278:	68eb      	ldr	r3, [r5, #12]
 800227a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800227c:	6928      	ldr	r0, [r5, #16]
 800227e:	6969      	ldr	r1, [r5, #20]
 8002280:	c403      	stmia	r4!, {r0, r1}
 8002282:	8b2b      	ldrh	r3, [r5, #24]
 8002284:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 8002286:	2064      	movs	r0, #100	@ 0x64
 8002288:	f002 f9ae 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 5; i++){
 800228c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800228e:	3301      	adds	r3, #1
 8002290:	673b      	str	r3, [r7, #112]	@ 0x70
 8002292:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002294:	2b04      	cmp	r3, #4
 8002296:	ddb0      	ble.n	80021fa <DrawStartScreen+0x262>
	}

	for(int i = 0; i < 3; i++){
 8002298:	2300      	movs	r3, #0
 800229a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800229c:	e028      	b.n	80022f0 <DrawStartScreen+0x358>
		t = ShiftTetrominoe(t, b, DOWN);
 800229e:	463d      	mov	r5, r7
 80022a0:	2300      	movs	r3, #0
 80022a2:	932e      	str	r3, [sp, #184]	@ 0xb8
 80022a4:	ab04      	add	r3, sp, #16
 80022a6:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80022aa:	22a8      	movs	r2, #168	@ 0xa8
 80022ac:	4618      	mov	r0, r3
 80022ae:	f005 fd79 	bl	8007da4 <memcpy>
 80022b2:	466c      	mov	r4, sp
 80022b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80022b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022ba:	c407      	stmia	r4!, {r0, r1, r2}
 80022bc:	8023      	strh	r3, [r4, #0]
 80022be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c4:	4628      	mov	r0, r5
 80022c6:	f7ff faed 	bl	80018a4 <ShiftTetrominoe>
 80022ca:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80022ce:	463d      	mov	r5, r7
 80022d0:	6828      	ldr	r0, [r5, #0]
 80022d2:	6869      	ldr	r1, [r5, #4]
 80022d4:	68aa      	ldr	r2, [r5, #8]
 80022d6:	68eb      	ldr	r3, [r5, #12]
 80022d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022da:	6928      	ldr	r0, [r5, #16]
 80022dc:	6969      	ldr	r1, [r5, #20]
 80022de:	c403      	stmia	r4!, {r0, r1}
 80022e0:	8b2b      	ldrh	r3, [r5, #24]
 80022e2:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 80022e4:	2064      	movs	r0, #100	@ 0x64
 80022e6:	f002 f97f 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 3; i++){
 80022ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022ec:	3301      	adds	r3, #1
 80022ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80022f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	ddd3      	ble.n	800229e <DrawStartScreen+0x306>
	}

	t = BuildTetrominoe(Z, b);
 80022f6:	463c      	mov	r4, r7
 80022f8:	4668      	mov	r0, sp
 80022fa:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80022fe:	22a0      	movs	r2, #160	@ 0xa0
 8002300:	4619      	mov	r1, r3
 8002302:	f005 fd4f 	bl	8007da4 <memcpy>
 8002306:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800230a:	cb0c      	ldmia	r3, {r2, r3}
 800230c:	2105      	movs	r1, #5
 800230e:	4620      	mov	r0, r4
 8002310:	f7fe fe7e 	bl	8001010 <BuildTetrominoe>
 8002314:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002318:	463d      	mov	r5, r7
 800231a:	6828      	ldr	r0, [r5, #0]
 800231c:	6869      	ldr	r1, [r5, #4]
 800231e:	68aa      	ldr	r2, [r5, #8]
 8002320:	68eb      	ldr	r3, [r5, #12]
 8002322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002324:	6928      	ldr	r0, [r5, #16]
 8002326:	6969      	ldr	r1, [r5, #20]
 8002328:	c403      	stmia	r4!, {r0, r1}
 800232a:	8b2b      	ldrh	r3, [r5, #24]
 800232c:	8023      	strh	r3, [r4, #0]

	for(int i = 0; i < 3; i++){
 800232e:	2300      	movs	r3, #0
 8002330:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002332:	e04b      	b.n	80023cc <DrawStartScreen+0x434>
		t = ShiftTetrominoe(t, b, DOWN);
 8002334:	463d      	mov	r5, r7
 8002336:	2300      	movs	r3, #0
 8002338:	932e      	str	r3, [sp, #184]	@ 0xb8
 800233a:	ab04      	add	r3, sp, #16
 800233c:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002340:	22a8      	movs	r2, #168	@ 0xa8
 8002342:	4618      	mov	r0, r3
 8002344:	f005 fd2e 	bl	8007da4 <memcpy>
 8002348:	466c      	mov	r4, sp
 800234a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800234e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002350:	c407      	stmia	r4!, {r0, r1, r2}
 8002352:	8023      	strh	r3, [r4, #0]
 8002354:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002358:	cb0e      	ldmia	r3, {r1, r2, r3}
 800235a:	4628      	mov	r0, r5
 800235c:	f7ff faa2 	bl	80018a4 <ShiftTetrominoe>
 8002360:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002364:	463d      	mov	r5, r7
 8002366:	6828      	ldr	r0, [r5, #0]
 8002368:	6869      	ldr	r1, [r5, #4]
 800236a:	68aa      	ldr	r2, [r5, #8]
 800236c:	68eb      	ldr	r3, [r5, #12]
 800236e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002370:	6928      	ldr	r0, [r5, #16]
 8002372:	6969      	ldr	r1, [r5, #20]
 8002374:	c403      	stmia	r4!, {r0, r1}
 8002376:	8b2b      	ldrh	r3, [r5, #24]
 8002378:	8023      	strh	r3, [r4, #0]
		t = ShiftTetrominoe(t, b, LEFT);
 800237a:	463d      	mov	r5, r7
 800237c:	2301      	movs	r3, #1
 800237e:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002380:	ab04      	add	r3, sp, #16
 8002382:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002386:	22a8      	movs	r2, #168	@ 0xa8
 8002388:	4618      	mov	r0, r3
 800238a:	f005 fd0b 	bl	8007da4 <memcpy>
 800238e:	466c      	mov	r4, sp
 8002390:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002394:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002396:	c407      	stmia	r4!, {r0, r1, r2}
 8002398:	8023      	strh	r3, [r4, #0]
 800239a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800239e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023a0:	4628      	mov	r0, r5
 80023a2:	f7ff fa7f 	bl	80018a4 <ShiftTetrominoe>
 80023a6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80023aa:	463d      	mov	r5, r7
 80023ac:	6828      	ldr	r0, [r5, #0]
 80023ae:	6869      	ldr	r1, [r5, #4]
 80023b0:	68aa      	ldr	r2, [r5, #8]
 80023b2:	68eb      	ldr	r3, [r5, #12]
 80023b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b6:	6928      	ldr	r0, [r5, #16]
 80023b8:	6969      	ldr	r1, [r5, #20]
 80023ba:	c403      	stmia	r4!, {r0, r1}
 80023bc:	8b2b      	ldrh	r3, [r5, #24]
 80023be:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 80023c0:	2064      	movs	r0, #100	@ 0x64
 80023c2:	f002 f911 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 3; i++){
 80023c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023c8:	3301      	adds	r3, #1
 80023ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	ddb0      	ble.n	8002334 <DrawStartScreen+0x39c>
	}

	for(int i = 0; i < 7; i++){
 80023d2:	2300      	movs	r3, #0
 80023d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80023d6:	e028      	b.n	800242a <DrawStartScreen+0x492>
		t = ShiftTetrominoe(t, b, DOWN);
 80023d8:	463d      	mov	r5, r7
 80023da:	2300      	movs	r3, #0
 80023dc:	932e      	str	r3, [sp, #184]	@ 0xb8
 80023de:	ab04      	add	r3, sp, #16
 80023e0:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80023e4:	22a8      	movs	r2, #168	@ 0xa8
 80023e6:	4618      	mov	r0, r3
 80023e8:	f005 fcdc 	bl	8007da4 <memcpy>
 80023ec:	466c      	mov	r4, sp
 80023ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80023f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023f4:	c407      	stmia	r4!, {r0, r1, r2}
 80023f6:	8023      	strh	r3, [r4, #0]
 80023f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023fe:	4628      	mov	r0, r5
 8002400:	f7ff fa50 	bl	80018a4 <ShiftTetrominoe>
 8002404:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002408:	463d      	mov	r5, r7
 800240a:	6828      	ldr	r0, [r5, #0]
 800240c:	6869      	ldr	r1, [r5, #4]
 800240e:	68aa      	ldr	r2, [r5, #8]
 8002410:	68eb      	ldr	r3, [r5, #12]
 8002412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002414:	6928      	ldr	r0, [r5, #16]
 8002416:	6969      	ldr	r1, [r5, #20]
 8002418:	c403      	stmia	r4!, {r0, r1}
 800241a:	8b2b      	ldrh	r3, [r5, #24]
 800241c:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 800241e:	2064      	movs	r0, #100	@ 0x64
 8002420:	f002 f8e2 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 7; i++){
 8002424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002426:	3301      	adds	r3, #1
 8002428:	667b      	str	r3, [r7, #100]	@ 0x64
 800242a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800242c:	2b06      	cmp	r3, #6
 800242e:	ddd3      	ble.n	80023d8 <DrawStartScreen+0x440>
	}

	t = BuildTetrominoe(J, b);
 8002430:	463c      	mov	r4, r7
 8002432:	4668      	mov	r0, sp
 8002434:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002438:	22a0      	movs	r2, #160	@ 0xa0
 800243a:	4619      	mov	r1, r3
 800243c:	f005 fcb2 	bl	8007da4 <memcpy>
 8002440:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8002444:	cb0c      	ldmia	r3, {r2, r3}
 8002446:	2106      	movs	r1, #6
 8002448:	4620      	mov	r0, r4
 800244a:	f7fe fde1 	bl	8001010 <BuildTetrominoe>
 800244e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002452:	463d      	mov	r5, r7
 8002454:	6828      	ldr	r0, [r5, #0]
 8002456:	6869      	ldr	r1, [r5, #4]
 8002458:	68aa      	ldr	r2, [r5, #8]
 800245a:	68eb      	ldr	r3, [r5, #12]
 800245c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800245e:	6928      	ldr	r0, [r5, #16]
 8002460:	6969      	ldr	r1, [r5, #20]
 8002462:	c403      	stmia	r4!, {r0, r1}
 8002464:	8b2b      	ldrh	r3, [r5, #24]
 8002466:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 8002468:	2064      	movs	r0, #100	@ 0x64
 800246a:	f002 f8bd 	bl	80045e8 <HAL_Delay>

	t = RotateTetrominoe(t, b);
 800246e:	463d      	mov	r5, r7
 8002470:	ab04      	add	r3, sp, #16
 8002472:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002476:	22a8      	movs	r2, #168	@ 0xa8
 8002478:	4618      	mov	r0, r3
 800247a:	f005 fc93 	bl	8007da4 <memcpy>
 800247e:	466c      	mov	r4, sp
 8002480:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002484:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002486:	c407      	stmia	r4!, {r0, r1, r2}
 8002488:	8023      	strh	r3, [r4, #0]
 800248a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800248e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002490:	4628      	mov	r0, r5
 8002492:	f7ff f821 	bl	80014d8 <RotateTetrominoe>
 8002496:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800249a:	463d      	mov	r5, r7
 800249c:	6828      	ldr	r0, [r5, #0]
 800249e:	6869      	ldr	r1, [r5, #4]
 80024a0:	68aa      	ldr	r2, [r5, #8]
 80024a2:	68eb      	ldr	r3, [r5, #12]
 80024a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024a6:	6928      	ldr	r0, [r5, #16]
 80024a8:	6969      	ldr	r1, [r5, #20]
 80024aa:	c403      	stmia	r4!, {r0, r1}
 80024ac:	8b2b      	ldrh	r3, [r5, #24]
 80024ae:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80024b0:	2064      	movs	r0, #100	@ 0x64
 80024b2:	f002 f899 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 2; i++){
 80024b6:	2300      	movs	r3, #0
 80024b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80024ba:	e04b      	b.n	8002554 <DrawStartScreen+0x5bc>
		t = ShiftTetrominoe(t, b, DOWN);
 80024bc:	463d      	mov	r5, r7
 80024be:	2300      	movs	r3, #0
 80024c0:	932e      	str	r3, [sp, #184]	@ 0xb8
 80024c2:	ab04      	add	r3, sp, #16
 80024c4:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80024c8:	22a8      	movs	r2, #168	@ 0xa8
 80024ca:	4618      	mov	r0, r3
 80024cc:	f005 fc6a 	bl	8007da4 <memcpy>
 80024d0:	466c      	mov	r4, sp
 80024d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024d8:	c407      	stmia	r4!, {r0, r1, r2}
 80024da:	8023      	strh	r3, [r4, #0]
 80024dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024e2:	4628      	mov	r0, r5
 80024e4:	f7ff f9de 	bl	80018a4 <ShiftTetrominoe>
 80024e8:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80024ec:	463d      	mov	r5, r7
 80024ee:	6828      	ldr	r0, [r5, #0]
 80024f0:	6869      	ldr	r1, [r5, #4]
 80024f2:	68aa      	ldr	r2, [r5, #8]
 80024f4:	68eb      	ldr	r3, [r5, #12]
 80024f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024f8:	6928      	ldr	r0, [r5, #16]
 80024fa:	6969      	ldr	r1, [r5, #20]
 80024fc:	c403      	stmia	r4!, {r0, r1}
 80024fe:	8b2b      	ldrh	r3, [r5, #24]
 8002500:	8023      	strh	r3, [r4, #0]
		t = ShiftTetrominoe(t, b, RIGHT);
 8002502:	463d      	mov	r5, r7
 8002504:	2302      	movs	r3, #2
 8002506:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002508:	ab04      	add	r3, sp, #16
 800250a:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800250e:	22a8      	movs	r2, #168	@ 0xa8
 8002510:	4618      	mov	r0, r3
 8002512:	f005 fc47 	bl	8007da4 <memcpy>
 8002516:	466c      	mov	r4, sp
 8002518:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800251c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800251e:	c407      	stmia	r4!, {r0, r1, r2}
 8002520:	8023      	strh	r3, [r4, #0]
 8002522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002526:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002528:	4628      	mov	r0, r5
 800252a:	f7ff f9bb 	bl	80018a4 <ShiftTetrominoe>
 800252e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002532:	463d      	mov	r5, r7
 8002534:	6828      	ldr	r0, [r5, #0]
 8002536:	6869      	ldr	r1, [r5, #4]
 8002538:	68aa      	ldr	r2, [r5, #8]
 800253a:	68eb      	ldr	r3, [r5, #12]
 800253c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800253e:	6928      	ldr	r0, [r5, #16]
 8002540:	6969      	ldr	r1, [r5, #20]
 8002542:	c403      	stmia	r4!, {r0, r1}
 8002544:	8b2b      	ldrh	r3, [r5, #24]
 8002546:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 8002548:	2064      	movs	r0, #100	@ 0x64
 800254a:	f002 f84d 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 2; i++){
 800254e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002550:	3301      	adds	r3, #1
 8002552:	663b      	str	r3, [r7, #96]	@ 0x60
 8002554:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002556:	2b01      	cmp	r3, #1
 8002558:	ddb0      	ble.n	80024bc <DrawStartScreen+0x524>
	}

	for(int i = 0; i < 7; i++){
 800255a:	2300      	movs	r3, #0
 800255c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800255e:	e028      	b.n	80025b2 <DrawStartScreen+0x61a>
		t = ShiftTetrominoe(t, b, DOWN);
 8002560:	463d      	mov	r5, r7
 8002562:	2300      	movs	r3, #0
 8002564:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002566:	ab04      	add	r3, sp, #16
 8002568:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800256c:	22a8      	movs	r2, #168	@ 0xa8
 800256e:	4618      	mov	r0, r3
 8002570:	f005 fc18 	bl	8007da4 <memcpy>
 8002574:	466c      	mov	r4, sp
 8002576:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800257a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800257c:	c407      	stmia	r4!, {r0, r1, r2}
 800257e:	8023      	strh	r3, [r4, #0]
 8002580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002584:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002586:	4628      	mov	r0, r5
 8002588:	f7ff f98c 	bl	80018a4 <ShiftTetrominoe>
 800258c:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002590:	463d      	mov	r5, r7
 8002592:	6828      	ldr	r0, [r5, #0]
 8002594:	6869      	ldr	r1, [r5, #4]
 8002596:	68aa      	ldr	r2, [r5, #8]
 8002598:	68eb      	ldr	r3, [r5, #12]
 800259a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800259c:	6928      	ldr	r0, [r5, #16]
 800259e:	6969      	ldr	r1, [r5, #20]
 80025a0:	c403      	stmia	r4!, {r0, r1}
 80025a2:	8b2b      	ldrh	r3, [r5, #24]
 80025a4:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 80025a6:	2064      	movs	r0, #100	@ 0x64
 80025a8:	f002 f81e 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 7; i++){
 80025ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025ae:	3301      	adds	r3, #1
 80025b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025b4:	2b06      	cmp	r3, #6
 80025b6:	ddd3      	ble.n	8002560 <DrawStartScreen+0x5c8>
	}

	t = BuildTetrominoe(S, b);
 80025b8:	463c      	mov	r4, r7
 80025ba:	4668      	mov	r0, sp
 80025bc:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80025c0:	22a0      	movs	r2, #160	@ 0xa0
 80025c2:	4619      	mov	r1, r3
 80025c4:	f005 fbee 	bl	8007da4 <memcpy>
 80025c8:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80025cc:	cb0c      	ldmia	r3, {r2, r3}
 80025ce:	2104      	movs	r1, #4
 80025d0:	4620      	mov	r0, r4
 80025d2:	f7fe fd1d 	bl	8001010 <BuildTetrominoe>
 80025d6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80025da:	463d      	mov	r5, r7
 80025dc:	6828      	ldr	r0, [r5, #0]
 80025de:	6869      	ldr	r1, [r5, #4]
 80025e0:	68aa      	ldr	r2, [r5, #8]
 80025e2:	68eb      	ldr	r3, [r5, #12]
 80025e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025e6:	6928      	ldr	r0, [r5, #16]
 80025e8:	6969      	ldr	r1, [r5, #20]
 80025ea:	c403      	stmia	r4!, {r0, r1}
 80025ec:	8b2b      	ldrh	r3, [r5, #24]
 80025ee:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80025f0:	2064      	movs	r0, #100	@ 0x64
 80025f2:	f001 fff9 	bl	80045e8 <HAL_Delay>

	t = ShiftTetrominoe(t, b, LEFT);
 80025f6:	463d      	mov	r5, r7
 80025f8:	2301      	movs	r3, #1
 80025fa:	932e      	str	r3, [sp, #184]	@ 0xb8
 80025fc:	ab04      	add	r3, sp, #16
 80025fe:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002602:	22a8      	movs	r2, #168	@ 0xa8
 8002604:	4618      	mov	r0, r3
 8002606:	f005 fbcd 	bl	8007da4 <memcpy>
 800260a:	466c      	mov	r4, sp
 800260c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002610:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002612:	c407      	stmia	r4!, {r0, r1, r2}
 8002614:	8023      	strh	r3, [r4, #0]
 8002616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800261a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800261c:	4628      	mov	r0, r5
 800261e:	f7ff f941 	bl	80018a4 <ShiftTetrominoe>
 8002622:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002626:	463d      	mov	r5, r7
 8002628:	6828      	ldr	r0, [r5, #0]
 800262a:	6869      	ldr	r1, [r5, #4]
 800262c:	68aa      	ldr	r2, [r5, #8]
 800262e:	68eb      	ldr	r3, [r5, #12]
 8002630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002632:	6928      	ldr	r0, [r5, #16]
 8002634:	6969      	ldr	r1, [r5, #20]
 8002636:	c403      	stmia	r4!, {r0, r1}
 8002638:	8b2b      	ldrh	r3, [r5, #24]
 800263a:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 800263c:	2064      	movs	r0, #100	@ 0x64
 800263e:	f001 ffd3 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 3; i++){
 8002642:	2300      	movs	r3, #0
 8002644:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002646:	e049      	b.n	80026dc <DrawStartScreen+0x744>
		t = ShiftTetrominoe(t, b, DOWN);
 8002648:	463d      	mov	r5, r7
 800264a:	2300      	movs	r3, #0
 800264c:	932e      	str	r3, [sp, #184]	@ 0xb8
 800264e:	ab04      	add	r3, sp, #16
 8002650:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002654:	22a8      	movs	r2, #168	@ 0xa8
 8002656:	4618      	mov	r0, r3
 8002658:	f005 fba4 	bl	8007da4 <memcpy>
 800265c:	466c      	mov	r4, sp
 800265e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002662:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002664:	c407      	stmia	r4!, {r0, r1, r2}
 8002666:	8023      	strh	r3, [r4, #0]
 8002668:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800266c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800266e:	4628      	mov	r0, r5
 8002670:	f7ff f918 	bl	80018a4 <ShiftTetrominoe>
 8002674:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002678:	463d      	mov	r5, r7
 800267a:	6828      	ldr	r0, [r5, #0]
 800267c:	6869      	ldr	r1, [r5, #4]
 800267e:	68aa      	ldr	r2, [r5, #8]
 8002680:	68eb      	ldr	r3, [r5, #12]
 8002682:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002684:	6928      	ldr	r0, [r5, #16]
 8002686:	6969      	ldr	r1, [r5, #20]
 8002688:	c403      	stmia	r4!, {r0, r1}
 800268a:	8b2b      	ldrh	r3, [r5, #24]
 800268c:	8023      	strh	r3, [r4, #0]
		t = RotateTetrominoe(t, b);
 800268e:	463d      	mov	r5, r7
 8002690:	ab04      	add	r3, sp, #16
 8002692:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002696:	22a8      	movs	r2, #168	@ 0xa8
 8002698:	4618      	mov	r0, r3
 800269a:	f005 fb83 	bl	8007da4 <memcpy>
 800269e:	466c      	mov	r4, sp
 80026a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80026a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026a6:	c407      	stmia	r4!, {r0, r1, r2}
 80026a8:	8023      	strh	r3, [r4, #0]
 80026aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026b0:	4628      	mov	r0, r5
 80026b2:	f7fe ff11 	bl	80014d8 <RotateTetrominoe>
 80026b6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80026ba:	463d      	mov	r5, r7
 80026bc:	6828      	ldr	r0, [r5, #0]
 80026be:	6869      	ldr	r1, [r5, #4]
 80026c0:	68aa      	ldr	r2, [r5, #8]
 80026c2:	68eb      	ldr	r3, [r5, #12]
 80026c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026c6:	6928      	ldr	r0, [r5, #16]
 80026c8:	6969      	ldr	r1, [r5, #20]
 80026ca:	c403      	stmia	r4!, {r0, r1}
 80026cc:	8b2b      	ldrh	r3, [r5, #24]
 80026ce:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 80026d0:	2064      	movs	r0, #100	@ 0x64
 80026d2:	f001 ff89 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 3; i++){
 80026d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026d8:	3301      	adds	r3, #1
 80026da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026de:	2b02      	cmp	r3, #2
 80026e0:	ddb2      	ble.n	8002648 <DrawStartScreen+0x6b0>
	}

	t = ShiftTetrominoe(t, b, LEFT);
 80026e2:	463d      	mov	r5, r7
 80026e4:	2301      	movs	r3, #1
 80026e6:	932e      	str	r3, [sp, #184]	@ 0xb8
 80026e8:	ab04      	add	r3, sp, #16
 80026ea:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80026ee:	22a8      	movs	r2, #168	@ 0xa8
 80026f0:	4618      	mov	r0, r3
 80026f2:	f005 fb57 	bl	8007da4 <memcpy>
 80026f6:	466c      	mov	r4, sp
 80026f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80026fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026fe:	c407      	stmia	r4!, {r0, r1, r2}
 8002700:	8023      	strh	r3, [r4, #0]
 8002702:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002706:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002708:	4628      	mov	r0, r5
 800270a:	f7ff f8cb 	bl	80018a4 <ShiftTetrominoe>
 800270e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002712:	463d      	mov	r5, r7
 8002714:	6828      	ldr	r0, [r5, #0]
 8002716:	6869      	ldr	r1, [r5, #4]
 8002718:	68aa      	ldr	r2, [r5, #8]
 800271a:	68eb      	ldr	r3, [r5, #12]
 800271c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800271e:	6928      	ldr	r0, [r5, #16]
 8002720:	6969      	ldr	r1, [r5, #20]
 8002722:	c403      	stmia	r4!, {r0, r1}
 8002724:	8b2b      	ldrh	r3, [r5, #24]
 8002726:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 8002728:	2064      	movs	r0, #100	@ 0x64
 800272a:	f001 ff5d 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 5; i++){
 800272e:	2300      	movs	r3, #0
 8002730:	657b      	str	r3, [r7, #84]	@ 0x54
 8002732:	e028      	b.n	8002786 <DrawStartScreen+0x7ee>
		t = ShiftTetrominoe(t, b, DOWN);
 8002734:	463d      	mov	r5, r7
 8002736:	2300      	movs	r3, #0
 8002738:	932e      	str	r3, [sp, #184]	@ 0xb8
 800273a:	ab04      	add	r3, sp, #16
 800273c:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002740:	22a8      	movs	r2, #168	@ 0xa8
 8002742:	4618      	mov	r0, r3
 8002744:	f005 fb2e 	bl	8007da4 <memcpy>
 8002748:	466c      	mov	r4, sp
 800274a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800274e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002750:	c407      	stmia	r4!, {r0, r1, r2}
 8002752:	8023      	strh	r3, [r4, #0]
 8002754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800275a:	4628      	mov	r0, r5
 800275c:	f7ff f8a2 	bl	80018a4 <ShiftTetrominoe>
 8002760:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002764:	463d      	mov	r5, r7
 8002766:	6828      	ldr	r0, [r5, #0]
 8002768:	6869      	ldr	r1, [r5, #4]
 800276a:	68aa      	ldr	r2, [r5, #8]
 800276c:	68eb      	ldr	r3, [r5, #12]
 800276e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002770:	6928      	ldr	r0, [r5, #16]
 8002772:	6969      	ldr	r1, [r5, #20]
 8002774:	c403      	stmia	r4!, {r0, r1}
 8002776:	8b2b      	ldrh	r3, [r5, #24]
 8002778:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 800277a:	2064      	movs	r0, #100	@ 0x64
 800277c:	f001 ff34 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 5; i++){
 8002780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002782:	3301      	adds	r3, #1
 8002784:	657b      	str	r3, [r7, #84]	@ 0x54
 8002786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002788:	2b04      	cmp	r3, #4
 800278a:	ddd3      	ble.n	8002734 <DrawStartScreen+0x79c>
	}

	t = BuildTetrominoe(O, b);
 800278c:	463c      	mov	r4, r7
 800278e:	4668      	mov	r0, sp
 8002790:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002794:	22a0      	movs	r2, #160	@ 0xa0
 8002796:	4619      	mov	r1, r3
 8002798:	f005 fb04 	bl	8007da4 <memcpy>
 800279c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80027a0:	cb0c      	ldmia	r3, {r2, r3}
 80027a2:	2102      	movs	r1, #2
 80027a4:	4620      	mov	r0, r4
 80027a6:	f7fe fc33 	bl	8001010 <BuildTetrominoe>
 80027aa:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80027ae:	463d      	mov	r5, r7
 80027b0:	6828      	ldr	r0, [r5, #0]
 80027b2:	6869      	ldr	r1, [r5, #4]
 80027b4:	68aa      	ldr	r2, [r5, #8]
 80027b6:	68eb      	ldr	r3, [r5, #12]
 80027b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027ba:	6928      	ldr	r0, [r5, #16]
 80027bc:	6969      	ldr	r1, [r5, #20]
 80027be:	c403      	stmia	r4!, {r0, r1}
 80027c0:	8b2b      	ldrh	r3, [r5, #24]
 80027c2:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80027c4:	2064      	movs	r0, #100	@ 0x64
 80027c6:	f001 ff0f 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 10; i++){
 80027ca:	2300      	movs	r3, #0
 80027cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80027ce:	e028      	b.n	8002822 <DrawStartScreen+0x88a>
		t = ShiftTetrominoe(t, b, DOWN);
 80027d0:	463d      	mov	r5, r7
 80027d2:	2300      	movs	r3, #0
 80027d4:	932e      	str	r3, [sp, #184]	@ 0xb8
 80027d6:	ab04      	add	r3, sp, #16
 80027d8:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80027dc:	22a8      	movs	r2, #168	@ 0xa8
 80027de:	4618      	mov	r0, r3
 80027e0:	f005 fae0 	bl	8007da4 <memcpy>
 80027e4:	466c      	mov	r4, sp
 80027e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80027ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027ec:	c407      	stmia	r4!, {r0, r1, r2}
 80027ee:	8023      	strh	r3, [r4, #0]
 80027f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027f6:	4628      	mov	r0, r5
 80027f8:	f7ff f854 	bl	80018a4 <ShiftTetrominoe>
 80027fc:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002800:	463d      	mov	r5, r7
 8002802:	6828      	ldr	r0, [r5, #0]
 8002804:	6869      	ldr	r1, [r5, #4]
 8002806:	68aa      	ldr	r2, [r5, #8]
 8002808:	68eb      	ldr	r3, [r5, #12]
 800280a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800280c:	6928      	ldr	r0, [r5, #16]
 800280e:	6969      	ldr	r1, [r5, #20]
 8002810:	c403      	stmia	r4!, {r0, r1}
 8002812:	8b2b      	ldrh	r3, [r5, #24]
 8002814:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 8002816:	2064      	movs	r0, #100	@ 0x64
 8002818:	f001 fee6 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 10; i++){
 800281c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800281e:	3301      	adds	r3, #1
 8002820:	653b      	str	r3, [r7, #80]	@ 0x50
 8002822:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002824:	2b09      	cmp	r3, #9
 8002826:	ddd3      	ble.n	80027d0 <DrawStartScreen+0x838>
	}

	t = BuildTetrominoe(T, b);
 8002828:	463c      	mov	r4, r7
 800282a:	4668      	mov	r0, sp
 800282c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002830:	22a0      	movs	r2, #160	@ 0xa0
 8002832:	4619      	mov	r1, r3
 8002834:	f005 fab6 	bl	8007da4 <memcpy>
 8002838:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800283c:	cb0c      	ldmia	r3, {r2, r3}
 800283e:	2108      	movs	r1, #8
 8002840:	4620      	mov	r0, r4
 8002842:	f7fe fbe5 	bl	8001010 <BuildTetrominoe>
 8002846:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800284a:	463d      	mov	r5, r7
 800284c:	6828      	ldr	r0, [r5, #0]
 800284e:	6869      	ldr	r1, [r5, #4]
 8002850:	68aa      	ldr	r2, [r5, #8]
 8002852:	68eb      	ldr	r3, [r5, #12]
 8002854:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002856:	6928      	ldr	r0, [r5, #16]
 8002858:	6969      	ldr	r1, [r5, #20]
 800285a:	c403      	stmia	r4!, {r0, r1}
 800285c:	8b2b      	ldrh	r3, [r5, #24]
 800285e:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 8002860:	2064      	movs	r0, #100	@ 0x64
 8002862:	f001 fec1 	bl	80045e8 <HAL_Delay>

	t = ShiftTetrominoe(t, b, DOWN);
 8002866:	463d      	mov	r5, r7
 8002868:	2300      	movs	r3, #0
 800286a:	932e      	str	r3, [sp, #184]	@ 0xb8
 800286c:	ab04      	add	r3, sp, #16
 800286e:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002872:	22a8      	movs	r2, #168	@ 0xa8
 8002874:	4618      	mov	r0, r3
 8002876:	f005 fa95 	bl	8007da4 <memcpy>
 800287a:	466c      	mov	r4, sp
 800287c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002880:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002882:	c407      	stmia	r4!, {r0, r1, r2}
 8002884:	8023      	strh	r3, [r4, #0]
 8002886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800288a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800288c:	4628      	mov	r0, r5
 800288e:	f7ff f809 	bl	80018a4 <ShiftTetrominoe>
 8002892:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002896:	463d      	mov	r5, r7
 8002898:	6828      	ldr	r0, [r5, #0]
 800289a:	6869      	ldr	r1, [r5, #4]
 800289c:	68aa      	ldr	r2, [r5, #8]
 800289e:	68eb      	ldr	r3, [r5, #12]
 80028a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028a2:	6928      	ldr	r0, [r5, #16]
 80028a4:	6969      	ldr	r1, [r5, #20]
 80028a6:	c403      	stmia	r4!, {r0, r1}
 80028a8:	8b2b      	ldrh	r3, [r5, #24]
 80028aa:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80028ac:	2064      	movs	r0, #100	@ 0x64
 80028ae:	f001 fe9b 	bl	80045e8 <HAL_Delay>

	t = ShiftTetrominoe(t, b, RIGHT);
 80028b2:	463d      	mov	r5, r7
 80028b4:	2302      	movs	r3, #2
 80028b6:	932e      	str	r3, [sp, #184]	@ 0xb8
 80028b8:	ab04      	add	r3, sp, #16
 80028ba:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80028be:	22a8      	movs	r2, #168	@ 0xa8
 80028c0:	4618      	mov	r0, r3
 80028c2:	f005 fa6f 	bl	8007da4 <memcpy>
 80028c6:	466c      	mov	r4, sp
 80028c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80028cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ce:	c407      	stmia	r4!, {r0, r1, r2}
 80028d0:	8023      	strh	r3, [r4, #0]
 80028d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028d8:	4628      	mov	r0, r5
 80028da:	f7fe ffe3 	bl	80018a4 <ShiftTetrominoe>
 80028de:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80028e2:	463d      	mov	r5, r7
 80028e4:	6828      	ldr	r0, [r5, #0]
 80028e6:	6869      	ldr	r1, [r5, #4]
 80028e8:	68aa      	ldr	r2, [r5, #8]
 80028ea:	68eb      	ldr	r3, [r5, #12]
 80028ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028ee:	6928      	ldr	r0, [r5, #16]
 80028f0:	6969      	ldr	r1, [r5, #20]
 80028f2:	c403      	stmia	r4!, {r0, r1}
 80028f4:	8b2b      	ldrh	r3, [r5, #24]
 80028f6:	8023      	strh	r3, [r4, #0]

	HAL_Delay(100);
 80028f8:	2064      	movs	r0, #100	@ 0x64
 80028fa:	f001 fe75 	bl	80045e8 <HAL_Delay>

	for(int i = 0; i < 5; i++){
 80028fe:	2300      	movs	r3, #0
 8002900:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002902:	e026      	b.n	8002952 <DrawStartScreen+0x9ba>
		t = RotateTetrominoe(t, b);
 8002904:	463d      	mov	r5, r7
 8002906:	ab04      	add	r3, sp, #16
 8002908:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800290c:	22a8      	movs	r2, #168	@ 0xa8
 800290e:	4618      	mov	r0, r3
 8002910:	f005 fa48 	bl	8007da4 <memcpy>
 8002914:	466c      	mov	r4, sp
 8002916:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800291a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800291c:	c407      	stmia	r4!, {r0, r1, r2}
 800291e:	8023      	strh	r3, [r4, #0]
 8002920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002924:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002926:	4628      	mov	r0, r5
 8002928:	f7fe fdd6 	bl	80014d8 <RotateTetrominoe>
 800292c:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002930:	463d      	mov	r5, r7
 8002932:	6828      	ldr	r0, [r5, #0]
 8002934:	6869      	ldr	r1, [r5, #4]
 8002936:	68aa      	ldr	r2, [r5, #8]
 8002938:	68eb      	ldr	r3, [r5, #12]
 800293a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800293c:	6928      	ldr	r0, [r5, #16]
 800293e:	6969      	ldr	r1, [r5, #20]
 8002940:	c403      	stmia	r4!, {r0, r1}
 8002942:	8b2b      	ldrh	r3, [r5, #24]
 8002944:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 8002946:	2064      	movs	r0, #100	@ 0x64
 8002948:	f001 fe4e 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 5; i++){
 800294c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800294e:	3301      	adds	r3, #1
 8002950:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002954:	2b04      	cmp	r3, #4
 8002956:	ddd5      	ble.n	8002904 <DrawStartScreen+0x96c>
	}

	for(int i = 0; i < 8; i++){
 8002958:	2300      	movs	r3, #0
 800295a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800295c:	e028      	b.n	80029b0 <DrawStartScreen+0xa18>
		t = ShiftTetrominoe(t, b, DOWN);
 800295e:	463d      	mov	r5, r7
 8002960:	2300      	movs	r3, #0
 8002962:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002964:	ab04      	add	r3, sp, #16
 8002966:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800296a:	22a8      	movs	r2, #168	@ 0xa8
 800296c:	4618      	mov	r0, r3
 800296e:	f005 fa19 	bl	8007da4 <memcpy>
 8002972:	466c      	mov	r4, sp
 8002974:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002978:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800297a:	c407      	stmia	r4!, {r0, r1, r2}
 800297c:	8023      	strh	r3, [r4, #0]
 800297e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002982:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002984:	4628      	mov	r0, r5
 8002986:	f7fe ff8d 	bl	80018a4 <ShiftTetrominoe>
 800298a:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800298e:	463d      	mov	r5, r7
 8002990:	6828      	ldr	r0, [r5, #0]
 8002992:	6869      	ldr	r1, [r5, #4]
 8002994:	68aa      	ldr	r2, [r5, #8]
 8002996:	68eb      	ldr	r3, [r5, #12]
 8002998:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800299a:	6928      	ldr	r0, [r5, #16]
 800299c:	6969      	ldr	r1, [r5, #20]
 800299e:	c403      	stmia	r4!, {r0, r1}
 80029a0:	8b2b      	ldrh	r3, [r5, #24]
 80029a2:	8023      	strh	r3, [r4, #0]

		HAL_Delay(100);
 80029a4:	2064      	movs	r0, #100	@ 0x64
 80029a6:	f001 fe1f 	bl	80045e8 <HAL_Delay>
	for(int i = 0; i < 8; i++){
 80029aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029ac:	3301      	adds	r3, #1
 80029ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029b2:	2b07      	cmp	r3, #7
 80029b4:	ddd3      	ble.n	800295e <DrawStartScreen+0x9c6>
	}



	for(int i = 29; i < 212; i++){
 80029b6:	231d      	movs	r3, #29
 80029b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80029ba:	e00a      	b.n	80029d2 <DrawStartScreen+0xa3a>
		LCD_Draw_Vertical_Line(i, 63, 137, LCD_COLOR_MAGENTA);
 80029bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029be:	b298      	uxth	r0, r3
 80029c0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80029c4:	2289      	movs	r2, #137	@ 0x89
 80029c6:	213f      	movs	r1, #63	@ 0x3f
 80029c8:	f7fe f96e 	bl	8000ca8 <LCD_Draw_Vertical_Line>
	for(int i = 29; i < 212; i++){
 80029cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029ce:	3301      	adds	r3, #1
 80029d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80029d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029d4:	2bd3      	cmp	r3, #211	@ 0xd3
 80029d6:	ddf1      	ble.n	80029bc <DrawStartScreen+0xa24>
	}

	for(int i = 51; i < 190; i++){
 80029d8:	2333      	movs	r3, #51	@ 0x33
 80029da:	643b      	str	r3, [r7, #64]	@ 0x40
 80029dc:	e009      	b.n	80029f2 <DrawStartScreen+0xa5a>
		LCD_Draw_Vertical_Line(i, 85, 93, LCD_COLOR_BLACK);
 80029de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e0:	b298      	uxth	r0, r3
 80029e2:	2300      	movs	r3, #0
 80029e4:	225d      	movs	r2, #93	@ 0x5d
 80029e6:	2155      	movs	r1, #85	@ 0x55
 80029e8:	f7fe f95e 	bl	8000ca8 <LCD_Draw_Vertical_Line>
	for(int i = 51; i < 190; i++){
 80029ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ee:	3301      	adds	r3, #1
 80029f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80029f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029f4:	2bbd      	cmp	r3, #189	@ 0xbd
 80029f6:	ddf2      	ble.n	80029de <DrawStartScreen+0xa46>
	}

	LCD_SetTextColor(LCD_COLOR_WHITE);
 80029f8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80029fc:	f7fe f9c4 	bl	8000d88 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8002a00:	482d      	ldr	r0, [pc, #180]	@ (8002ab8 <DrawStartScreen+0xb20>)
 8002a02:	f7fe f9d1 	bl	8000da8 <LCD_SetFont>

	LCD_DisplayChar(80, 100, 'T');
 8002a06:	2254      	movs	r2, #84	@ 0x54
 8002a08:	2164      	movs	r1, #100	@ 0x64
 8002a0a:	2050      	movs	r0, #80	@ 0x50
 8002a0c:	f7fe fa4a 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(95, 100, 'E');
 8002a10:	2245      	movs	r2, #69	@ 0x45
 8002a12:	2164      	movs	r1, #100	@ 0x64
 8002a14:	205f      	movs	r0, #95	@ 0x5f
 8002a16:	f7fe fa45 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(110, 100, 'T');
 8002a1a:	2254      	movs	r2, #84	@ 0x54
 8002a1c:	2164      	movs	r1, #100	@ 0x64
 8002a1e:	206e      	movs	r0, #110	@ 0x6e
 8002a20:	f7fe fa40 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(125, 100, 'R');
 8002a24:	2252      	movs	r2, #82	@ 0x52
 8002a26:	2164      	movs	r1, #100	@ 0x64
 8002a28:	207d      	movs	r0, #125	@ 0x7d
 8002a2a:	f7fe fa3b 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(135, 100, 'I');
 8002a2e:	2249      	movs	r2, #73	@ 0x49
 8002a30:	2164      	movs	r1, #100	@ 0x64
 8002a32:	2087      	movs	r0, #135	@ 0x87
 8002a34:	f7fe fa36 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(145, 100, 'S');
 8002a38:	2253      	movs	r2, #83	@ 0x53
 8002a3a:	2164      	movs	r1, #100	@ 0x64
 8002a3c:	2091      	movs	r0, #145	@ 0x91
 8002a3e:	f7fe fa31 	bl	8000ea4 <LCD_DisplayChar>


	LCD_SetTextColor(LCD_COLOR_WHITE);
 8002a42:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002a46:	f7fe f99f 	bl	8000d88 <LCD_SetTextColor>
	LCD_SetFont(&Font12x12);
 8002a4a:	481c      	ldr	r0, [pc, #112]	@ (8002abc <DrawStartScreen+0xb24>)
 8002a4c:	f7fe f9ac 	bl	8000da8 <LCD_SetFont>

	LCD_DisplayChar(70, 150, 'T');
 8002a50:	2254      	movs	r2, #84	@ 0x54
 8002a52:	2196      	movs	r1, #150	@ 0x96
 8002a54:	2046      	movs	r0, #70	@ 0x46
 8002a56:	f7fe fa25 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(80, 150, 'a');
 8002a5a:	2261      	movs	r2, #97	@ 0x61
 8002a5c:	2196      	movs	r1, #150	@ 0x96
 8002a5e:	2050      	movs	r0, #80	@ 0x50
 8002a60:	f7fe fa20 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(90, 150, 'p');
 8002a64:	2270      	movs	r2, #112	@ 0x70
 8002a66:	2196      	movs	r1, #150	@ 0x96
 8002a68:	205a      	movs	r0, #90	@ 0x5a
 8002a6a:	f7fe fa1b 	bl	8000ea4 <LCD_DisplayChar>

	LCD_DisplayChar(110, 150, 'T');
 8002a6e:	2254      	movs	r2, #84	@ 0x54
 8002a70:	2196      	movs	r1, #150	@ 0x96
 8002a72:	206e      	movs	r0, #110	@ 0x6e
 8002a74:	f7fe fa16 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(120, 150, 'o');
 8002a78:	226f      	movs	r2, #111	@ 0x6f
 8002a7a:	2196      	movs	r1, #150	@ 0x96
 8002a7c:	2078      	movs	r0, #120	@ 0x78
 8002a7e:	f7fe fa11 	bl	8000ea4 <LCD_DisplayChar>

	LCD_DisplayChar(140, 150, 'P');
 8002a82:	2250      	movs	r2, #80	@ 0x50
 8002a84:	2196      	movs	r1, #150	@ 0x96
 8002a86:	208c      	movs	r0, #140	@ 0x8c
 8002a88:	f7fe fa0c 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(150, 150, 'l');
 8002a8c:	226c      	movs	r2, #108	@ 0x6c
 8002a8e:	2196      	movs	r1, #150	@ 0x96
 8002a90:	2096      	movs	r0, #150	@ 0x96
 8002a92:	f7fe fa07 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(155, 150, 'a');
 8002a96:	2261      	movs	r2, #97	@ 0x61
 8002a98:	2196      	movs	r1, #150	@ 0x96
 8002a9a:	209b      	movs	r0, #155	@ 0x9b
 8002a9c:	f7fe fa02 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(165, 150, 'y');
 8002aa0:	2279      	movs	r2, #121	@ 0x79
 8002aa2:	2196      	movs	r1, #150	@ 0x96
 8002aa4:	20a5      	movs	r0, #165	@ 0xa5
 8002aa6:	f7fe f9fd 	bl	8000ea4 <LCD_DisplayChar>

}
 8002aaa:	bf00      	nop
 8002aac:	3780      	adds	r7, #128	@ 0x80
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002ab4:	b004      	add	sp, #16
 8002ab6:	4770      	bx	lr
 8002ab8:	20000004 	.word	0x20000004
 8002abc:	2000000c 	.word	0x2000000c

08002ac0 <InitBoard>:


Board InitBoard(){
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b0ae      	sub	sp, #184	@ 0xb8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]

	Board newBoard = {U};
 8002ac8:	f107 0308 	add.w	r3, r7, #8
 8002acc:	22a8      	movs	r2, #168	@ 0xa8
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f005 f93b 	bl	8007d4c <memset>

	for(int i = 0; i <= BOARD_LENGTH + 1; i++){
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002adc:	e01a      	b.n	8002b14 <InitBoard+0x54>
		newBoard.Field[i][0] = K;
 8002ade:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4413      	add	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	33b8      	adds	r3, #184	@ 0xb8
 8002aec:	443b      	add	r3, r7
 8002aee:	3bb0      	subs	r3, #176	@ 0xb0
 8002af0:	22ff      	movs	r2, #255	@ 0xff
 8002af2:	701a      	strb	r2, [r3, #0]
		newBoard.Field[i][BOARD_WIDTH + 1] = K;
 8002af4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002af8:	4613      	mov	r3, r2
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	33b8      	adds	r3, #184	@ 0xb8
 8002b02:	443b      	add	r3, r7
 8002b04:	3ba5      	subs	r3, #165	@ 0xa5
 8002b06:	22ff      	movs	r2, #255	@ 0xff
 8002b08:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <= BOARD_LENGTH + 1; i++){
 8002b0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b0e:	3301      	adds	r3, #1
 8002b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b18:	2b0d      	cmp	r3, #13
 8002b1a:	dde0      	ble.n	8002ade <InitBoard+0x1e>
	}

	for(int i = 1; i <= BOARD_WIDTH; i++){
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b22:	e012      	b.n	8002b4a <InitBoard+0x8a>
		newBoard.Field[0][i] = K;
 8002b24:	f107 0208 	add.w	r2, r7, #8
 8002b28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b2c:	4413      	add	r3, r2
 8002b2e:	22ff      	movs	r2, #255	@ 0xff
 8002b30:	701a      	strb	r2, [r3, #0]
		newBoard.Field[BOARD_LENGTH + 1][i] = K;
 8002b32:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8002b36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b3a:	4413      	add	r3, r2
 8002b3c:	22ff      	movs	r2, #255	@ 0xff
 8002b3e:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i <= BOARD_WIDTH; i++){
 8002b40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b44:	3301      	adds	r3, #1
 8002b46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b4e:	2b0a      	cmp	r3, #10
 8002b50:	dde8      	ble.n	8002b24 <InitBoard+0x64>
	}


	DrawBoard();
 8002b52:	f7ff f844 	bl	8001bde <DrawBoard>

	return newBoard;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	22a8      	movs	r2, #168	@ 0xa8
 8002b60:	4619      	mov	r1, r3
 8002b62:	f005 f91f 	bl	8007da4 <memcpy>

}
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	37b8      	adds	r7, #184	@ 0xb8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <SetTetrominoe>:


Board SetTetrominoe(Tetrominoe t, Board b){
 8002b6e:	b084      	sub	sp, #16
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b0d9      	sub	sp, #356	@ 0x164
 8002b74:	af28      	add	r7, sp, #160	@ 0xa0
 8002b76:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
 8002b7a:	f107 00d4 	add.w	r0, r7, #212	@ 0xd4
 8002b7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	int8_t x = t.XPosition;
 8002b82:	f897 30ea 	ldrb.w	r3, [r7, #234]	@ 0xea
 8002b86:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	int8_t y = t.YPosition;
 8002b8a:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 8002b8e:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

	for(int i = 0; i < 4; i++){
 8002b92:	2300      	movs	r3, #0
 8002b94:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002b98:	e038      	b.n	8002c0c <SetTetrominoe+0x9e>
		for(int j = 0; j < 4; j++){
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ba0:	e02b      	b.n	8002bfa <SetTetrominoe+0x8c>

			if(t.Structure[i][j] == X){
 8002ba2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	33d0      	adds	r3, #208	@ 0xd0
 8002baa:	19da      	adds	r2, r3, r7
 8002bac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002bb0:	4413      	add	r3, r2
 8002bb2:	3305      	adds	r3, #5
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d119      	bne.n	8002bf0 <SetTetrominoe+0x82>
				b.Field[y + i + 1][x + j + 1] = t.Name;
 8002bbc:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002bc0:	b2d8      	uxtb	r0, r3
 8002bc2:	f997 20b6 	ldrsb.w	r2, [r7, #182]	@ 0xb6
 8002bc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002bca:	4413      	add	r3, r2
 8002bcc:	1c5a      	adds	r2, r3, #1
 8002bce:	f997 10b7 	ldrsb.w	r1, [r7, #183]	@ 0xb7
 8002bd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002bd6:	440b      	add	r3, r1
 8002bd8:	1c59      	adds	r1, r3, #1
 8002bda:	b240      	sxtb	r0, r0
 8002bdc:	4613      	mov	r3, r2
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4413      	add	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	33d0      	adds	r3, #208	@ 0xd0
 8002be6:	443b      	add	r3, r7
 8002be8:	440b      	add	r3, r1
 8002bea:	3320      	adds	r3, #32
 8002bec:	4602      	mov	r2, r0
 8002bee:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 4; j++){
 8002bf0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002bfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	ddcf      	ble.n	8002ba2 <SetTetrominoe+0x34>
	for(int i = 0; i < 4; i++){
 8002c02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c06:	3301      	adds	r3, #1
 8002c08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002c0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	ddc2      	ble.n	8002b9a <SetTetrominoe+0x2c>
			}

		}
	}

	UpdateBoard(b);
 8002c14:	4668      	mov	r0, sp
 8002c16:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8002c1a:	2298      	movs	r2, #152	@ 0x98
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f005 f8c1 	bl	8007da4 <memcpy>
 8002c22:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002c26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c28:	f7ff f836 	bl	8001c98 <UpdateBoard>

	b = CheckTetris(b);
 8002c2c:	463c      	mov	r4, r7
 8002c2e:	4668      	mov	r0, sp
 8002c30:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8002c34:	229c      	movs	r2, #156	@ 0x9c
 8002c36:	4619      	mov	r1, r3
 8002c38:	f005 f8b4 	bl	8007da4 <memcpy>
 8002c3c:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002c40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c42:	4620      	mov	r0, r4
 8002c44:	f000 f8ec 	bl	8002e20 <CheckTetris>
 8002c48:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002c4c:	4639      	mov	r1, r7
 8002c4e:	22a8      	movs	r2, #168	@ 0xa8
 8002c50:	4618      	mov	r0, r3
 8002c52:	f005 f8a7 	bl	8007da4 <memcpy>

	return b;
 8002c56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002c60:	22a8      	movs	r2, #168	@ 0xa8
 8002c62:	4619      	mov	r1, r3
 8002c64:	f005 f89e 	bl	8007da4 <memcpy>

}
 8002c68:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8002c6c:	37c4      	adds	r7, #196	@ 0xc4
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002c74:	b004      	add	sp, #16
 8002c76:	4770      	bx	lr

08002c78 <DrawEndScreen>:


void DrawEndScreen(){
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0

	LCD_Clear(0, LCD_COLOR_BLACK);
 8002c7e:	2100      	movs	r1, #0
 8002c80:	2000      	movs	r0, #0
 8002c82:	f7fe f85f 	bl	8000d44 <LCD_Clear>

	LCD_SetTextColor(LCD_COLOR_WHITE);
 8002c86:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002c8a:	f7fe f87d 	bl	8000d88 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8002c8e:	4824      	ldr	r0, [pc, #144]	@ (8002d20 <DrawEndScreen+0xa8>)
 8002c90:	f7fe f88a 	bl	8000da8 <LCD_SetFont>

	LCD_DisplayChar(90, 100, 'G');
 8002c94:	2247      	movs	r2, #71	@ 0x47
 8002c96:	2164      	movs	r1, #100	@ 0x64
 8002c98:	205a      	movs	r0, #90	@ 0x5a
 8002c9a:	f7fe f903 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(105, 100, 'A');
 8002c9e:	2241      	movs	r2, #65	@ 0x41
 8002ca0:	2164      	movs	r1, #100	@ 0x64
 8002ca2:	2069      	movs	r0, #105	@ 0x69
 8002ca4:	f7fe f8fe 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(120, 100, 'M');
 8002ca8:	224d      	movs	r2, #77	@ 0x4d
 8002caa:	2164      	movs	r1, #100	@ 0x64
 8002cac:	2078      	movs	r0, #120	@ 0x78
 8002cae:	f7fe f8f9 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(136, 100, 'E');
 8002cb2:	2245      	movs	r2, #69	@ 0x45
 8002cb4:	2164      	movs	r1, #100	@ 0x64
 8002cb6:	2088      	movs	r0, #136	@ 0x88
 8002cb8:	f7fe f8f4 	bl	8000ea4 <LCD_DisplayChar>

	LCD_DisplayChar(90, 120, 'O');
 8002cbc:	224f      	movs	r2, #79	@ 0x4f
 8002cbe:	2178      	movs	r1, #120	@ 0x78
 8002cc0:	205a      	movs	r0, #90	@ 0x5a
 8002cc2:	f7fe f8ef 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(105, 120, 'V');
 8002cc6:	2256      	movs	r2, #86	@ 0x56
 8002cc8:	2178      	movs	r1, #120	@ 0x78
 8002cca:	2069      	movs	r0, #105	@ 0x69
 8002ccc:	f7fe f8ea 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(120, 120, 'E');
 8002cd0:	2245      	movs	r2, #69	@ 0x45
 8002cd2:	2178      	movs	r1, #120	@ 0x78
 8002cd4:	2078      	movs	r0, #120	@ 0x78
 8002cd6:	f7fe f8e5 	bl	8000ea4 <LCD_DisplayChar>
	LCD_DisplayChar(136, 120, 'R');
 8002cda:	2252      	movs	r2, #82	@ 0x52
 8002cdc:	2178      	movs	r1, #120	@ 0x78
 8002cde:	2088      	movs	r0, #136	@ 0x88
 8002ce0:	f7fe f8e0 	bl	8000ea4 <LCD_DisplayChar>



	uint16_t c = StopTimer();
 8002ce4:	f000 fa16 	bl	8003114 <StopTimer>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	80fb      	strh	r3, [r7, #6]

	c = (c * TIME_MUL) / ARR_VAL;
 8002cec:	88fb      	ldrh	r3, [r7, #6]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	4a0c      	ldr	r2, [pc, #48]	@ (8002d24 <DrawEndScreen+0xac>)
 8002cf2:	fb82 1203 	smull	r1, r2, r2, r3
 8002cf6:	1212      	asrs	r2, r2, #8
 8002cf8:	17db      	asrs	r3, r3, #31
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	80fb      	strh	r3, [r7, #6]

	time += c;
 8002cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002d28 <DrawEndScreen+0xb0>)
 8002d00:	881a      	ldrh	r2, [r3, #0]
 8002d02:	88fb      	ldrh	r3, [r7, #6]
 8002d04:	4413      	add	r3, r2
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	4b07      	ldr	r3, [pc, #28]	@ (8002d28 <DrawEndScreen+0xb0>)
 8002d0a:	801a      	strh	r2, [r3, #0]

	time += '0';
 8002d0c:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <DrawEndScreen+0xb0>)
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	3330      	adds	r3, #48	@ 0x30
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <DrawEndScreen+0xb0>)
 8002d16:	801a      	strh	r2, [r3, #0]

	// need to parse digits using % to print to screen


}
 8002d18:	bf00      	nop
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	20000004 	.word	0x20000004
 8002d24:	068de3af 	.word	0x068de3af
 8002d28:	20025a10 	.word	0x20025a10

08002d2c <CheckOverlap>:


bool CheckOverlap(Tetrominoe t, Board b){
 8002d2c:	b084      	sub	sp, #16
 8002d2e:	b480      	push	{r7}
 8002d30:	b085      	sub	sp, #20
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	f107 0c18 	add.w	ip, r7, #24
 8002d38:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = t.XPosition + 1;
 8002d3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002d40:	b25b      	sxtb	r3, r3
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	3301      	adds	r3, #1
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	71fb      	strb	r3, [r7, #7]
	int8_t y = t.YPosition + 1;
 8002d4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002d4e:	b25b      	sxtb	r3, r3
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	3301      	adds	r3, #1
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < 4; i++){
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	e02c      	b.n	8002db8 <CheckOverlap+0x8c>
		for(int j = 0; j < 4; j++){
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	e023      	b.n	8002dac <CheckOverlap+0x80>

			if(t.Structure[i][j] == X && b.Field[y + i][x + j] != U){
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	3318      	adds	r3, #24
 8002d6a:	19da      	adds	r2, r3, r7
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	4413      	add	r3, r2
 8002d70:	3301      	adds	r3, #1
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d115      	bne.n	8002da6 <CheckOverlap+0x7a>
 8002d7a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	441a      	add	r2, r3
 8002d82:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	4419      	add	r1, r3
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	4413      	add	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	3318      	adds	r3, #24
 8002d94:	443b      	add	r3, r7
 8002d96:	440b      	add	r3, r1
 8002d98:	331c      	adds	r3, #28
 8002d9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <CheckOverlap+0x7a>
				return true;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e00c      	b.n	8002dc0 <CheckOverlap+0x94>
		for(int j = 0; j < 4; j++){
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	3301      	adds	r3, #1
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b03      	cmp	r3, #3
 8002db0:	ddd8      	ble.n	8002d64 <CheckOverlap+0x38>
	for(int i = 0; i < 4; i++){
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	3301      	adds	r3, #1
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2b03      	cmp	r3, #3
 8002dbc:	ddcf      	ble.n	8002d5e <CheckOverlap+0x32>
			}

		}
	}

	return false;
 8002dbe:	2300      	movs	r3, #0

}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3714      	adds	r7, #20
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	b004      	add	sp, #16
 8002dcc:	4770      	bx	lr

08002dce <CheckRow>:


bool CheckRow(Board b, int8_t r){
 8002dce:	b084      	sub	sp, #16
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	f107 0c10 	add.w	ip, r7, #16
 8002dda:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	for(int i = X; i <= BOARD_WIDTH; i++){
 8002dde:	2301      	movs	r3, #1
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	e012      	b.n	8002e0a <CheckRow+0x3c>

		if(b.Field[r][i] == U){
 8002de4:	f997 20b8 	ldrsb.w	r2, [r7, #184]	@ 0xb8
 8002de8:	4613      	mov	r3, r2
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4413      	add	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	3310      	adds	r3, #16
 8002df2:	19da      	adds	r2, r3, r7
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4413      	add	r3, r2
 8002df8:	f993 3000 	ldrsb.w	r3, [r3]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <CheckRow+0x36>
			return false;
 8002e00:	2300      	movs	r3, #0
 8002e02:	e006      	b.n	8002e12 <CheckRow+0x44>
	for(int i = X; i <= BOARD_WIDTH; i++){
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3301      	adds	r3, #1
 8002e08:	607b      	str	r3, [r7, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b0a      	cmp	r3, #10
 8002e0e:	dde9      	ble.n	8002de4 <CheckRow+0x16>
		}

	}

	return true;
 8002e10:	2301      	movs	r3, #1

}
 8002e12:	4618      	mov	r0, r3
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	b004      	add	sp, #16
 8002e1e:	4770      	bx	lr

08002e20 <CheckTetris>:


Board CheckTetris(Board b){
 8002e20:	b084      	sub	sp, #16
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b0b0      	sub	sp, #192	@ 0xc0
 8002e26:	af28      	add	r7, sp, #160	@ 0xa0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002e2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	int8_t bottomRow = BOARD_LENGTH + X;
 8002e32:	230d      	movs	r3, #13
 8002e34:	77fb      	strb	r3, [r7, #31]
	int8_t topRow = bottomRow;
 8002e36:	7ffb      	ldrb	r3, [r7, #31]
 8002e38:	77bb      	strb	r3, [r7, #30]

	for(int r = BOARD_LENGTH; r > 0; r--){
 8002e3a:	230c      	movs	r3, #12
 8002e3c:	61bb      	str	r3, [r7, #24]
 8002e3e:	e01b      	b.n	8002e78 <CheckTetris+0x58>

		if(CheckRow(b, r) && r < bottomRow){
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	b25b      	sxtb	r3, r3
 8002e44:	9326      	str	r3, [sp, #152]	@ 0x98
 8002e46:	4668      	mov	r0, sp
 8002e48:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002e4c:	2298      	movs	r2, #152	@ 0x98
 8002e4e:	4619      	mov	r1, r3
 8002e50:	f004 ffa8 	bl	8007da4 <memcpy>
 8002e54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e5a:	f7ff ffb8 	bl	8002dce <CheckRow>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d006      	beq.n	8002e72 <CheckTetris+0x52>
 8002e64:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	da01      	bge.n	8002e72 <CheckTetris+0x52>

			bottomRow = r;
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	77fb      	strb	r3, [r7, #31]
	for(int r = BOARD_LENGTH; r > 0; r--){
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	3b01      	subs	r3, #1
 8002e76:	61bb      	str	r3, [r7, #24]
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	dce0      	bgt.n	8002e40 <CheckTetris+0x20>
		}

	}


	for(int r = bottomRow; r > 0; r--){
 8002e7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002e82:	617b      	str	r3, [r7, #20]
 8002e84:	e01b      	b.n	8002ebe <CheckTetris+0x9e>

		if(CheckRow(b, r) && r < topRow){
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	b25b      	sxtb	r3, r3
 8002e8a:	9326      	str	r3, [sp, #152]	@ 0x98
 8002e8c:	4668      	mov	r0, sp
 8002e8e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002e92:	2298      	movs	r2, #152	@ 0x98
 8002e94:	4619      	mov	r1, r3
 8002e96:	f004 ff85 	bl	8007da4 <memcpy>
 8002e9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ea0:	f7ff ff95 	bl	8002dce <CheckRow>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d006      	beq.n	8002eb8 <CheckTetris+0x98>
 8002eaa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	da01      	bge.n	8002eb8 <CheckTetris+0x98>

			topRow = r;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	77bb      	strb	r3, [r7, #30]
	for(int r = bottomRow; r > 0; r--){
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	dce0      	bgt.n	8002e86 <CheckTetris+0x66>
		}

	}


	if(bottomRow < BOARD_LENGTH + X){
 8002ec4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002ec8:	2b0c      	cmp	r3, #12
 8002eca:	dc4d      	bgt.n	8002f68 <CheckTetris+0x148>

		uint8_t numLevels = bottomRow - topRow + X;
 8002ecc:	7ffa      	ldrb	r2, [r7, #31]
 8002ece:	7fbb      	ldrb	r3, [r7, #30]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	72fb      	strb	r3, [r7, #11]

		for(int i = bottomRow; i > numLevels; i--){
 8002ed8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002edc:	613b      	str	r3, [r7, #16]
 8002ede:	e033      	b.n	8002f48 <CheckTetris+0x128>
			for(int j = X; j <= BOARD_WIDTH; j++){
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	e02a      	b.n	8002f3c <CheckTetris+0x11c>

				b.Field[i][j] = b.Field[i - numLevels][j];
 8002ee6:	7afb      	ldrb	r3, [r7, #11]
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	1ad2      	subs	r2, r2, r3
 8002eec:	4613      	mov	r3, r2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4413      	add	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	3328      	adds	r3, #40	@ 0x28
 8002ef6:	19da      	adds	r2, r3, r7
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4413      	add	r3, r2
 8002efc:	3304      	adds	r3, #4
 8002efe:	f993 1000 	ldrsb.w	r1, [r3]
 8002f02:	693a      	ldr	r2, [r7, #16]
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	3328      	adds	r3, #40	@ 0x28
 8002f0e:	19da      	adds	r2, r3, r7
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	3304      	adds	r3, #4
 8002f16:	460a      	mov	r2, r1
 8002f18:	701a      	strb	r2, [r3, #0]
				b.Field[i - numLevels][j] = U;
 8002f1a:	7afb      	ldrb	r3, [r7, #11]
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	1ad2      	subs	r2, r2, r3
 8002f20:	4613      	mov	r3, r2
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	4413      	add	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	3328      	adds	r3, #40	@ 0x28
 8002f2a:	19da      	adds	r2, r3, r7
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4413      	add	r3, r2
 8002f30:	3304      	adds	r3, #4
 8002f32:	2200      	movs	r2, #0
 8002f34:	701a      	strb	r2, [r3, #0]
			for(int j = X; j <= BOARD_WIDTH; j++){
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2b0a      	cmp	r3, #10
 8002f40:	ddd1      	ble.n	8002ee6 <CheckTetris+0xc6>
		for(int i = bottomRow; i > numLevels; i--){
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	3b01      	subs	r3, #1
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	7afb      	ldrb	r3, [r7, #11]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	dcc7      	bgt.n	8002ee0 <CheckTetris+0xc0>

			}
		}


		UpdateBoard(b);
 8002f50:	4668      	mov	r0, sp
 8002f52:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002f56:	2298      	movs	r2, #152	@ 0x98
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f004 ff23 	bl	8007da4 <memcpy>
 8002f5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f64:	f7fe fe98 	bl	8001c98 <UpdateBoard>

	}

	return b;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f70:	22a8      	movs	r2, #168	@ 0xa8
 8002f72:	4619      	mov	r1, r3
 8002f74:	f004 ff16 	bl	8007da4 <memcpy>

}
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	3720      	adds	r7, #32
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002f82:	b004      	add	sp, #16
 8002f84:	4770      	bx	lr

08002f86 <NewTetrominoe>:


Tetrominoe NewTetrominoe(Board b){
 8002f86:	b084      	sub	sp, #16
 8002f88:	b5b0      	push	{r4, r5, r7, lr}
 8002f8a:	b0b2      	sub	sp, #200	@ 0xc8
 8002f8c:	af28      	add	r7, sp, #160	@ 0xa0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8002f94:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	uint32_t val = RNG_GenRandNum();
 8002f98:	f7fe f816 	bl	8000fc8 <RNG_GenRandNum>
 8002f9c:	6278      	str	r0, [r7, #36]	@ 0x24

	Tetrominoe t = BuildTetrominoe(val, b);
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa0:	b2dd      	uxtb	r5, r3
 8002fa2:	f107 0408 	add.w	r4, r7, #8
 8002fa6:	4668      	mov	r0, sp
 8002fa8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002fac:	22a0      	movs	r2, #160	@ 0xa0
 8002fae:	4619      	mov	r1, r3
 8002fb0:	f004 fef8 	bl	8007da4 <memcpy>
 8002fb4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002fb8:	cb0c      	ldmia	r3, {r2, r3}
 8002fba:	4629      	mov	r1, r5
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	f7fe f827 	bl	8001010 <BuildTetrominoe>

	return t;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	461d      	mov	r5, r3
 8002fc6:	f107 0408 	add.w	r4, r7, #8
 8002fca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fcc:	6028      	str	r0, [r5, #0]
 8002fce:	6069      	str	r1, [r5, #4]
 8002fd0:	60aa      	str	r2, [r5, #8]
 8002fd2:	60eb      	str	r3, [r5, #12]
 8002fd4:	cc03      	ldmia	r4!, {r0, r1}
 8002fd6:	6128      	str	r0, [r5, #16]
 8002fd8:	6169      	str	r1, [r5, #20]
 8002fda:	8823      	ldrh	r3, [r4, #0]
 8002fdc:	832b      	strh	r3, [r5, #24]

}
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	3728      	adds	r7, #40	@ 0x28
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002fe8:	b004      	add	sp, #16
 8002fea:	4770      	bx	lr

08002fec <ReturnEnd>:


bool ReturnEnd(){
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0

	return end;
 8002ff0:	4b03      	ldr	r3, [pc, #12]	@ (8003000 <ReturnEnd+0x14>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	b2db      	uxtb	r3, r3

}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	20025a12 	.word	0x20025a12

08003004 <IncTime>:


void IncTime(){
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0

	time += TIME_MUL;
 8003008:	4b05      	ldr	r3, [pc, #20]	@ (8003020 <IncTime+0x1c>)
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	3302      	adds	r3, #2
 800300e:	b29a      	uxth	r2, r3
 8003010:	4b03      	ldr	r3, [pc, #12]	@ (8003020 <IncTime+0x1c>)
 8003012:	801a      	strh	r2, [r3, #0]

}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	20025a10 	.word	0x20025a10

08003024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003032:	2b00      	cmp	r3, #0
 8003034:	db0b      	blt.n	800304e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003036:	79fb      	ldrb	r3, [r7, #7]
 8003038:	f003 021f 	and.w	r2, r3, #31
 800303c:	4907      	ldr	r1, [pc, #28]	@ (800305c <__NVIC_EnableIRQ+0x38>)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	095b      	lsrs	r3, r3, #5
 8003044:	2001      	movs	r0, #1
 8003046:	fa00 f202 	lsl.w	r2, r0, r2
 800304a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	e000e100 	.word	0xe000e100

08003060 <Timer7Init>:

TIM_HandleTypeDef htim7;



void Timer7Init(){
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0

	__HAL_RCC_TIM7_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	607b      	str	r3, [r7, #4]
 800306a:	4b1b      	ldr	r3, [pc, #108]	@ (80030d8 <Timer7Init+0x78>)
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	4a1a      	ldr	r2, [pc, #104]	@ (80030d8 <Timer7Init+0x78>)
 8003070:	f043 0320 	orr.w	r3, r3, #32
 8003074:	6413      	str	r3, [r2, #64]	@ 0x40
 8003076:	4b18      	ldr	r3, [pc, #96]	@ (80030d8 <Timer7Init+0x78>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	f003 0320 	and.w	r3, r3, #32
 800307e:	607b      	str	r3, [r7, #4]
 8003080:	687b      	ldr	r3, [r7, #4]

	//HAL code below
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003082:	f107 0308 	add.w	r3, r7, #8
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	605a      	str	r2, [r3, #4]

	htim7.Instance = TIM7;
 800308c:	4b13      	ldr	r3, [pc, #76]	@ (80030dc <Timer7Init+0x7c>)
 800308e:	4a14      	ldr	r2, [pc, #80]	@ (80030e0 <Timer7Init+0x80>)
 8003090:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = PSC_VAL;
 8003092:	4b12      	ldr	r3, [pc, #72]	@ (80030dc <Timer7Init+0x7c>)
 8003094:	f643 023f 	movw	r2, #14399	@ 0x383f
 8003098:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800309a:	4b10      	ldr	r3, [pc, #64]	@ (80030dc <Timer7Init+0x7c>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = ARR_VAL;
 80030a0:	4b0e      	ldr	r3, [pc, #56]	@ (80030dc <Timer7Init+0x7c>)
 80030a2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80030a6:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80030a8:	4b0c      	ldr	r3, [pc, #48]	@ (80030dc <Timer7Init+0x7c>)
 80030aa:	2280      	movs	r2, #128	@ 0x80
 80030ac:	619a      	str	r2, [r3, #24]

	HAL_TIM_Base_Init(&htim7);
 80030ae:	480b      	ldr	r0, [pc, #44]	@ (80030dc <Timer7Init+0x7c>)
 80030b0:	f004 fbe0 	bl	8007874 <HAL_TIM_Base_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030b4:	2300      	movs	r3, #0
 80030b6:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]

	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 80030bc:	f107 0308 	add.w	r3, r7, #8
 80030c0:	4619      	mov	r1, r3
 80030c2:	4806      	ldr	r0, [pc, #24]	@ (80030dc <Timer7Init+0x7c>)
 80030c4:	f004 fdc6 	bl	8007c54 <HAL_TIMEx_MasterConfigSynchronization>

	NVIC_EnableIRQ(TIM7_IRQn);
 80030c8:	2037      	movs	r0, #55	@ 0x37
 80030ca:	f7ff ffab 	bl	8003024 <__NVIC_EnableIRQ>

}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40023800 	.word	0x40023800
 80030dc:	20025a14 	.word	0x20025a14
 80030e0:	40001400 	.word	0x40001400

080030e4 <Timer7DeInit>:


void Timer7DeInit(){
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0

	HAL_TIM_Base_DeInit(&htim7);
 80030e8:	4802      	ldr	r0, [pc, #8]	@ (80030f4 <Timer7DeInit+0x10>)
 80030ea:	f004 fc12 	bl	8007912 <HAL_TIM_Base_DeInit>

}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20025a14 	.word	0x20025a14

080030f8 <StartTimer>:


void StartTimer(){
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0

	Timer7Init();
 80030fc:	f7ff ffb0 	bl	8003060 <Timer7Init>

	TIM_ClearInterruptFlag();
 8003100:	f000 f81c 	bl	800313c <TIM_ClearInterruptFlag>



	HAL_TIM_Base_Start_IT(&htim7);
 8003104:	4802      	ldr	r0, [pc, #8]	@ (8003110 <StartTimer+0x18>)
 8003106:	f004 fc59 	bl	80079bc <HAL_TIM_Base_Start_IT>

}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20025a14 	.word	0x20025a14

08003114 <StopTimer>:


uint16_t StopTimer(){
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop_IT(&htim7);
 800311a:	4807      	ldr	r0, [pc, #28]	@ (8003138 <StopTimer+0x24>)
 800311c:	f004 fcbe 	bl	8007a9c <HAL_TIM_Base_Stop_IT>

	uint16_t c = __HAL_TIM_GET_COUNTER(&htim7);
 8003120:	4b05      	ldr	r3, [pc, #20]	@ (8003138 <StopTimer+0x24>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	80fb      	strh	r3, [r7, #6]

	Timer7DeInit();
 8003128:	f7ff ffdc 	bl	80030e4 <Timer7DeInit>

	return c;
 800312c:	88fb      	ldrh	r3, [r7, #6]

}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20025a14 	.word	0x20025a14

0800313c <TIM_ClearInterruptFlag>:


void TIM_ClearInterruptFlag(){
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0

	__HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 8003140:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <TIM_ClearInterruptFlag+0x18>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f06f 0201 	mvn.w	r2, #1
 8003148:	611a      	str	r2, [r3, #16]

}
 800314a:	bf00      	nop
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	20025a14 	.word	0x20025a14

08003158 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800315c:	f000 f9fe 	bl	800355c <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8003160:	20ca      	movs	r0, #202	@ 0xca
 8003162:	f000 f943 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8003166:	20c3      	movs	r0, #195	@ 0xc3
 8003168:	f000 f94d 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 800316c:	2008      	movs	r0, #8
 800316e:	f000 f94a 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8003172:	2050      	movs	r0, #80	@ 0x50
 8003174:	f000 f947 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8003178:	20cf      	movs	r0, #207	@ 0xcf
 800317a:	f000 f937 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 800317e:	2000      	movs	r0, #0
 8003180:	f000 f941 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8003184:	20c1      	movs	r0, #193	@ 0xc1
 8003186:	f000 f93e 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 800318a:	2030      	movs	r0, #48	@ 0x30
 800318c:	f000 f93b 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8003190:	20ed      	movs	r0, #237	@ 0xed
 8003192:	f000 f92b 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8003196:	2064      	movs	r0, #100	@ 0x64
 8003198:	f000 f935 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 800319c:	2003      	movs	r0, #3
 800319e:	f000 f932 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 80031a2:	2012      	movs	r0, #18
 80031a4:	f000 f92f 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 80031a8:	2081      	movs	r0, #129	@ 0x81
 80031aa:	f000 f92c 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 80031ae:	20e8      	movs	r0, #232	@ 0xe8
 80031b0:	f000 f91c 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 80031b4:	2085      	movs	r0, #133	@ 0x85
 80031b6:	f000 f926 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80031ba:	2000      	movs	r0, #0
 80031bc:	f000 f923 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80031c0:	2078      	movs	r0, #120	@ 0x78
 80031c2:	f000 f920 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 80031c6:	20cb      	movs	r0, #203	@ 0xcb
 80031c8:	f000 f910 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 80031cc:	2039      	movs	r0, #57	@ 0x39
 80031ce:	f000 f91a 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 80031d2:	202c      	movs	r0, #44	@ 0x2c
 80031d4:	f000 f917 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80031d8:	2000      	movs	r0, #0
 80031da:	f000 f914 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 80031de:	2034      	movs	r0, #52	@ 0x34
 80031e0:	f000 f911 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 80031e4:	2002      	movs	r0, #2
 80031e6:	f000 f90e 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 80031ea:	20f7      	movs	r0, #247	@ 0xf7
 80031ec:	f000 f8fe 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 80031f0:	2020      	movs	r0, #32
 80031f2:	f000 f908 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 80031f6:	20ea      	movs	r0, #234	@ 0xea
 80031f8:	f000 f8f8 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80031fc:	2000      	movs	r0, #0
 80031fe:	f000 f902 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8003202:	2000      	movs	r0, #0
 8003204:	f000 f8ff 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8003208:	20b1      	movs	r0, #177	@ 0xb1
 800320a:	f000 f8ef 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800320e:	2000      	movs	r0, #0
 8003210:	f000 f8f9 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8003214:	201b      	movs	r0, #27
 8003216:	f000 f8f6 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 800321a:	20b6      	movs	r0, #182	@ 0xb6
 800321c:	f000 f8e6 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8003220:	200a      	movs	r0, #10
 8003222:	f000 f8f0 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8003226:	20a2      	movs	r0, #162	@ 0xa2
 8003228:	f000 f8ed 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 800322c:	20c0      	movs	r0, #192	@ 0xc0
 800322e:	f000 f8dd 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8003232:	2010      	movs	r0, #16
 8003234:	f000 f8e7 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8003238:	20c1      	movs	r0, #193	@ 0xc1
 800323a:	f000 f8d7 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800323e:	2010      	movs	r0, #16
 8003240:	f000 f8e1 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8003244:	20c5      	movs	r0, #197	@ 0xc5
 8003246:	f000 f8d1 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 800324a:	2045      	movs	r0, #69	@ 0x45
 800324c:	f000 f8db 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8003250:	2015      	movs	r0, #21
 8003252:	f000 f8d8 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8003256:	20c7      	movs	r0, #199	@ 0xc7
 8003258:	f000 f8c8 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 800325c:	2090      	movs	r0, #144	@ 0x90
 800325e:	f000 f8d2 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8003262:	2036      	movs	r0, #54	@ 0x36
 8003264:	f000 f8c2 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8003268:	20c8      	movs	r0, #200	@ 0xc8
 800326a:	f000 f8cc 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 800326e:	20f2      	movs	r0, #242	@ 0xf2
 8003270:	f000 f8bc 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8003274:	2000      	movs	r0, #0
 8003276:	f000 f8c6 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 800327a:	20b0      	movs	r0, #176	@ 0xb0
 800327c:	f000 f8b6 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8003280:	20c2      	movs	r0, #194	@ 0xc2
 8003282:	f000 f8c0 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8003286:	20b6      	movs	r0, #182	@ 0xb6
 8003288:	f000 f8b0 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 800328c:	200a      	movs	r0, #10
 800328e:	f000 f8ba 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8003292:	20a7      	movs	r0, #167	@ 0xa7
 8003294:	f000 f8b7 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8003298:	2027      	movs	r0, #39	@ 0x27
 800329a:	f000 f8b4 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 800329e:	2004      	movs	r0, #4
 80032a0:	f000 f8b1 	bl	8003406 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 80032a4:	202a      	movs	r0, #42	@ 0x2a
 80032a6:	f000 f8a1 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80032aa:	2000      	movs	r0, #0
 80032ac:	f000 f8ab 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f000 f8a8 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80032b6:	2000      	movs	r0, #0
 80032b8:	f000 f8a5 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 80032bc:	20ef      	movs	r0, #239	@ 0xef
 80032be:	f000 f8a2 	bl	8003406 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 80032c2:	202b      	movs	r0, #43	@ 0x2b
 80032c4:	f000 f892 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80032c8:	2000      	movs	r0, #0
 80032ca:	f000 f89c 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80032ce:	2000      	movs	r0, #0
 80032d0:	f000 f899 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 80032d4:	2001      	movs	r0, #1
 80032d6:	f000 f896 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 80032da:	203f      	movs	r0, #63	@ 0x3f
 80032dc:	f000 f893 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 80032e0:	20f6      	movs	r0, #246	@ 0xf6
 80032e2:	f000 f883 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80032e6:	2001      	movs	r0, #1
 80032e8:	f000 f88d 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80032ec:	2000      	movs	r0, #0
 80032ee:	f000 f88a 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 80032f2:	2006      	movs	r0, #6
 80032f4:	f000 f887 	bl	8003406 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 80032f8:	202c      	movs	r0, #44	@ 0x2c
 80032fa:	f000 f877 	bl	80033ec <ili9341_Write_Reg>
  LCD_Delay(200);
 80032fe:	20c8      	movs	r0, #200	@ 0xc8
 8003300:	f000 f9e8 	bl	80036d4 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8003304:	2026      	movs	r0, #38	@ 0x26
 8003306:	f000 f871 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800330a:	2001      	movs	r0, #1
 800330c:	f000 f87b 	bl	8003406 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8003310:	20e0      	movs	r0, #224	@ 0xe0
 8003312:	f000 f86b 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8003316:	200f      	movs	r0, #15
 8003318:	f000 f875 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 800331c:	2029      	movs	r0, #41	@ 0x29
 800331e:	f000 f872 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8003322:	2024      	movs	r0, #36	@ 0x24
 8003324:	f000 f86f 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8003328:	200c      	movs	r0, #12
 800332a:	f000 f86c 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800332e:	200e      	movs	r0, #14
 8003330:	f000 f869 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8003334:	2009      	movs	r0, #9
 8003336:	f000 f866 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 800333a:	204e      	movs	r0, #78	@ 0x4e
 800333c:	f000 f863 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8003340:	2078      	movs	r0, #120	@ 0x78
 8003342:	f000 f860 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8003346:	203c      	movs	r0, #60	@ 0x3c
 8003348:	f000 f85d 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800334c:	2009      	movs	r0, #9
 800334e:	f000 f85a 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8003352:	2013      	movs	r0, #19
 8003354:	f000 f857 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8003358:	2005      	movs	r0, #5
 800335a:	f000 f854 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 800335e:	2017      	movs	r0, #23
 8003360:	f000 f851 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8003364:	2011      	movs	r0, #17
 8003366:	f000 f84e 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800336a:	2000      	movs	r0, #0
 800336c:	f000 f84b 	bl	8003406 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8003370:	20e1      	movs	r0, #225	@ 0xe1
 8003372:	f000 f83b 	bl	80033ec <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8003376:	2000      	movs	r0, #0
 8003378:	f000 f845 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 800337c:	2016      	movs	r0, #22
 800337e:	f000 f842 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8003382:	201b      	movs	r0, #27
 8003384:	f000 f83f 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8003388:	2004      	movs	r0, #4
 800338a:	f000 f83c 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 800338e:	2011      	movs	r0, #17
 8003390:	f000 f839 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8003394:	2007      	movs	r0, #7
 8003396:	f000 f836 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 800339a:	2031      	movs	r0, #49	@ 0x31
 800339c:	f000 f833 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80033a0:	2033      	movs	r0, #51	@ 0x33
 80033a2:	f000 f830 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80033a6:	2042      	movs	r0, #66	@ 0x42
 80033a8:	f000 f82d 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80033ac:	2005      	movs	r0, #5
 80033ae:	f000 f82a 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80033b2:	200c      	movs	r0, #12
 80033b4:	f000 f827 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 80033b8:	200a      	movs	r0, #10
 80033ba:	f000 f824 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 80033be:	2028      	movs	r0, #40	@ 0x28
 80033c0:	f000 f821 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 80033c4:	202f      	movs	r0, #47	@ 0x2f
 80033c6:	f000 f81e 	bl	8003406 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 80033ca:	200f      	movs	r0, #15
 80033cc:	f000 f81b 	bl	8003406 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 80033d0:	2011      	movs	r0, #17
 80033d2:	f000 f80b 	bl	80033ec <ili9341_Write_Reg>
  LCD_Delay(200);
 80033d6:	20c8      	movs	r0, #200	@ 0xc8
 80033d8:	f000 f97c 	bl	80036d4 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 80033dc:	2029      	movs	r0, #41	@ 0x29
 80033de:	f000 f805 	bl	80033ec <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 80033e2:	202c      	movs	r0, #44	@ 0x2c
 80033e4:	f000 f802 	bl	80033ec <ili9341_Write_Reg>
}
 80033e8:	bf00      	nop
 80033ea:	bd80      	pop	{r7, pc}

080033ec <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 f949 	bl	8003690 <LCD_IO_WriteReg>
}
 80033fe:	bf00      	nop
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b082      	sub	sp, #8
 800340a:	af00      	add	r7, sp, #0
 800340c:	4603      	mov	r3, r0
 800340e:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f91a 	bl	800364c <LCD_IO_WriteData>
}
 8003418:	bf00      	nop
 800341a:	3708      	adds	r7, #8
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8003424:	4819      	ldr	r0, [pc, #100]	@ (800348c <SPI_Init+0x6c>)
 8003426:	f004 f93a 	bl	800769e <HAL_SPI_GetState>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d12b      	bne.n	8003488 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8003430:	4b16      	ldr	r3, [pc, #88]	@ (800348c <SPI_Init+0x6c>)
 8003432:	4a17      	ldr	r2, [pc, #92]	@ (8003490 <SPI_Init+0x70>)
 8003434:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003436:	4b15      	ldr	r3, [pc, #84]	@ (800348c <SPI_Init+0x6c>)
 8003438:	2218      	movs	r2, #24
 800343a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 800343c:	4b13      	ldr	r3, [pc, #76]	@ (800348c <SPI_Init+0x6c>)
 800343e:	2200      	movs	r2, #0
 8003440:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8003442:	4b12      	ldr	r3, [pc, #72]	@ (800348c <SPI_Init+0x6c>)
 8003444:	2200      	movs	r2, #0
 8003446:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8003448:	4b10      	ldr	r3, [pc, #64]	@ (800348c <SPI_Init+0x6c>)
 800344a:	2200      	movs	r2, #0
 800344c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800344e:	4b0f      	ldr	r3, [pc, #60]	@ (800348c <SPI_Init+0x6c>)
 8003450:	2200      	movs	r2, #0
 8003452:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8003454:	4b0d      	ldr	r3, [pc, #52]	@ (800348c <SPI_Init+0x6c>)
 8003456:	2207      	movs	r2, #7
 8003458:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800345a:	4b0c      	ldr	r3, [pc, #48]	@ (800348c <SPI_Init+0x6c>)
 800345c:	2200      	movs	r2, #0
 800345e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8003460:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <SPI_Init+0x6c>)
 8003462:	2200      	movs	r2, #0
 8003464:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8003466:	4b09      	ldr	r3, [pc, #36]	@ (800348c <SPI_Init+0x6c>)
 8003468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800346e:	4b07      	ldr	r3, [pc, #28]	@ (800348c <SPI_Init+0x6c>)
 8003470:	2200      	movs	r2, #0
 8003472:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8003474:	4b05      	ldr	r3, [pc, #20]	@ (800348c <SPI_Init+0x6c>)
 8003476:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800347a:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 800347c:	4803      	ldr	r0, [pc, #12]	@ (800348c <SPI_Init+0x6c>)
 800347e:	f000 f833 	bl	80034e8 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8003482:	4802      	ldr	r0, [pc, #8]	@ (800348c <SPI_Init+0x6c>)
 8003484:	f003 ff16 	bl	80072b4 <HAL_SPI_Init>
  }
}
 8003488:	bf00      	nop
 800348a:	bd80      	pop	{r7, pc}
 800348c:	20025a5c 	.word	0x20025a5c
 8003490:	40015000 	.word	0x40015000

08003494 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80034a2:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <SPI_Write+0x34>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	1db9      	adds	r1, r7, #6
 80034a8:	2201      	movs	r2, #1
 80034aa:	4808      	ldr	r0, [pc, #32]	@ (80034cc <SPI_Write+0x38>)
 80034ac:	f003 ffb3 	bl	8007416 <HAL_SPI_Transmit>
 80034b0:	4603      	mov	r3, r0
 80034b2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 80034ba:	f000 f809 	bl	80034d0 <SPI_Error>
  }
}
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	20000014 	.word	0x20000014
 80034cc:	20025a5c 	.word	0x20025a5c

080034d0 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80034d4:	4803      	ldr	r0, [pc, #12]	@ (80034e4 <SPI_Error+0x14>)
 80034d6:	f003 ff76 	bl	80073c6 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 80034da:	f7ff ffa1 	bl	8003420 <SPI_Init>
}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20025a5c 	.word	0x20025a5c

080034e8 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08a      	sub	sp, #40	@ 0x28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 80034f0:	2300      	movs	r3, #0
 80034f2:	613b      	str	r3, [r7, #16]
 80034f4:	4b17      	ldr	r3, [pc, #92]	@ (8003554 <SPI_MspInit+0x6c>)
 80034f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f8:	4a16      	ldr	r2, [pc, #88]	@ (8003554 <SPI_MspInit+0x6c>)
 80034fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8003500:	4b14      	ldr	r3, [pc, #80]	@ (8003554 <SPI_MspInit+0x6c>)
 8003502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003504:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	4b10      	ldr	r3, [pc, #64]	@ (8003554 <SPI_MspInit+0x6c>)
 8003512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003514:	4a0f      	ldr	r2, [pc, #60]	@ (8003554 <SPI_MspInit+0x6c>)
 8003516:	f043 0320 	orr.w	r3, r3, #32
 800351a:	6313      	str	r3, [r2, #48]	@ 0x30
 800351c:	4b0d      	ldr	r3, [pc, #52]	@ (8003554 <SPI_MspInit+0x6c>)
 800351e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8003528:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800352c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800352e:	2302      	movs	r3, #2
 8003530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8003532:	2302      	movs	r3, #2
 8003534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8003536:	2301      	movs	r3, #1
 8003538:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800353a:	2305      	movs	r3, #5
 800353c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800353e:	f107 0314 	add.w	r3, r7, #20
 8003542:	4619      	mov	r1, r3
 8003544:	4804      	ldr	r0, [pc, #16]	@ (8003558 <SPI_MspInit+0x70>)
 8003546:	f001 f9fb 	bl	8004940 <HAL_GPIO_Init>
}
 800354a:	bf00      	nop
 800354c:	3728      	adds	r7, #40	@ 0x28
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	40023800 	.word	0x40023800
 8003558:	40021400 	.word	0x40021400

0800355c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b088      	sub	sp, #32
 8003560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8003562:	4b36      	ldr	r3, [pc, #216]	@ (800363c <LCD_IO_Init+0xe0>)
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d164      	bne.n	8003634 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800356a:	4b34      	ldr	r3, [pc, #208]	@ (800363c <LCD_IO_Init+0xe0>)
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8003570:	2300      	movs	r3, #0
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	4b32      	ldr	r3, [pc, #200]	@ (8003640 <LCD_IO_Init+0xe4>)
 8003576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003578:	4a31      	ldr	r2, [pc, #196]	@ (8003640 <LCD_IO_Init+0xe4>)
 800357a:	f043 0308 	orr.w	r3, r3, #8
 800357e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003580:	4b2f      	ldr	r3, [pc, #188]	@ (8003640 <LCD_IO_Init+0xe4>)
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	f003 0308 	and.w	r3, r3, #8
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800358c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003590:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003592:	2301      	movs	r3, #1
 8003594:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800359a:	2302      	movs	r3, #2
 800359c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	4619      	mov	r1, r3
 80035a4:	4827      	ldr	r0, [pc, #156]	@ (8003644 <LCD_IO_Init+0xe8>)
 80035a6:	f001 f9cb 	bl	8004940 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	607b      	str	r3, [r7, #4]
 80035ae:	4b24      	ldr	r3, [pc, #144]	@ (8003640 <LCD_IO_Init+0xe4>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b2:	4a23      	ldr	r2, [pc, #140]	@ (8003640 <LCD_IO_Init+0xe4>)
 80035b4:	f043 0308 	orr.w	r3, r3, #8
 80035b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ba:	4b21      	ldr	r3, [pc, #132]	@ (8003640 <LCD_IO_Init+0xe4>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	607b      	str	r3, [r7, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80035c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80035cc:	2301      	movs	r3, #1
 80035ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80035d0:	2300      	movs	r3, #0
 80035d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80035d4:	2302      	movs	r3, #2
 80035d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80035d8:	f107 030c 	add.w	r3, r7, #12
 80035dc:	4619      	mov	r1, r3
 80035de:	4819      	ldr	r0, [pc, #100]	@ (8003644 <LCD_IO_Init+0xe8>)
 80035e0:	f001 f9ae 	bl	8004940 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80035e4:	2300      	movs	r3, #0
 80035e6:	603b      	str	r3, [r7, #0]
 80035e8:	4b15      	ldr	r3, [pc, #84]	@ (8003640 <LCD_IO_Init+0xe4>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	4a14      	ldr	r2, [pc, #80]	@ (8003640 <LCD_IO_Init+0xe4>)
 80035ee:	f043 0304 	orr.w	r3, r3, #4
 80035f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f4:	4b12      	ldr	r3, [pc, #72]	@ (8003640 <LCD_IO_Init+0xe4>)
 80035f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	603b      	str	r3, [r7, #0]
 80035fe:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8003600:	2304      	movs	r3, #4
 8003602:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003604:	2301      	movs	r3, #1
 8003606:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003608:	2300      	movs	r3, #0
 800360a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800360c:	2302      	movs	r3, #2
 800360e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003610:	f107 030c 	add.w	r3, r7, #12
 8003614:	4619      	mov	r1, r3
 8003616:	480c      	ldr	r0, [pc, #48]	@ (8003648 <LCD_IO_Init+0xec>)
 8003618:	f001 f992 	bl	8004940 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 800361c:	2200      	movs	r2, #0
 800361e:	2104      	movs	r1, #4
 8003620:	4809      	ldr	r0, [pc, #36]	@ (8003648 <LCD_IO_Init+0xec>)
 8003622:	f001 fc45 	bl	8004eb0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8003626:	2201      	movs	r2, #1
 8003628:	2104      	movs	r1, #4
 800362a:	4807      	ldr	r0, [pc, #28]	@ (8003648 <LCD_IO_Init+0xec>)
 800362c:	f001 fc40 	bl	8004eb0 <HAL_GPIO_WritePin>

    SPI_Init();
 8003630:	f7ff fef6 	bl	8003420 <SPI_Init>
  }
}
 8003634:	bf00      	nop
 8003636:	3720      	adds	r7, #32
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	20025ab4 	.word	0x20025ab4
 8003640:	40023800 	.word	0x40023800
 8003644:	40020c00 	.word	0x40020c00
 8003648:	40020800 	.word	0x40020800

0800364c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	4603      	mov	r3, r0
 8003654:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003656:	2201      	movs	r2, #1
 8003658:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800365c:	480a      	ldr	r0, [pc, #40]	@ (8003688 <LCD_IO_WriteData+0x3c>)
 800365e:	f001 fc27 	bl	8004eb0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8003662:	2200      	movs	r2, #0
 8003664:	2104      	movs	r1, #4
 8003666:	4809      	ldr	r0, [pc, #36]	@ (800368c <LCD_IO_WriteData+0x40>)
 8003668:	f001 fc22 	bl	8004eb0 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 800366c:	88fb      	ldrh	r3, [r7, #6]
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff ff10 	bl	8003494 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003674:	2201      	movs	r2, #1
 8003676:	2104      	movs	r1, #4
 8003678:	4804      	ldr	r0, [pc, #16]	@ (800368c <LCD_IO_WriteData+0x40>)
 800367a:	f001 fc19 	bl	8004eb0 <HAL_GPIO_WritePin>
}
 800367e:	bf00      	nop
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	40020c00 	.word	0x40020c00
 800368c:	40020800 	.word	0x40020800

08003690 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800369a:	2200      	movs	r2, #0
 800369c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80036a0:	480a      	ldr	r0, [pc, #40]	@ (80036cc <LCD_IO_WriteReg+0x3c>)
 80036a2:	f001 fc05 	bl	8004eb0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80036a6:	2200      	movs	r2, #0
 80036a8:	2104      	movs	r1, #4
 80036aa:	4809      	ldr	r0, [pc, #36]	@ (80036d0 <LCD_IO_WriteReg+0x40>)
 80036ac:	f001 fc00 	bl	8004eb0 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff feed 	bl	8003494 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80036ba:	2201      	movs	r2, #1
 80036bc:	2104      	movs	r1, #4
 80036be:	4804      	ldr	r0, [pc, #16]	@ (80036d0 <LCD_IO_WriteReg+0x40>)
 80036c0:	f001 fbf6 	bl	8004eb0 <HAL_GPIO_WritePin>
}
 80036c4:	bf00      	nop
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40020c00 	.word	0x40020c00
 80036d0:	40020800 	.word	0x40020800

080036d4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 ff83 	bl	80045e8 <HAL_Delay>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036ee:	f000 ff09 	bl	8004504 <HAL_Init>

  // The default system configuration function is "suspect" so we need to make our own clock configuration
  // Note - You, the developer, MAY have to play with some of this configuration as you progress in your project
  SystemClockOverride();
 80036f2:	f000 f817 	bl	8003724 <SystemClockOverride>

  ApplicationInit(); // Initializes the LCD functionality
 80036f6:	f7fc fef1 	bl	80004dc <ApplicationInit>

  LCD_Visual_Demo();
 80036fa:	f7fc ff09 	bl	8000510 <LCD_Visual_Demo>

//  StartTimer();

  HAL_Delay(50);
 80036fe:	2032      	movs	r0, #50	@ 0x32
 8003700:	f000 ff72 	bl	80045e8 <HAL_Delay>
  // Un-comment the below function after setting COMPILE_TOUCH to 1 in stmpe811.h
  //LCD_Touch_Polling_Demo(); // This function Will not return

  while (1)
  {
	  if(ReturnEnd()){
 8003704:	f7ff fc72 	bl	8002fec <ReturnEnd>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <main+0x2a>

		  DrawEndScreen();
 800370e:	f7ff fab3 	bl	8002c78 <DrawEndScreen>

		  break;
 8003712:	e003      	b.n	800371c <main+0x32>
		  //end of program. Press the reset button to play again
	  }

	  HAL_Delay(50);
 8003714:	2032      	movs	r0, #50	@ 0x32
 8003716:	f000 ff67 	bl	80045e8 <HAL_Delay>
	  if(ReturnEnd()){
 800371a:	e7f3      	b.n	8003704 <main+0x1a>
 800371c:	2300      	movs	r3, #0
  }

}
 800371e:	4618      	mov	r0, r3
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b092      	sub	sp, #72	@ 0x48
 8003728:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	603b      	str	r3, [r7, #0]
 800372e:	4b1c      	ldr	r3, [pc, #112]	@ (80037a0 <SystemClockOverride+0x7c>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	4a1b      	ldr	r2, [pc, #108]	@ (80037a0 <SystemClockOverride+0x7c>)
 8003734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003738:	6413      	str	r3, [r2, #64]	@ 0x40
 800373a:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <SystemClockOverride+0x7c>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003742:	603b      	str	r3, [r7, #0]
 8003744:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003746:	2301      	movs	r3, #1
 8003748:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800374a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800374e:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003750:	2302      	movs	r3, #2
 8003752:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003754:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003758:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 800375a:	2308      	movs	r3, #8
 800375c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 800375e:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003762:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003764:	2302      	movs	r3, #2
 8003766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003768:	2307      	movs	r3, #7
 800376a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800376c:	1d3b      	adds	r3, r7, #4
 800376e:	4618      	mov	r0, r3
 8003770:	f002 feb2 	bl	80064d8 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8003774:	230f      	movs	r3, #15
 8003776:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003778:	2302      	movs	r3, #2
 800377a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800377c:	2300      	movs	r3, #0
 800377e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003780:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003784:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003786:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800378a:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 800378c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003790:	2105      	movs	r1, #5
 8003792:	4618      	mov	r0, r3
 8003794:	f003 f918 	bl	80069c8 <HAL_RCC_ClockConfig>
}
 8003798:	bf00      	nop
 800379a:	3748      	adds	r7, #72	@ 0x48
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40023800 	.word	0x40023800

080037a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80037a8:	b672      	cpsid	i
}
 80037aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80037ac:	bf00      	nop
 80037ae:	e7fd      	b.n	80037ac <Error_Handler+0x8>

080037b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	4b10      	ldr	r3, [pc, #64]	@ (80037fc <HAL_MspInit+0x4c>)
 80037bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037be:	4a0f      	ldr	r2, [pc, #60]	@ (80037fc <HAL_MspInit+0x4c>)
 80037c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80037c6:	4b0d      	ldr	r3, [pc, #52]	@ (80037fc <HAL_MspInit+0x4c>)
 80037c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ce:	607b      	str	r3, [r7, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	2300      	movs	r3, #0
 80037d4:	603b      	str	r3, [r7, #0]
 80037d6:	4b09      	ldr	r3, [pc, #36]	@ (80037fc <HAL_MspInit+0x4c>)
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	4a08      	ldr	r2, [pc, #32]	@ (80037fc <HAL_MspInit+0x4c>)
 80037dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037e2:	4b06      	ldr	r3, [pc, #24]	@ (80037fc <HAL_MspInit+0x4c>)
 80037e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80037ee:	2007      	movs	r0, #7
 80037f0:	f001 f830 	bl	8004854 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037f4:	bf00      	nop
 80037f6:	3708      	adds	r7, #8
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40023800 	.word	0x40023800

08003800 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b08a      	sub	sp, #40	@ 0x28
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003808:	f107 0314 	add.w	r3, r7, #20
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	605a      	str	r2, [r3, #4]
 8003812:	609a      	str	r2, [r3, #8]
 8003814:	60da      	str	r2, [r3, #12]
 8003816:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a29      	ldr	r2, [pc, #164]	@ (80038c4 <HAL_I2C_MspInit+0xc4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d14b      	bne.n	80038ba <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003822:	2300      	movs	r3, #0
 8003824:	613b      	str	r3, [r7, #16]
 8003826:	4b28      	ldr	r3, [pc, #160]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	4a27      	ldr	r2, [pc, #156]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 800382c:	f043 0304 	orr.w	r3, r3, #4
 8003830:	6313      	str	r3, [r2, #48]	@ 0x30
 8003832:	4b25      	ldr	r3, [pc, #148]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 8003834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	613b      	str	r3, [r7, #16]
 800383c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800383e:	2300      	movs	r3, #0
 8003840:	60fb      	str	r3, [r7, #12]
 8003842:	4b21      	ldr	r3, [pc, #132]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	4a20      	ldr	r2, [pc, #128]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	6313      	str	r3, [r2, #48]	@ 0x30
 800384e:	4b1e      	ldr	r3, [pc, #120]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800385a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800385e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003860:	2312      	movs	r3, #18
 8003862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003864:	2300      	movs	r3, #0
 8003866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003868:	2300      	movs	r3, #0
 800386a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800386c:	2304      	movs	r3, #4
 800386e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003870:	f107 0314 	add.w	r3, r7, #20
 8003874:	4619      	mov	r1, r3
 8003876:	4815      	ldr	r0, [pc, #84]	@ (80038cc <HAL_I2C_MspInit+0xcc>)
 8003878:	f001 f862 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800387c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003882:	2312      	movs	r3, #18
 8003884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388a:	2300      	movs	r3, #0
 800388c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800388e:	2304      	movs	r3, #4
 8003890:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8003892:	f107 0314 	add.w	r3, r7, #20
 8003896:	4619      	mov	r1, r3
 8003898:	480d      	ldr	r0, [pc, #52]	@ (80038d0 <HAL_I2C_MspInit+0xd0>)
 800389a:	f001 f851 	bl	8004940 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]
 80038a2:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	4a08      	ldr	r2, [pc, #32]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 80038a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ae:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_I2C_MspInit+0xc8>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038b6:	60bb      	str	r3, [r7, #8]
 80038b8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80038ba:	bf00      	nop
 80038bc:	3728      	adds	r7, #40	@ 0x28
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40005c00 	.word	0x40005c00
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40020800 	.word	0x40020800
 80038d0:	40020000 	.word	0x40020000

080038d4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003910 <HAL_I2C_MspDeInit+0x3c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d10f      	bne.n	8003906 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80038e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003914 <HAL_I2C_MspDeInit+0x40>)
 80038e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003914 <HAL_I2C_MspDeInit+0x40>)
 80038ec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038f0:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 80038f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80038f6:	4808      	ldr	r0, [pc, #32]	@ (8003918 <HAL_I2C_MspDeInit+0x44>)
 80038f8:	f001 f9ce 	bl	8004c98 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 80038fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003900:	4806      	ldr	r0, [pc, #24]	@ (800391c <HAL_I2C_MspDeInit+0x48>)
 8003902:	f001 f9c9 	bl	8004c98 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003906:	bf00      	nop
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40005c00 	.word	0x40005c00
 8003914:	40023800 	.word	0x40023800
 8003918:	40020800 	.word	0x40020800
 800391c:	40020000 	.word	0x40020000

08003920 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b09a      	sub	sp, #104	@ 0x68
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003928:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	605a      	str	r2, [r3, #4]
 8003932:	609a      	str	r2, [r3, #8]
 8003934:	60da      	str	r2, [r3, #12]
 8003936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003938:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800393c:	2230      	movs	r2, #48	@ 0x30
 800393e:	2100      	movs	r1, #0
 8003940:	4618      	mov	r0, r3
 8003942:	f004 fa03 	bl	8007d4c <memset>
  if(hltdc->Instance==LTDC)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a81      	ldr	r2, [pc, #516]	@ (8003b50 <HAL_LTDC_MspInit+0x230>)
 800394c:	4293      	cmp	r3, r2
 800394e:	f040 80fa 	bne.w	8003b46 <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003952:	2308      	movs	r3, #8
 8003954:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8003956:	2332      	movs	r3, #50	@ 0x32
 8003958:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800395a:	2302      	movs	r3, #2
 800395c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800395e:	2300      	movs	r3, #0
 8003960:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003966:	4618      	mov	r0, r3
 8003968:	f003 fa3a 	bl	8006de0 <HAL_RCCEx_PeriphCLKConfig>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8003972:	f7ff ff17 	bl	80037a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	623b      	str	r3, [r7, #32]
 800397a:	4b76      	ldr	r3, [pc, #472]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 800397c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397e:	4a75      	ldr	r2, [pc, #468]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003980:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003984:	6453      	str	r3, [r2, #68]	@ 0x44
 8003986:	4b73      	ldr	r3, [pc, #460]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800398e:	623b      	str	r3, [r7, #32]
 8003990:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	61fb      	str	r3, [r7, #28]
 8003996:	4b6f      	ldr	r3, [pc, #444]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399a:	4a6e      	ldr	r2, [pc, #440]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 800399c:	f043 0320 	orr.w	r3, r3, #32
 80039a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a6:	f003 0320 	and.w	r3, r3, #32
 80039aa:	61fb      	str	r3, [r7, #28]
 80039ac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ae:	2300      	movs	r3, #0
 80039b0:	61bb      	str	r3, [r7, #24]
 80039b2:	4b68      	ldr	r3, [pc, #416]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b6:	4a67      	ldr	r2, [pc, #412]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80039be:	4b65      	ldr	r3, [pc, #404]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	61bb      	str	r3, [r7, #24]
 80039c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ca:	2300      	movs	r3, #0
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	4b61      	ldr	r3, [pc, #388]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d2:	4a60      	ldr	r2, [pc, #384]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039d4:	f043 0302 	orr.w	r3, r3, #2
 80039d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039da:	4b5e      	ldr	r3, [pc, #376]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80039e6:	2300      	movs	r3, #0
 80039e8:	613b      	str	r3, [r7, #16]
 80039ea:	4b5a      	ldr	r3, [pc, #360]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ee:	4a59      	ldr	r2, [pc, #356]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80039f6:	4b57      	ldr	r3, [pc, #348]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039fe:	613b      	str	r3, [r7, #16]
 8003a00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	4b53      	ldr	r3, [pc, #332]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0a:	4a52      	ldr	r2, [pc, #328]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003a0c:	f043 0304 	orr.w	r3, r3, #4
 8003a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a12:	4b50      	ldr	r3, [pc, #320]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	60fb      	str	r3, [r7, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	4b4c      	ldr	r3, [pc, #304]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a26:	4a4b      	ldr	r2, [pc, #300]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003a28:	f043 0308 	orr.w	r3, r3, #8
 8003a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a2e:	4b49      	ldr	r3, [pc, #292]	@ (8003b54 <HAL_LTDC_MspInit+0x234>)
 8003a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a32:	f003 0308 	and.w	r3, r3, #8
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8003a3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a3e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a40:	2302      	movs	r3, #2
 8003a42:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	2300      	movs	r3, #0
 8003a46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a4c:	230e      	movs	r3, #14
 8003a4e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003a50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a54:	4619      	mov	r1, r3
 8003a56:	4840      	ldr	r0, [pc, #256]	@ (8003b58 <HAL_LTDC_MspInit+0x238>)
 8003a58:	f000 ff72 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8003a5c:	f641 0358 	movw	r3, #6232	@ 0x1858
 8003a60:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a62:	2302      	movs	r3, #2
 8003a64:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a6e:	230e      	movs	r3, #14
 8003a70:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a72:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a76:	4619      	mov	r1, r3
 8003a78:	4838      	ldr	r0, [pc, #224]	@ (8003b5c <HAL_LTDC_MspInit+0x23c>)
 8003a7a:	f000 ff61 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a82:	2302      	movs	r3, #2
 8003a84:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003a8e:	2309      	movs	r3, #9
 8003a90:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a96:	4619      	mov	r1, r3
 8003a98:	4831      	ldr	r0, [pc, #196]	@ (8003b60 <HAL_LTDC_MspInit+0x240>)
 8003a9a:	f000 ff51 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8003a9e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003aa2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aac:	2300      	movs	r3, #0
 8003aae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003ab0:	230e      	movs	r3, #14
 8003ab2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ab4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003ab8:	4619      	mov	r1, r3
 8003aba:	4829      	ldr	r0, [pc, #164]	@ (8003b60 <HAL_LTDC_MspInit+0x240>)
 8003abc:	f000 ff40 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8003ac0:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8003ac4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003ad2:	230e      	movs	r3, #14
 8003ad4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003ad6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003ada:	4619      	mov	r1, r3
 8003adc:	4821      	ldr	r0, [pc, #132]	@ (8003b64 <HAL_LTDC_MspInit+0x244>)
 8003ade:	f000 ff2f 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8003ae2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8003ae6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ae8:	2302      	movs	r3, #2
 8003aea:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af0:	2300      	movs	r3, #0
 8003af2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003af4:	230e      	movs	r3, #14
 8003af6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003af8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003afc:	4619      	mov	r1, r3
 8003afe:	481a      	ldr	r0, [pc, #104]	@ (8003b68 <HAL_LTDC_MspInit+0x248>)
 8003b00:	f000 ff1e 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8003b04:	2348      	movs	r3, #72	@ 0x48
 8003b06:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b08:	2302      	movs	r3, #2
 8003b0a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b10:	2300      	movs	r3, #0
 8003b12:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003b14:	230e      	movs	r3, #14
 8003b16:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4813      	ldr	r0, [pc, #76]	@ (8003b6c <HAL_LTDC_MspInit+0x24c>)
 8003b20:	f000 ff0e 	bl	8004940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8003b24:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003b28:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b32:	2300      	movs	r3, #0
 8003b34:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003b36:	2309      	movs	r3, #9
 8003b38:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4808      	ldr	r0, [pc, #32]	@ (8003b64 <HAL_LTDC_MspInit+0x244>)
 8003b42:	f000 fefd 	bl	8004940 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8003b46:	bf00      	nop
 8003b48:	3768      	adds	r7, #104	@ 0x68
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40016800 	.word	0x40016800
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40021400 	.word	0x40021400
 8003b5c:	40020000 	.word	0x40020000
 8003b60:	40020400 	.word	0x40020400
 8003b64:	40021800 	.word	0x40021800
 8003b68:	40020800 	.word	0x40020800
 8003b6c:	40020c00 	.word	0x40020c00

08003b70 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8003bac <HAL_RNG_MspInit+0x3c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d10d      	bne.n	8003b9e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb0 <HAL_RNG_MspInit+0x40>)
 8003b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8a:	4a09      	ldr	r2, [pc, #36]	@ (8003bb0 <HAL_RNG_MspInit+0x40>)
 8003b8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b90:	6353      	str	r3, [r2, #52]	@ 0x34
 8003b92:	4b07      	ldr	r3, [pc, #28]	@ (8003bb0 <HAL_RNG_MspInit+0x40>)
 8003b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8003b9e:	bf00      	nop
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	50060800 	.word	0x50060800
 8003bb0:	40023800 	.word	0x40023800

08003bb4 <HAL_RNG_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a07      	ldr	r2, [pc, #28]	@ (8003be0 <HAL_RNG_MspDeInit+0x2c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d105      	bne.n	8003bd2 <HAL_RNG_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RNG_MspDeInit 0 */

  /* USER CODE END RNG_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RNG_CLK_DISABLE();
 8003bc6:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <HAL_RNG_MspDeInit+0x30>)
 8003bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bca:	4a06      	ldr	r2, [pc, #24]	@ (8003be4 <HAL_RNG_MspDeInit+0x30>)
 8003bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bd0:	6353      	str	r3, [r2, #52]	@ 0x34
  /* USER CODE BEGIN RNG_MspDeInit 1 */

  /* USER CODE END RNG_MspDeInit 1 */
  }

}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	50060800 	.word	0x50060800
 8003be4:	40023800 	.word	0x40023800

08003be8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	@ 0x28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf0:	f107 0314 	add.w	r3, r7, #20
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	609a      	str	r2, [r3, #8]
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a19      	ldr	r2, [pc, #100]	@ (8003c6c <HAL_SPI_MspInit+0x84>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d12c      	bne.n	8003c64 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <HAL_SPI_MspInit+0x88>)
 8003c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c12:	4a17      	ldr	r2, [pc, #92]	@ (8003c70 <HAL_SPI_MspInit+0x88>)
 8003c14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <HAL_SPI_MspInit+0x88>)
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	4b11      	ldr	r3, [pc, #68]	@ (8003c70 <HAL_SPI_MspInit+0x88>)
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2e:	4a10      	ldr	r2, [pc, #64]	@ (8003c70 <HAL_SPI_MspInit+0x88>)
 8003c30:	f043 0320 	orr.w	r3, r3, #32
 8003c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c36:	4b0e      	ldr	r3, [pc, #56]	@ (8003c70 <HAL_SPI_MspInit+0x88>)
 8003c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8003c42:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8003c46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c48:	2302      	movs	r3, #2
 8003c4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c50:	2300      	movs	r3, #0
 8003c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003c54:	2305      	movs	r3, #5
 8003c56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c58:	f107 0314 	add.w	r3, r7, #20
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4805      	ldr	r0, [pc, #20]	@ (8003c74 <HAL_SPI_MspInit+0x8c>)
 8003c60:	f000 fe6e 	bl	8004940 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8003c64:	bf00      	nop
 8003c66:	3728      	adds	r7, #40	@ 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40015000 	.word	0x40015000
 8003c70:	40023800 	.word	0x40023800
 8003c74:	40021400 	.word	0x40021400

08003c78 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a08      	ldr	r2, [pc, #32]	@ (8003ca8 <HAL_SPI_MspDeInit+0x30>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d10a      	bne.n	8003ca0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8003c8a:	4b08      	ldr	r3, [pc, #32]	@ (8003cac <HAL_SPI_MspDeInit+0x34>)
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8e:	4a07      	ldr	r2, [pc, #28]	@ (8003cac <HAL_SPI_MspDeInit+0x34>)
 8003c90:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003c94:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8003c96:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8003c9a:	4805      	ldr	r0, [pc, #20]	@ (8003cb0 <HAL_SPI_MspDeInit+0x38>)
 8003c9c:	f000 fffc 	bl	8004c98 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8003ca0:	bf00      	nop
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40015000 	.word	0x40015000
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	40021400 	.word	0x40021400

08003cb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a0e      	ldr	r2, [pc, #56]	@ (8003cfc <HAL_TIM_Base_MspInit+0x48>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d115      	bne.n	8003cf2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60fb      	str	r3, [r7, #12]
 8003cca:	4b0d      	ldr	r3, [pc, #52]	@ (8003d00 <HAL_TIM_Base_MspInit+0x4c>)
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cce:	4a0c      	ldr	r2, [pc, #48]	@ (8003d00 <HAL_TIM_Base_MspInit+0x4c>)
 8003cd0:	f043 0310 	orr.w	r3, r3, #16
 8003cd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d00 <HAL_TIM_Base_MspInit+0x4c>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cda:	f003 0310 	and.w	r3, r3, #16
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	2036      	movs	r0, #54	@ 0x36
 8003ce8:	f000 fdbf 	bl	800486a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003cec:	2036      	movs	r0, #54	@ 0x36
 8003cee:	f000 fdd8 	bl	80048a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 8003cf2:	bf00      	nop
 8003cf4:	3710      	adds	r7, #16
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	40001000 	.word	0x40001000
 8003d00:	40023800 	.word	0x40023800

08003d04 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a07      	ldr	r2, [pc, #28]	@ (8003d30 <HAL_TIM_Base_MspDeInit+0x2c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d108      	bne.n	8003d28 <HAL_TIM_Base_MspDeInit+0x24>
  {
  /* USER CODE BEGIN TIM6_MspDeInit 0 */

  /* USER CODE END TIM6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM6_CLK_DISABLE();
 8003d16:	4b07      	ldr	r3, [pc, #28]	@ (8003d34 <HAL_TIM_Base_MspDeInit+0x30>)
 8003d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1a:	4a06      	ldr	r2, [pc, #24]	@ (8003d34 <HAL_TIM_Base_MspDeInit+0x30>)
 8003d1c:	f023 0310 	bic.w	r3, r3, #16
 8003d20:	6413      	str	r3, [r2, #64]	@ 0x40

    /* TIM6 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8003d22:	2036      	movs	r0, #54	@ 0x36
 8003d24:	f000 fdcb 	bl	80048be <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM6_MspDeInit 1 */

  /* USER CODE END TIM6_MspDeInit 1 */
  }

}
 8003d28:	bf00      	nop
 8003d2a:	3708      	adds	r7, #8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40001000 	.word	0x40001000
 8003d34:	40023800 	.word	0x40023800

08003d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d3c:	bf00      	nop
 8003d3e:	e7fd      	b.n	8003d3c <NMI_Handler+0x4>

08003d40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d44:	bf00      	nop
 8003d46:	e7fd      	b.n	8003d44 <HardFault_Handler+0x4>

08003d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d4c:	bf00      	nop
 8003d4e:	e7fd      	b.n	8003d4c <MemManage_Handler+0x4>

08003d50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d54:	bf00      	nop
 8003d56:	e7fd      	b.n	8003d54 <BusFault_Handler+0x4>

08003d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d5c:	bf00      	nop
 8003d5e:	e7fd      	b.n	8003d5c <UsageFault_Handler+0x4>

08003d60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d64:	bf00      	nop
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d72:	bf00      	nop
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d80:	bf00      	nop
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d8e:	f000 fc0b 	bl	80045a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d92:	bf00      	nop
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <__NVIC_EnableIRQ>:
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	db0b      	blt.n	8003dc2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	f003 021f 	and.w	r2, r3, #31
 8003db0:	4907      	ldr	r1, [pc, #28]	@ (8003dd0 <__NVIC_EnableIRQ+0x38>)
 8003db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db6:	095b      	lsrs	r3, r3, #5
 8003db8:	2001      	movs	r0, #1
 8003dba:	fa00 f202 	lsl.w	r2, r0, r2
 8003dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	e000e100 	.word	0xe000e100

08003dd4 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 1000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8003dda:	f000 f9c1 	bl	8004160 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8003dde:	f000 f981 	bl	80040e4 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003de2:	2202      	movs	r2, #2
 8003de4:	2103      	movs	r1, #3
 8003de6:	2082      	movs	r0, #130	@ 0x82
 8003de8:	f000 fa2e 	bl	8004248 <I2C3_Write>
//    HAL_Delay(5);
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8003dec:	2200      	movs	r2, #0
 8003dee:	2103      	movs	r1, #3
 8003df0:	2082      	movs	r0, #130	@ 0x82
 8003df2:	f000 fa29 	bl	8004248 <I2C3_Write>
//    HAL_Delay(2);

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8003df6:	1cba      	adds	r2, r7, #2
 8003df8:	2302      	movs	r3, #2
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	2082      	movs	r0, #130	@ 0x82
 8003dfe:	f000 fa6d 	bl	80042dc <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8003e02:	887b      	ldrh	r3, [r7, #2]
 8003e04:	021b      	lsls	r3, r3, #8
 8003e06:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8003e08:	887b      	ldrh	r3, [r7, #2]
 8003e0a:	0a1b      	lsrs	r3, r3, #8
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	88fb      	ldrh	r3, [r7, #6]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8003e14:	88fb      	ldrh	r3, [r7, #6]
 8003e16:	f640 0211 	movw	r2, #2065	@ 0x811
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d001      	beq.n	8003e22 <STMPE811_Init+0x4e>
    	return STMPE811_State_Error;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e089      	b.n	8003f36 <STMPE811_Init+0x162>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003e22:	2202      	movs	r2, #2
 8003e24:	2103      	movs	r1, #3
 8003e26:	2082      	movs	r0, #130	@ 0x82
 8003e28:	f000 fa0e 	bl	8004248 <I2C3_Write>
//    HAL_Delay(5);
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	2103      	movs	r1, #3
 8003e30:	2082      	movs	r0, #130	@ 0x82
 8003e32:	f000 fa09 	bl	8004248 <I2C3_Write>
//    HAL_Delay(2);

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003e36:	2004      	movs	r0, #4
 8003e38:	f000 f887 	bl	8003f4a <STMPE811_Read>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8003e40:	797b      	ldrb	r3, [r7, #5]
 8003e42:	f023 0301 	bic.w	r3, r3, #1
 8003e46:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8003e48:	797b      	ldrb	r3, [r7, #5]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	2104      	movs	r1, #4
 8003e4e:	2082      	movs	r0, #130	@ 0x82
 8003e50:	f000 f9fa 	bl	8004248 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003e54:	2004      	movs	r0, #4
 8003e56:	f000 f878 	bl	8003f4a <STMPE811_Read>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8003e5e:	797b      	ldrb	r3, [r7, #5]
 8003e60:	f023 0302 	bic.w	r3, r3, #2
 8003e64:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8003e66:	797b      	ldrb	r3, [r7, #5]
 8003e68:	461a      	mov	r2, r3
 8003e6a:	2104      	movs	r1, #4
 8003e6c:	2082      	movs	r0, #130	@ 0x82
 8003e6e:	f000 f9eb 	bl	8004248 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8003e72:	2249      	movs	r2, #73	@ 0x49
 8003e74:	2120      	movs	r1, #32
 8003e76:	2082      	movs	r0, #130	@ 0x82
 8003e78:	f000 f9e6 	bl	8004248 <I2C3_Write>

    /* Wait for 2 ms */
//    HAL_Delay(2);

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	2121      	movs	r1, #33	@ 0x21
 8003e80:	2082      	movs	r0, #130	@ 0x82
 8003e82:	f000 f9e1 	bl	8004248 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8003e86:	2017      	movs	r0, #23
 8003e88:	f000 f85f 	bl	8003f4a <STMPE811_Read>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8003e90:	797b      	ldrb	r3, [r7, #5]
 8003e92:	f043 031e 	orr.w	r3, r3, #30
 8003e96:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8003e98:	797b      	ldrb	r3, [r7, #5]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2117      	movs	r1, #23
 8003e9e:	2082      	movs	r0, #130	@ 0x82
 8003ea0:	f000 f9d2 	bl	8004248 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8003ea4:	229a      	movs	r2, #154	@ 0x9a
 8003ea6:	2141      	movs	r1, #65	@ 0x41
 8003ea8:	2082      	movs	r0, #130	@ 0x82
 8003eaa:	f000 f9cd 	bl	8004248 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8003eae:	2201      	movs	r2, #1
 8003eb0:	214a      	movs	r1, #74	@ 0x4a
 8003eb2:	2082      	movs	r0, #130	@ 0x82
 8003eb4:	f000 f9c8 	bl	8004248 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003eb8:	2201      	movs	r2, #1
 8003eba:	214b      	movs	r1, #75	@ 0x4b
 8003ebc:	2082      	movs	r0, #130	@ 0x82
 8003ebe:	f000 f9c3 	bl	8004248 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	214b      	movs	r1, #75	@ 0x4b
 8003ec6:	2082      	movs	r0, #130	@ 0x82
 8003ec8:	f000 f9be 	bl	8004248 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8003ecc:	2201      	movs	r2, #1
 8003ece:	2156      	movs	r1, #86	@ 0x56
 8003ed0:	2082      	movs	r0, #130	@ 0x82
 8003ed2:	f000 f9b9 	bl	8004248 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	2158      	movs	r1, #88	@ 0x58
 8003eda:	2082      	movs	r0, #130	@ 0x82
 8003edc:	f000 f9b4 	bl	8004248 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8003ee0:	2203      	movs	r2, #3
 8003ee2:	2140      	movs	r1, #64	@ 0x40
 8003ee4:	2082      	movs	r0, #130	@ 0x82
 8003ee6:	f000 f9af 	bl	8004248 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8003eea:	22ff      	movs	r2, #255	@ 0xff
 8003eec:	210b      	movs	r1, #11
 8003eee:	2082      	movs	r0, #130	@ 0x82
 8003ef0:	f000 f9aa 	bl	8004248 <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 8003ef4:	f000 f8c4 	bl	8004080 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 8003ef8:	2009      	movs	r0, #9
 8003efa:	f000 f826 	bl	8003f4a <STMPE811_Read>
 8003efe:	4603      	mov	r3, r0
 8003f00:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8003f02:	797b      	ldrb	r3, [r7, #5]
 8003f04:	f043 0301 	orr.w	r3, r3, #1
 8003f08:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 8003f0a:	797b      	ldrb	r3, [r7, #5]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	2109      	movs	r1, #9
 8003f10:	2082      	movs	r0, #130	@ 0x82
 8003f12:	f000 f999 	bl	8004248 <I2C3_Write>
    
    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 8003f16:	200a      	movs	r0, #10
 8003f18:	f000 f817 	bl	8003f4a <STMPE811_Read>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8003f20:	797b      	ldrb	r3, [r7, #5]
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 8003f28:	797b      	ldrb	r3, [r7, #5]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	210a      	movs	r1, #10
 8003f2e:	2082      	movs	r0, #130	@ 0x82
 8003f30:	f000 f98a 	bl	8004248 <I2C3_Write>
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
//    HAL_Delay(200);

    return STMPE811_State_Ok;
 8003f34:	2302      	movs	r3, #2

}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <STMPE811_DeInit>:


void STMPE811_DeInit(void){
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	af00      	add	r7, sp, #0

	I2C3_DeInit();
 8003f42:	f000 f961 	bl	8004208 <I2C3_DeInit>

}
 8003f46:	bf00      	nop
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b084      	sub	sp, #16
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	4603      	mov	r3, r0
 8003f52:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8003f54:	f107 020f 	add.w	r2, r7, #15
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	2082      	movs	r0, #130	@ 0x82
 8003f5e:	f000 f999 	bl	8004294 <I2C3_Read>

    return readData;
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	460a      	mov	r2, r1
 8003f76:	71fb      	strb	r3, [r7, #7]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 8003f7c:	79ba      	ldrb	r2, [r7, #6]
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	4619      	mov	r1, r3
 8003f82:	2082      	movs	r0, #130	@ 0x82
 8003f84:	f000 f960 	bl	8004248 <I2C3_Write>
}
 8003f88:	bf00      	nop
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	799b      	ldrb	r3, [r3, #6]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d117      	bne.n	8003fd0 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	881b      	ldrh	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 f9b9 	bl	800431c <TM_STMPE811_ReadX>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	885b      	ldrh	r3, [r3, #2]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 fa0c 	bl	80043d8 <TM_STMPE811_ReadY>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	805a      	strh	r2, [r3, #2]
 8003fce:	e048      	b.n	8004062 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	799b      	ldrb	r3, [r3, #6]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d112      	bne.n	8003ffe <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f000 f99d 	bl	800431c <TM_STMPE811_ReadX>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	885b      	ldrh	r3, [r3, #2]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 f9f2 	bl	80043d8 <TM_STMPE811_ReadY>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	805a      	strh	r2, [r3, #2]
 8003ffc:	e031      	b.n	8004062 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	799b      	ldrb	r3, [r3, #6]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d115      	bne.n	8004032 <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	885b      	ldrh	r3, [r3, #2]
 800400a:	4618      	mov	r0, r3
 800400c:	f000 f986 	bl	800431c <TM_STMPE811_ReadX>
 8004010:	4603      	mov	r3, r0
 8004012:	461a      	mov	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	881b      	ldrh	r3, [r3, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f000 f9db 	bl	80043d8 <TM_STMPE811_ReadY>
 8004022:	4603      	mov	r3, r0
 8004024:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8004028:	3301      	adds	r3, #1
 800402a:	b29a      	uxth	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	801a      	strh	r2, [r3, #0]
 8004030:	e017      	b.n	8004062 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	799b      	ldrb	r3, [r3, #6]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d113      	bne.n	8004062 <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f96c 	bl	800431c <TM_STMPE811_ReadX>
 8004044:	4603      	mov	r3, r0
 8004046:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800404a:	b29a      	uxth	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	4618      	mov	r0, r3
 8004056:	f000 f9bf 	bl	80043d8 <TM_STMPE811_ReadY>
 800405a:	4603      	mov	r3, r0
 800405c:	461a      	mov	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8004062:	2201      	movs	r2, #1
 8004064:	214b      	movs	r1, #75	@ 0x4b
 8004066:	2082      	movs	r0, #130	@ 0x82
 8004068:	f000 f8ee 	bl	8004248 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800406c:	2200      	movs	r2, #0
 800406e:	214b      	movs	r1, #75	@ 0x4b
 8004070:	2082      	movs	r0, #130	@ 0x82
 8004072:	f000 f8e9 	bl	8004248 <I2C3_Write>
}
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	603b      	str	r3, [r7, #0]
 800408a:	4b14      	ldr	r3, [pc, #80]	@ (80040dc <enableInterruptSupportForTouch+0x5c>)
 800408c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408e:	4a13      	ldr	r2, [pc, #76]	@ (80040dc <enableInterruptSupportForTouch+0x5c>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6313      	str	r3, [r2, #48]	@ 0x30
 8004096:	4b11      	ldr	r3, [pc, #68]	@ (80040dc <enableInterruptSupportForTouch+0x5c>)
 8004098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a2:	1d3b      	adds	r3, r7, #4
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	605a      	str	r2, [r3, #4]
 80040aa:	609a      	str	r2, [r3, #8]
 80040ac:	60da      	str	r2, [r3, #12]
 80040ae:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80040b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040b4:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80040b6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80040ba:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040bc:	2300      	movs	r3, #0
 80040be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040c0:	2302      	movs	r3, #2
 80040c2:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040c4:	1d3b      	adds	r3, r7, #4
 80040c6:	4619      	mov	r1, r3
 80040c8:	4805      	ldr	r0, [pc, #20]	@ (80040e0 <enableInterruptSupportForTouch+0x60>)
 80040ca:	f000 fc39 	bl	8004940 <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 80040ce:	2028      	movs	r0, #40	@ 0x28
 80040d0:	f7ff fe62 	bl	8003d98 <__NVIC_EnableIRQ>

}
 80040d4:	bf00      	nop
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40023800 	.word	0x40023800
 80040e0:	40020000 	.word	0x40020000

080040e4 <I2C3_Init>:
        while(1);
    }
}

static void I2C3_Init()
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	4b18      	ldr	r3, [pc, #96]	@ (8004150 <I2C3_Init+0x6c>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	4a17      	ldr	r2, [pc, #92]	@ (8004150 <I2C3_Init+0x6c>)
 80040f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80040fa:	4b15      	ldr	r3, [pc, #84]	@ (8004150 <I2C3_Init+0x6c>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8004106:	4b13      	ldr	r3, [pc, #76]	@ (8004154 <I2C3_Init+0x70>)
 8004108:	4a13      	ldr	r2, [pc, #76]	@ (8004158 <I2C3_Init+0x74>)
 800410a:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 800410c:	4b11      	ldr	r3, [pc, #68]	@ (8004154 <I2C3_Init+0x70>)
 800410e:	4a13      	ldr	r2, [pc, #76]	@ (800415c <I2C3_Init+0x78>)
 8004110:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004112:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <I2C3_Init+0x70>)
 8004114:	2200      	movs	r2, #0
 8004116:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8004118:	4b0e      	ldr	r3, [pc, #56]	@ (8004154 <I2C3_Init+0x70>)
 800411a:	2200      	movs	r2, #0
 800411c:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800411e:	4b0d      	ldr	r3, [pc, #52]	@ (8004154 <I2C3_Init+0x70>)
 8004120:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004124:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8004126:	4b0b      	ldr	r3, [pc, #44]	@ (8004154 <I2C3_Init+0x70>)
 8004128:	2200      	movs	r2, #0
 800412a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800412c:	4b09      	ldr	r3, [pc, #36]	@ (8004154 <I2C3_Init+0x70>)
 800412e:	2200      	movs	r2, #0
 8004130:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8004132:	4808      	ldr	r0, [pc, #32]	@ (8004154 <I2C3_Init+0x70>)
 8004134:	f000 fed6 	bl	8004ee4 <HAL_I2C_Init>
 8004138:	4603      	mov	r3, r0
 800413a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800413c:	79fb      	ldrb	r3, [r7, #7]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8004142:	bf00      	nop
 8004144:	e7fd      	b.n	8004142 <I2C3_Init+0x5e>
    }
    return;
 8004146:	bf00      	nop
}
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40023800 	.word	0x40023800
 8004154:	20025ab8 	.word	0x20025ab8
 8004158:	40005c00 	.word	0x40005c00
 800415c:	000186a0 	.word	0x000186a0

08004160 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b088      	sub	sp, #32
 8004164:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004166:	f107 030c 	add.w	r3, r7, #12
 800416a:	2200      	movs	r2, #0
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	605a      	str	r2, [r3, #4]
 8004170:	609a      	str	r2, [r3, #8]
 8004172:	60da      	str	r2, [r3, #12]
 8004174:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004176:	2300      	movs	r3, #0
 8004178:	60bb      	str	r3, [r7, #8]
 800417a:	4b20      	ldr	r3, [pc, #128]	@ (80041fc <I2C3_MspInit+0x9c>)
 800417c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417e:	4a1f      	ldr	r2, [pc, #124]	@ (80041fc <I2C3_MspInit+0x9c>)
 8004180:	f043 0304 	orr.w	r3, r3, #4
 8004184:	6313      	str	r3, [r2, #48]	@ 0x30
 8004186:	4b1d      	ldr	r3, [pc, #116]	@ (80041fc <I2C3_MspInit+0x9c>)
 8004188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	60bb      	str	r3, [r7, #8]
 8004190:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004192:	2300      	movs	r3, #0
 8004194:	607b      	str	r3, [r7, #4]
 8004196:	4b19      	ldr	r3, [pc, #100]	@ (80041fc <I2C3_MspInit+0x9c>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419a:	4a18      	ldr	r2, [pc, #96]	@ (80041fc <I2C3_MspInit+0x9c>)
 800419c:	f043 0301 	orr.w	r3, r3, #1
 80041a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041a2:	4b16      	ldr	r3, [pc, #88]	@ (80041fc <I2C3_MspInit+0x9c>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	607b      	str	r3, [r7, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80041ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041b4:	2312      	movs	r3, #18
 80041b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041bc:	2300      	movs	r3, #0
 80041be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80041c0:	2304      	movs	r3, #4
 80041c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80041c4:	f107 030c 	add.w	r3, r7, #12
 80041c8:	4619      	mov	r1, r3
 80041ca:	480d      	ldr	r0, [pc, #52]	@ (8004200 <I2C3_MspInit+0xa0>)
 80041cc:	f000 fbb8 	bl	8004940 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80041d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041d6:	2312      	movs	r3, #18
 80041d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041da:	2300      	movs	r3, #0
 80041dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041de:	2300      	movs	r3, #0
 80041e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80041e2:	2304      	movs	r3, #4
 80041e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80041e6:	f107 030c 	add.w	r3, r7, #12
 80041ea:	4619      	mov	r1, r3
 80041ec:	4805      	ldr	r0, [pc, #20]	@ (8004204 <I2C3_MspInit+0xa4>)
 80041ee:	f000 fba7 	bl	8004940 <HAL_GPIO_Init>
    
}
 80041f2:	bf00      	nop
 80041f4:	3720      	adds	r7, #32
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	40023800 	.word	0x40023800
 8004200:	40020800 	.word	0x40020800
 8004204:	40020000 	.word	0x40020000

08004208 <I2C3_DeInit>:


static void I2C3_DeInit(void){
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0

	HAL_I2C_DeInit(&hI2C3);
 800420c:	480a      	ldr	r0, [pc, #40]	@ (8004238 <I2C3_DeInit+0x30>)
 800420e:	f000 ffad 	bl	800516c <HAL_I2C_DeInit>

	__HAL_RCC_I2C3_CLK_DISABLE();
 8004212:	4b0a      	ldr	r3, [pc, #40]	@ (800423c <I2C3_DeInit+0x34>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	4a09      	ldr	r2, [pc, #36]	@ (800423c <I2C3_DeInit+0x34>)
 8004218:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800421c:	6413      	str	r3, [r2, #64]	@ 0x40

    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 800421e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004222:	4807      	ldr	r0, [pc, #28]	@ (8004240 <I2C3_DeInit+0x38>)
 8004224:	f000 fd38 	bl	8004c98 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8004228:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800422c:	4805      	ldr	r0, [pc, #20]	@ (8004244 <I2C3_DeInit+0x3c>)
 800422e:	f000 fd33 	bl	8004c98 <HAL_GPIO_DeInit>

}
 8004232:	bf00      	nop
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20025ab8 	.word	0x20025ab8
 800423c:	40023800 	.word	0x40023800
 8004240:	40020800 	.word	0x40020800
 8004244:	40020000 	.word	0x40020000

08004248 <I2C3_Write>:



// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b088      	sub	sp, #32
 800424c:	af04      	add	r7, sp, #16
 800424e:	4603      	mov	r3, r0
 8004250:	80fb      	strh	r3, [r7, #6]
 8004252:	460b      	mov	r3, r1
 8004254:	717b      	strb	r3, [r7, #5]
 8004256:	4613      	mov	r3, r2
 8004258:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800425a:	793b      	ldrb	r3, [r7, #4]
 800425c:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800425e:	797b      	ldrb	r3, [r7, #5]
 8004260:	b29a      	uxth	r2, r3
 8004262:	88f9      	ldrh	r1, [r7, #6]
 8004264:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004268:	9302      	str	r3, [sp, #8]
 800426a:	2301      	movs	r3, #1
 800426c:	9301      	str	r3, [sp, #4]
 800426e:	f107 030f 	add.w	r3, r7, #15
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	2301      	movs	r3, #1
 8004276:	4805      	ldr	r0, [pc, #20]	@ (800428c <I2C3_Write+0x44>)
 8004278:	f000 ffa8 	bl	80051cc <HAL_I2C_Mem_Write>
 800427c:	4603      	mov	r3, r0
 800427e:	461a      	mov	r2, r3
 8004280:	4b03      	ldr	r3, [pc, #12]	@ (8004290 <I2C3_Write+0x48>)
 8004282:	701a      	strb	r2, [r3, #0]
//    verifyHAL_I2C_IS_OKAY();
}
 8004284:	bf00      	nop
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	20025ab8 	.word	0x20025ab8
 8004290:	20025b0c 	.word	0x20025b0c

08004294 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af04      	add	r7, sp, #16
 800429a:	4603      	mov	r3, r0
 800429c:	603a      	str	r2, [r7, #0]
 800429e:	71fb      	strb	r3, [r7, #7]
 80042a0:	460b      	mov	r3, r1
 80042a2:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80042a4:	79fb      	ldrb	r3, [r7, #7]
 80042a6:	b299      	uxth	r1, r3
 80042a8:	79bb      	ldrb	r3, [r7, #6]
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80042b0:	9302      	str	r3, [sp, #8]
 80042b2:	2301      	movs	r3, #1
 80042b4:	9301      	str	r3, [sp, #4]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	2301      	movs	r3, #1
 80042bc:	4805      	ldr	r0, [pc, #20]	@ (80042d4 <I2C3_Read+0x40>)
 80042be:	f001 f87f 	bl	80053c0 <HAL_I2C_Mem_Read>
 80042c2:	4603      	mov	r3, r0
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b04      	ldr	r3, [pc, #16]	@ (80042d8 <I2C3_Read+0x44>)
 80042c8:	701a      	strb	r2, [r3, #0]
//    verifyHAL_I2C_IS_OKAY();
}
 80042ca:	bf00      	nop
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	20025ab8 	.word	0x20025ab8
 80042d8:	20025b0c 	.word	0x20025b0c

080042dc <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af04      	add	r7, sp, #16
 80042e2:	603a      	str	r2, [r7, #0]
 80042e4:	461a      	mov	r2, r3
 80042e6:	4603      	mov	r3, r0
 80042e8:	71fb      	strb	r3, [r7, #7]
 80042ea:	460b      	mov	r3, r1
 80042ec:	71bb      	strb	r3, [r7, #6]
 80042ee:	4613      	mov	r3, r2
 80042f0:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80042f2:	79fb      	ldrb	r3, [r7, #7]
 80042f4:	b299      	uxth	r1, r3
 80042f6:	79bb      	ldrb	r3, [r7, #6]
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80042fe:	9302      	str	r3, [sp, #8]
 8004300:	88bb      	ldrh	r3, [r7, #4]
 8004302:	9301      	str	r3, [sp, #4]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	2301      	movs	r3, #1
 800430a:	4803      	ldr	r0, [pc, #12]	@ (8004318 <I2C3_MulitByteRead+0x3c>)
 800430c:	f001 f858 	bl	80053c0 <HAL_I2C_Mem_Read>
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	20025ab8 	.word	0x20025ab8

0800431c <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8004326:	204d      	movs	r0, #77	@ 0x4d
 8004328:	f7ff fe0f 	bl	8003f4a <STMPE811_Read>
 800432c:	4603      	mov	r3, r0
 800432e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8004330:	204e      	movs	r0, #78	@ 0x4e
 8004332:	f7ff fe0a 	bl	8003f4a <STMPE811_Read>
 8004336:	4603      	mov	r3, r0
 8004338:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800433a:	7a7b      	ldrb	r3, [r7, #9]
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	b21a      	sxth	r2, r3
 8004340:	7a3b      	ldrb	r3, [r7, #8]
 8004342:	b21b      	sxth	r3, r3
 8004344:	4313      	orrs	r3, r2
 8004346:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8004348:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800434c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8004350:	4293      	cmp	r3, r2
 8004352:	dc06      	bgt.n	8004362 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8004354:	89fb      	ldrh	r3, [r7, #14]
 8004356:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 800435a:	330c      	adds	r3, #12
 800435c:	b29b      	uxth	r3, r3
 800435e:	81fb      	strh	r3, [r7, #14]
 8004360:	e005      	b.n	800436e <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8004362:	89fb      	ldrh	r3, [r7, #14]
 8004364:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8004368:	3308      	adds	r3, #8
 800436a:	b29b      	uxth	r3, r3
 800436c:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 800436e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004372:	4a18      	ldr	r2, [pc, #96]	@ (80043d4 <TM_STMPE811_ReadX+0xb8>)
 8004374:	fb82 1203 	smull	r1, r2, r2, r3
 8004378:	441a      	add	r2, r3
 800437a:	10d2      	asrs	r2, r2, #3
 800437c:	17db      	asrs	r3, r3, #31
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8004382:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004386:	2bef      	cmp	r3, #239	@ 0xef
 8004388:	dd02      	ble.n	8004390 <TM_STMPE811_ReadX+0x74>
        val = 239;
 800438a:	23ef      	movs	r3, #239	@ 0xef
 800438c:	81fb      	strh	r3, [r7, #14]
 800438e:	e005      	b.n	800439c <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8004390:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004394:	2b00      	cmp	r3, #0
 8004396:	da01      	bge.n	800439c <TM_STMPE811_ReadX+0x80>
        val = 0;
 8004398:	2300      	movs	r3, #0
 800439a:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 800439c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80043a0:	88fb      	ldrh	r3, [r7, #6]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	dd05      	ble.n	80043b2 <TM_STMPE811_ReadX+0x96>
 80043a6:	89fa      	ldrh	r2, [r7, #14]
 80043a8:	88fb      	ldrh	r3, [r7, #6]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	b21b      	sxth	r3, r3
 80043b0:	e004      	b.n	80043bc <TM_STMPE811_ReadX+0xa0>
 80043b2:	89fb      	ldrh	r3, [r7, #14]
 80043b4:	88fa      	ldrh	r2, [r7, #6]
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	b21b      	sxth	r3, r3
 80043bc:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80043be:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	dd01      	ble.n	80043ca <TM_STMPE811_ReadX+0xae>
        return val;
 80043c6:	89fb      	ldrh	r3, [r7, #14]
 80043c8:	e000      	b.n	80043cc <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 80043ca:	88fb      	ldrh	r3, [r7, #6]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	88888889 	.word	0x88888889

080043d8 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80043e2:	204f      	movs	r0, #79	@ 0x4f
 80043e4:	f7ff fdb1 	bl	8003f4a <STMPE811_Read>
 80043e8:	4603      	mov	r3, r0
 80043ea:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80043ec:	2050      	movs	r0, #80	@ 0x50
 80043ee:	f7ff fdac 	bl	8003f4a <STMPE811_Read>
 80043f2:	4603      	mov	r3, r0
 80043f4:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80043f6:	7a7b      	ldrb	r3, [r7, #9]
 80043f8:	021b      	lsls	r3, r3, #8
 80043fa:	b21a      	sxth	r2, r3
 80043fc:	7a3b      	ldrb	r3, [r7, #8]
 80043fe:	b21b      	sxth	r3, r3
 8004400:	4313      	orrs	r3, r2
 8004402:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8004404:	89fb      	ldrh	r3, [r7, #14]
 8004406:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800440a:	b29b      	uxth	r3, r3
 800440c:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 800440e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004412:	4a19      	ldr	r2, [pc, #100]	@ (8004478 <TM_STMPE811_ReadY+0xa0>)
 8004414:	fb82 1203 	smull	r1, r2, r2, r3
 8004418:	1052      	asrs	r2, r2, #1
 800441a:	17db      	asrs	r3, r3, #31
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8004420:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004424:	2b00      	cmp	r3, #0
 8004426:	dc02      	bgt.n	800442e <TM_STMPE811_ReadY+0x56>
        val = 0;
 8004428:	2300      	movs	r3, #0
 800442a:	81fb      	strh	r3, [r7, #14]
 800442c:	e007      	b.n	800443e <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 800442e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004432:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004436:	db02      	blt.n	800443e <TM_STMPE811_ReadY+0x66>
        val = 319;
 8004438:	f240 133f 	movw	r3, #319	@ 0x13f
 800443c:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 800443e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004442:	88fb      	ldrh	r3, [r7, #6]
 8004444:	429a      	cmp	r2, r3
 8004446:	dd05      	ble.n	8004454 <TM_STMPE811_ReadY+0x7c>
 8004448:	89fa      	ldrh	r2, [r7, #14]
 800444a:	88fb      	ldrh	r3, [r7, #6]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	b29b      	uxth	r3, r3
 8004450:	b21b      	sxth	r3, r3
 8004452:	e004      	b.n	800445e <TM_STMPE811_ReadY+0x86>
 8004454:	89fb      	ldrh	r3, [r7, #14]
 8004456:	88fa      	ldrh	r2, [r7, #6]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	b29b      	uxth	r3, r3
 800445c:	b21b      	sxth	r3, r3
 800445e:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8004460:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004464:	2b04      	cmp	r3, #4
 8004466:	dd01      	ble.n	800446c <TM_STMPE811_ReadY+0x94>
        return val;
 8004468:	89fb      	ldrh	r3, [r7, #14]
 800446a:	e000      	b.n	800446e <TM_STMPE811_ReadY+0x96>
    }
    return y;
 800446c:	88fb      	ldrh	r3, [r7, #6]
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	2e8ba2e9 	.word	0x2e8ba2e9

0800447c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
	...

0800448c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004490:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <SystemInit+0x20>)
 8004492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004496:	4a05      	ldr	r2, [pc, #20]	@ (80044ac <SystemInit+0x20>)
 8004498:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800449c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044a0:	bf00      	nop
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	e000ed00 	.word	0xe000ed00

080044b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80044b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80044e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044b4:	f7ff ffea 	bl	800448c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044b8:	480c      	ldr	r0, [pc, #48]	@ (80044ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80044ba:	490d      	ldr	r1, [pc, #52]	@ (80044f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80044bc:	4a0d      	ldr	r2, [pc, #52]	@ (80044f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80044be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044c0:	e002      	b.n	80044c8 <LoopCopyDataInit>

080044c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044c6:	3304      	adds	r3, #4

080044c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044cc:	d3f9      	bcc.n	80044c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044ce:	4a0a      	ldr	r2, [pc, #40]	@ (80044f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044d0:	4c0a      	ldr	r4, [pc, #40]	@ (80044fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80044d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044d4:	e001      	b.n	80044da <LoopFillZerobss>

080044d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044d8:	3204      	adds	r2, #4

080044da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044dc:	d3fb      	bcc.n	80044d6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80044de:	f003 fc3d 	bl	8007d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044e2:	f7ff f902 	bl	80036ea <main>
  bx  lr    
 80044e6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80044e8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80044ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044f0:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80044f4:	0800994c 	.word	0x0800994c
  ldr r2, =_sbss
 80044f8:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80044fc:	20025b14 	.word	0x20025b14

08004500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004500:	e7fe      	b.n	8004500 <ADC_IRQHandler>
	...

08004504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004508:	4b0e      	ldr	r3, [pc, #56]	@ (8004544 <HAL_Init+0x40>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a0d      	ldr	r2, [pc, #52]	@ (8004544 <HAL_Init+0x40>)
 800450e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004512:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004514:	4b0b      	ldr	r3, [pc, #44]	@ (8004544 <HAL_Init+0x40>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a0a      	ldr	r2, [pc, #40]	@ (8004544 <HAL_Init+0x40>)
 800451a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800451e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004520:	4b08      	ldr	r3, [pc, #32]	@ (8004544 <HAL_Init+0x40>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a07      	ldr	r2, [pc, #28]	@ (8004544 <HAL_Init+0x40>)
 8004526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800452a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800452c:	2003      	movs	r0, #3
 800452e:	f000 f991 	bl	8004854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004532:	2000      	movs	r0, #0
 8004534:	f000 f808 	bl	8004548 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004538:	f7ff f93a 	bl	80037b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	40023c00 	.word	0x40023c00

08004548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004550:	4b12      	ldr	r3, [pc, #72]	@ (800459c <HAL_InitTick+0x54>)
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	4b12      	ldr	r3, [pc, #72]	@ (80045a0 <HAL_InitTick+0x58>)
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	4619      	mov	r1, r3
 800455a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800455e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004562:	fbb2 f3f3 	udiv	r3, r2, r3
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f9b7 	bl	80048da <HAL_SYSTICK_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e00e      	b.n	8004594 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b0f      	cmp	r3, #15
 800457a:	d80a      	bhi.n	8004592 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800457c:	2200      	movs	r2, #0
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	f04f 30ff 	mov.w	r0, #4294967295
 8004584:	f000 f971 	bl	800486a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004588:	4a06      	ldr	r2, [pc, #24]	@ (80045a4 <HAL_InitTick+0x5c>)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800458e:	2300      	movs	r3, #0
 8004590:	e000      	b.n	8004594 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
}
 8004594:	4618      	mov	r0, r3
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	20000018 	.word	0x20000018
 80045a0:	20000020 	.word	0x20000020
 80045a4:	2000001c 	.word	0x2000001c

080045a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045ac:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <HAL_IncTick+0x20>)
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	461a      	mov	r2, r3
 80045b2:	4b06      	ldr	r3, [pc, #24]	@ (80045cc <HAL_IncTick+0x24>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4413      	add	r3, r2
 80045b8:	4a04      	ldr	r2, [pc, #16]	@ (80045cc <HAL_IncTick+0x24>)
 80045ba:	6013      	str	r3, [r2, #0]
}
 80045bc:	bf00      	nop
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	20000020 	.word	0x20000020
 80045cc:	20025b10 	.word	0x20025b10

080045d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  return uwTick;
 80045d4:	4b03      	ldr	r3, [pc, #12]	@ (80045e4 <HAL_GetTick+0x14>)
 80045d6:	681b      	ldr	r3, [r3, #0]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20025b10 	.word	0x20025b10

080045e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045f0:	f7ff ffee 	bl	80045d0 <HAL_GetTick>
 80045f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004600:	d005      	beq.n	800460e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004602:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <HAL_Delay+0x44>)
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4413      	add	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800460e:	bf00      	nop
 8004610:	f7ff ffde 	bl	80045d0 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	429a      	cmp	r2, r3
 800461e:	d8f7      	bhi.n	8004610 <HAL_Delay+0x28>
  {
  }
}
 8004620:	bf00      	nop
 8004622:	bf00      	nop
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000020 	.word	0x20000020

08004630 <__NVIC_SetPriorityGrouping>:
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f003 0307 	and.w	r3, r3, #7
 800463e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004640:	4b0c      	ldr	r3, [pc, #48]	@ (8004674 <__NVIC_SetPriorityGrouping+0x44>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800464c:	4013      	ands	r3, r2
 800464e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004658:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800465c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004662:	4a04      	ldr	r2, [pc, #16]	@ (8004674 <__NVIC_SetPriorityGrouping+0x44>)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	60d3      	str	r3, [r2, #12]
}
 8004668:	bf00      	nop
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	e000ed00 	.word	0xe000ed00

08004678 <__NVIC_GetPriorityGrouping>:
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800467c:	4b04      	ldr	r3, [pc, #16]	@ (8004690 <__NVIC_GetPriorityGrouping+0x18>)
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	0a1b      	lsrs	r3, r3, #8
 8004682:	f003 0307 	and.w	r3, r3, #7
}
 8004686:	4618      	mov	r0, r3
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	e000ed00 	.word	0xe000ed00

08004694 <__NVIC_EnableIRQ>:
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	4603      	mov	r3, r0
 800469c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800469e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	db0b      	blt.n	80046be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	f003 021f 	and.w	r2, r3, #31
 80046ac:	4907      	ldr	r1, [pc, #28]	@ (80046cc <__NVIC_EnableIRQ+0x38>)
 80046ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b2:	095b      	lsrs	r3, r3, #5
 80046b4:	2001      	movs	r0, #1
 80046b6:	fa00 f202 	lsl.w	r2, r0, r2
 80046ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	e000e100 	.word	0xe000e100

080046d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	db12      	blt.n	8004708 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	f003 021f 	and.w	r2, r3, #31
 80046e8:	490a      	ldr	r1, [pc, #40]	@ (8004714 <__NVIC_DisableIRQ+0x44>)
 80046ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ee:	095b      	lsrs	r3, r3, #5
 80046f0:	2001      	movs	r0, #1
 80046f2:	fa00 f202 	lsl.w	r2, r0, r2
 80046f6:	3320      	adds	r3, #32
 80046f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80046fc:	f3bf 8f4f 	dsb	sy
}
 8004700:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004702:	f3bf 8f6f 	isb	sy
}
 8004706:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	e000e100 	.word	0xe000e100

08004718 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004726:	2b00      	cmp	r3, #0
 8004728:	db0c      	blt.n	8004744 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800472a:	79fb      	ldrb	r3, [r7, #7]
 800472c:	f003 021f 	and.w	r2, r3, #31
 8004730:	4907      	ldr	r1, [pc, #28]	@ (8004750 <__NVIC_ClearPendingIRQ+0x38>)
 8004732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	2001      	movs	r0, #1
 800473a:	fa00 f202 	lsl.w	r2, r0, r2
 800473e:	3360      	adds	r3, #96	@ 0x60
 8004740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr
 8004750:	e000e100 	.word	0xe000e100

08004754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	4603      	mov	r3, r0
 800475c:	6039      	str	r1, [r7, #0]
 800475e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004764:	2b00      	cmp	r3, #0
 8004766:	db0a      	blt.n	800477e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	b2da      	uxtb	r2, r3
 800476c:	490c      	ldr	r1, [pc, #48]	@ (80047a0 <__NVIC_SetPriority+0x4c>)
 800476e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004772:	0112      	lsls	r2, r2, #4
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	440b      	add	r3, r1
 8004778:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800477c:	e00a      	b.n	8004794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	b2da      	uxtb	r2, r3
 8004782:	4908      	ldr	r1, [pc, #32]	@ (80047a4 <__NVIC_SetPriority+0x50>)
 8004784:	79fb      	ldrb	r3, [r7, #7]
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	3b04      	subs	r3, #4
 800478c:	0112      	lsls	r2, r2, #4
 800478e:	b2d2      	uxtb	r2, r2
 8004790:	440b      	add	r3, r1
 8004792:	761a      	strb	r2, [r3, #24]
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr
 80047a0:	e000e100 	.word	0xe000e100
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b089      	sub	sp, #36	@ 0x24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 0307 	and.w	r3, r3, #7
 80047ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f1c3 0307 	rsb	r3, r3, #7
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	bf28      	it	cs
 80047c6:	2304      	movcs	r3, #4
 80047c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	3304      	adds	r3, #4
 80047ce:	2b06      	cmp	r3, #6
 80047d0:	d902      	bls.n	80047d8 <NVIC_EncodePriority+0x30>
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	3b03      	subs	r3, #3
 80047d6:	e000      	b.n	80047da <NVIC_EncodePriority+0x32>
 80047d8:	2300      	movs	r3, #0
 80047da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047dc:	f04f 32ff 	mov.w	r2, #4294967295
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	fa02 f303 	lsl.w	r3, r2, r3
 80047e6:	43da      	mvns	r2, r3
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	401a      	ands	r2, r3
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047f0:	f04f 31ff 	mov.w	r1, #4294967295
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	fa01 f303 	lsl.w	r3, r1, r3
 80047fa:	43d9      	mvns	r1, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004800:	4313      	orrs	r3, r2
         );
}
 8004802:	4618      	mov	r0, r3
 8004804:	3724      	adds	r7, #36	@ 0x24
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
	...

08004810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	3b01      	subs	r3, #1
 800481c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004820:	d301      	bcc.n	8004826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004822:	2301      	movs	r3, #1
 8004824:	e00f      	b.n	8004846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004826:	4a0a      	ldr	r2, [pc, #40]	@ (8004850 <SysTick_Config+0x40>)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3b01      	subs	r3, #1
 800482c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800482e:	210f      	movs	r1, #15
 8004830:	f04f 30ff 	mov.w	r0, #4294967295
 8004834:	f7ff ff8e 	bl	8004754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004838:	4b05      	ldr	r3, [pc, #20]	@ (8004850 <SysTick_Config+0x40>)
 800483a:	2200      	movs	r2, #0
 800483c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800483e:	4b04      	ldr	r3, [pc, #16]	@ (8004850 <SysTick_Config+0x40>)
 8004840:	2207      	movs	r2, #7
 8004842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	e000e010 	.word	0xe000e010

08004854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f7ff fee7 	bl	8004630 <__NVIC_SetPriorityGrouping>
}
 8004862:	bf00      	nop
 8004864:	3708      	adds	r7, #8
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800486a:	b580      	push	{r7, lr}
 800486c:	b086      	sub	sp, #24
 800486e:	af00      	add	r7, sp, #0
 8004870:	4603      	mov	r3, r0
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	607a      	str	r2, [r7, #4]
 8004876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004878:	2300      	movs	r3, #0
 800487a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800487c:	f7ff fefc 	bl	8004678 <__NVIC_GetPriorityGrouping>
 8004880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	68b9      	ldr	r1, [r7, #8]
 8004886:	6978      	ldr	r0, [r7, #20]
 8004888:	f7ff ff8e 	bl	80047a8 <NVIC_EncodePriority>
 800488c:	4602      	mov	r2, r0
 800488e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004892:	4611      	mov	r1, r2
 8004894:	4618      	mov	r0, r3
 8004896:	f7ff ff5d 	bl	8004754 <__NVIC_SetPriority>
}
 800489a:	bf00      	nop
 800489c:	3718      	adds	r7, #24
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b082      	sub	sp, #8
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	4603      	mov	r3, r0
 80048aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7ff feef 	bl	8004694 <__NVIC_EnableIRQ>
}
 80048b6:	bf00      	nop
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b082      	sub	sp, #8
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	4603      	mov	r3, r0
 80048c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80048c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7ff feff 	bl	80046d0 <__NVIC_DisableIRQ>
}
 80048d2:	bf00      	nop
 80048d4:	3708      	adds	r7, #8
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b082      	sub	sp, #8
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7ff ff94 	bl	8004810 <SysTick_Config>
 80048e8:	4603      	mov	r3, r0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3708      	adds	r7, #8
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b082      	sub	sp, #8
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	4603      	mov	r3, r0
 80048fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80048fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004900:	4618      	mov	r0, r3
 8004902:	f7ff ff09 	bl	8004718 <__NVIC_ClearPendingIRQ>
}
 8004906:	bf00      	nop
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 031f 	and.w	r3, r3, #31
 8004922:	2201      	movs	r2, #1
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 800492a:	4a04      	ldr	r2, [pc, #16]	@ (800493c <HAL_EXTI_ClearPending+0x2c>)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6153      	str	r3, [r2, #20]
}
 8004930:	bf00      	nop
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	40013c00 	.word	0x40013c00

08004940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004940:	b480      	push	{r7}
 8004942:	b089      	sub	sp, #36	@ 0x24
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800494a:	2300      	movs	r3, #0
 800494c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004952:	2300      	movs	r3, #0
 8004954:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004956:	2300      	movs	r3, #0
 8004958:	61fb      	str	r3, [r7, #28]
 800495a:	e177      	b.n	8004c4c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800495c:	2201      	movs	r2, #1
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	fa02 f303 	lsl.w	r3, r2, r3
 8004964:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	4013      	ands	r3, r2
 800496e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	429a      	cmp	r2, r3
 8004976:	f040 8166 	bne.w	8004c46 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f003 0303 	and.w	r3, r3, #3
 8004982:	2b01      	cmp	r3, #1
 8004984:	d005      	beq.n	8004992 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800498e:	2b02      	cmp	r3, #2
 8004990:	d130      	bne.n	80049f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	2203      	movs	r2, #3
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43db      	mvns	r3, r3
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	4013      	ands	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049c8:	2201      	movs	r2, #1
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	fa02 f303 	lsl.w	r3, r2, r3
 80049d0:	43db      	mvns	r3, r3
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4013      	ands	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	091b      	lsrs	r3, r3, #4
 80049de:	f003 0201 	and.w	r2, r3, #1
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	fa02 f303 	lsl.w	r3, r2, r3
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f003 0303 	and.w	r3, r3, #3
 80049fc:	2b03      	cmp	r3, #3
 80049fe:	d017      	beq.n	8004a30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	2203      	movs	r2, #3
 8004a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a10:	43db      	mvns	r3, r3
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	4013      	ands	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	fa02 f303 	lsl.w	r3, r2, r3
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 0303 	and.w	r3, r3, #3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d123      	bne.n	8004a84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	08da      	lsrs	r2, r3, #3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3208      	adds	r2, #8
 8004a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	220f      	movs	r2, #15
 8004a54:	fa02 f303 	lsl.w	r3, r2, r3
 8004a58:	43db      	mvns	r3, r3
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	08da      	lsrs	r2, r3, #3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	3208      	adds	r2, #8
 8004a7e:	69b9      	ldr	r1, [r7, #24]
 8004a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	2203      	movs	r2, #3
 8004a90:	fa02 f303 	lsl.w	r3, r2, r3
 8004a94:	43db      	mvns	r3, r3
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f003 0203 	and.w	r2, r3, #3
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 80c0 	beq.w	8004c46 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	4b66      	ldr	r3, [pc, #408]	@ (8004c64 <HAL_GPIO_Init+0x324>)
 8004acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ace:	4a65      	ldr	r2, [pc, #404]	@ (8004c64 <HAL_GPIO_Init+0x324>)
 8004ad0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ad4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ad6:	4b63      	ldr	r3, [pc, #396]	@ (8004c64 <HAL_GPIO_Init+0x324>)
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ae2:	4a61      	ldr	r2, [pc, #388]	@ (8004c68 <HAL_GPIO_Init+0x328>)
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	089b      	lsrs	r3, r3, #2
 8004ae8:	3302      	adds	r3, #2
 8004aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	220f      	movs	r2, #15
 8004afa:	fa02 f303 	lsl.w	r3, r2, r3
 8004afe:	43db      	mvns	r3, r3
 8004b00:	69ba      	ldr	r2, [r7, #24]
 8004b02:	4013      	ands	r3, r2
 8004b04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a58      	ldr	r2, [pc, #352]	@ (8004c6c <HAL_GPIO_Init+0x32c>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d037      	beq.n	8004b7e <HAL_GPIO_Init+0x23e>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a57      	ldr	r2, [pc, #348]	@ (8004c70 <HAL_GPIO_Init+0x330>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d031      	beq.n	8004b7a <HAL_GPIO_Init+0x23a>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a56      	ldr	r2, [pc, #344]	@ (8004c74 <HAL_GPIO_Init+0x334>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d02b      	beq.n	8004b76 <HAL_GPIO_Init+0x236>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a55      	ldr	r2, [pc, #340]	@ (8004c78 <HAL_GPIO_Init+0x338>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d025      	beq.n	8004b72 <HAL_GPIO_Init+0x232>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a54      	ldr	r2, [pc, #336]	@ (8004c7c <HAL_GPIO_Init+0x33c>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d01f      	beq.n	8004b6e <HAL_GPIO_Init+0x22e>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a53      	ldr	r2, [pc, #332]	@ (8004c80 <HAL_GPIO_Init+0x340>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d019      	beq.n	8004b6a <HAL_GPIO_Init+0x22a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a52      	ldr	r2, [pc, #328]	@ (8004c84 <HAL_GPIO_Init+0x344>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d013      	beq.n	8004b66 <HAL_GPIO_Init+0x226>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a51      	ldr	r2, [pc, #324]	@ (8004c88 <HAL_GPIO_Init+0x348>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00d      	beq.n	8004b62 <HAL_GPIO_Init+0x222>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a50      	ldr	r2, [pc, #320]	@ (8004c8c <HAL_GPIO_Init+0x34c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d007      	beq.n	8004b5e <HAL_GPIO_Init+0x21e>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a4f      	ldr	r2, [pc, #316]	@ (8004c90 <HAL_GPIO_Init+0x350>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d101      	bne.n	8004b5a <HAL_GPIO_Init+0x21a>
 8004b56:	2309      	movs	r3, #9
 8004b58:	e012      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b5a:	230a      	movs	r3, #10
 8004b5c:	e010      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b5e:	2308      	movs	r3, #8
 8004b60:	e00e      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b62:	2307      	movs	r3, #7
 8004b64:	e00c      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b66:	2306      	movs	r3, #6
 8004b68:	e00a      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b6a:	2305      	movs	r3, #5
 8004b6c:	e008      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b6e:	2304      	movs	r3, #4
 8004b70:	e006      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b72:	2303      	movs	r3, #3
 8004b74:	e004      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b76:	2302      	movs	r3, #2
 8004b78:	e002      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e000      	b.n	8004b80 <HAL_GPIO_Init+0x240>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	69fa      	ldr	r2, [r7, #28]
 8004b82:	f002 0203 	and.w	r2, r2, #3
 8004b86:	0092      	lsls	r2, r2, #2
 8004b88:	4093      	lsls	r3, r2
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b90:	4935      	ldr	r1, [pc, #212]	@ (8004c68 <HAL_GPIO_Init+0x328>)
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	089b      	lsrs	r3, r3, #2
 8004b96:	3302      	adds	r3, #2
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	43db      	mvns	r3, r3
 8004ba8:	69ba      	ldr	r2, [r7, #24]
 8004baa:	4013      	ands	r3, r2
 8004bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004bc2:	4a34      	ldr	r2, [pc, #208]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004bc8:	4b32      	ldr	r3, [pc, #200]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	43db      	mvns	r3, r3
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d003      	beq.n	8004bec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004bec:	4a29      	ldr	r2, [pc, #164]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004bf2:	4b28      	ldr	r3, [pc, #160]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	43db      	mvns	r3, r3
 8004bfc:	69ba      	ldr	r2, [r7, #24]
 8004bfe:	4013      	ands	r3, r2
 8004c00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004c0e:	69ba      	ldr	r2, [r7, #24]
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c16:	4a1f      	ldr	r2, [pc, #124]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	43db      	mvns	r3, r3
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d003      	beq.n	8004c40 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c40:	4a14      	ldr	r2, [pc, #80]	@ (8004c94 <HAL_GPIO_Init+0x354>)
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	3301      	adds	r3, #1
 8004c4a:	61fb      	str	r3, [r7, #28]
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	2b0f      	cmp	r3, #15
 8004c50:	f67f ae84 	bls.w	800495c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	3724      	adds	r7, #36	@ 0x24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	40023800 	.word	0x40023800
 8004c68:	40013800 	.word	0x40013800
 8004c6c:	40020000 	.word	0x40020000
 8004c70:	40020400 	.word	0x40020400
 8004c74:	40020800 	.word	0x40020800
 8004c78:	40020c00 	.word	0x40020c00
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	40021400 	.word	0x40021400
 8004c84:	40021800 	.word	0x40021800
 8004c88:	40021c00 	.word	0x40021c00
 8004c8c:	40022000 	.word	0x40022000
 8004c90:	40022400 	.word	0x40022400
 8004c94:	40013c00 	.word	0x40013c00

08004c98 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cae:	2300      	movs	r3, #0
 8004cb0:	617b      	str	r3, [r7, #20]
 8004cb2:	e0d9      	b.n	8004e68 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	f040 80c9 	bne.w	8004e62 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004cd0:	4a6b      	ldr	r2, [pc, #428]	@ (8004e80 <HAL_GPIO_DeInit+0x1e8>)
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	089b      	lsrs	r3, r3, #2
 8004cd6:	3302      	adds	r3, #2
 8004cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cdc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	f003 0303 	and.w	r3, r3, #3
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	220f      	movs	r2, #15
 8004ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a63      	ldr	r2, [pc, #396]	@ (8004e84 <HAL_GPIO_DeInit+0x1ec>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d037      	beq.n	8004d6a <HAL_GPIO_DeInit+0xd2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a62      	ldr	r2, [pc, #392]	@ (8004e88 <HAL_GPIO_DeInit+0x1f0>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d031      	beq.n	8004d66 <HAL_GPIO_DeInit+0xce>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a61      	ldr	r2, [pc, #388]	@ (8004e8c <HAL_GPIO_DeInit+0x1f4>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d02b      	beq.n	8004d62 <HAL_GPIO_DeInit+0xca>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a60      	ldr	r2, [pc, #384]	@ (8004e90 <HAL_GPIO_DeInit+0x1f8>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d025      	beq.n	8004d5e <HAL_GPIO_DeInit+0xc6>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a5f      	ldr	r2, [pc, #380]	@ (8004e94 <HAL_GPIO_DeInit+0x1fc>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d01f      	beq.n	8004d5a <HAL_GPIO_DeInit+0xc2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a5e      	ldr	r2, [pc, #376]	@ (8004e98 <HAL_GPIO_DeInit+0x200>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d019      	beq.n	8004d56 <HAL_GPIO_DeInit+0xbe>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a5d      	ldr	r2, [pc, #372]	@ (8004e9c <HAL_GPIO_DeInit+0x204>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <HAL_GPIO_DeInit+0xba>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a5c      	ldr	r2, [pc, #368]	@ (8004ea0 <HAL_GPIO_DeInit+0x208>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d00d      	beq.n	8004d4e <HAL_GPIO_DeInit+0xb6>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a5b      	ldr	r2, [pc, #364]	@ (8004ea4 <HAL_GPIO_DeInit+0x20c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d007      	beq.n	8004d4a <HAL_GPIO_DeInit+0xb2>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a5a      	ldr	r2, [pc, #360]	@ (8004ea8 <HAL_GPIO_DeInit+0x210>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d101      	bne.n	8004d46 <HAL_GPIO_DeInit+0xae>
 8004d42:	2309      	movs	r3, #9
 8004d44:	e012      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d46:	230a      	movs	r3, #10
 8004d48:	e010      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d4a:	2308      	movs	r3, #8
 8004d4c:	e00e      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d4e:	2307      	movs	r3, #7
 8004d50:	e00c      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d52:	2306      	movs	r3, #6
 8004d54:	e00a      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d56:	2305      	movs	r3, #5
 8004d58:	e008      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d5a:	2304      	movs	r3, #4
 8004d5c:	e006      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e004      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d62:	2302      	movs	r3, #2
 8004d64:	e002      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d66:	2301      	movs	r3, #1
 8004d68:	e000      	b.n	8004d6c <HAL_GPIO_DeInit+0xd4>
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	f002 0203 	and.w	r2, r2, #3
 8004d72:	0092      	lsls	r2, r2, #2
 8004d74:	4093      	lsls	r3, r2
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d132      	bne.n	8004de2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004d7c:	4b4b      	ldr	r3, [pc, #300]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	43db      	mvns	r3, r3
 8004d84:	4949      	ldr	r1, [pc, #292]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004d8a:	4b48      	ldr	r3, [pc, #288]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004d8c:	685a      	ldr	r2, [r3, #4]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	43db      	mvns	r3, r3
 8004d92:	4946      	ldr	r1, [pc, #280]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004d98:	4b44      	ldr	r3, [pc, #272]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	43db      	mvns	r3, r3
 8004da0:	4942      	ldr	r1, [pc, #264]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004da2:	4013      	ands	r3, r2
 8004da4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004da6:	4b41      	ldr	r3, [pc, #260]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004da8:	689a      	ldr	r2, [r3, #8]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	43db      	mvns	r3, r3
 8004dae:	493f      	ldr	r1, [pc, #252]	@ (8004eac <HAL_GPIO_DeInit+0x214>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	220f      	movs	r2, #15
 8004dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004dc4:	4a2e      	ldr	r2, [pc, #184]	@ (8004e80 <HAL_GPIO_DeInit+0x1e8>)
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	089b      	lsrs	r3, r3, #2
 8004dca:	3302      	adds	r3, #2
 8004dcc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	43da      	mvns	r2, r3
 8004dd4:	482a      	ldr	r0, [pc, #168]	@ (8004e80 <HAL_GPIO_DeInit+0x1e8>)
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	089b      	lsrs	r3, r3, #2
 8004dda:	400a      	ands	r2, r1
 8004ddc:	3302      	adds	r3, #2
 8004dde:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	2103      	movs	r1, #3
 8004dec:	fa01 f303 	lsl.w	r3, r1, r3
 8004df0:	43db      	mvns	r3, r3
 8004df2:	401a      	ands	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	08da      	lsrs	r2, r3, #3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3208      	adds	r2, #8
 8004e00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f003 0307 	and.w	r3, r3, #7
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	220f      	movs	r2, #15
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43db      	mvns	r3, r3
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	08d2      	lsrs	r2, r2, #3
 8004e18:	4019      	ands	r1, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	3208      	adds	r2, #8
 8004e1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	2103      	movs	r1, #3
 8004e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e30:	43db      	mvns	r3, r3
 8004e32:	401a      	ands	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	fa01 f303 	lsl.w	r3, r1, r3
 8004e44:	43db      	mvns	r3, r3
 8004e46:	401a      	ands	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	005b      	lsls	r3, r3, #1
 8004e54:	2103      	movs	r1, #3
 8004e56:	fa01 f303 	lsl.w	r3, r1, r3
 8004e5a:	43db      	mvns	r3, r3
 8004e5c:	401a      	ands	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	3301      	adds	r3, #1
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2b0f      	cmp	r3, #15
 8004e6c:	f67f af22 	bls.w	8004cb4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004e70:	bf00      	nop
 8004e72:	bf00      	nop
 8004e74:	371c      	adds	r7, #28
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40013800 	.word	0x40013800
 8004e84:	40020000 	.word	0x40020000
 8004e88:	40020400 	.word	0x40020400
 8004e8c:	40020800 	.word	0x40020800
 8004e90:	40020c00 	.word	0x40020c00
 8004e94:	40021000 	.word	0x40021000
 8004e98:	40021400 	.word	0x40021400
 8004e9c:	40021800 	.word	0x40021800
 8004ea0:	40021c00 	.word	0x40021c00
 8004ea4:	40022000 	.word	0x40022000
 8004ea8:	40022400 	.word	0x40022400
 8004eac:	40013c00 	.word	0x40013c00

08004eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	807b      	strh	r3, [r7, #2]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ec0:	787b      	ldrb	r3, [r7, #1]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d003      	beq.n	8004ece <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ec6:	887a      	ldrh	r2, [r7, #2]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ecc:	e003      	b.n	8004ed6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ece:	887b      	ldrh	r3, [r7, #2]
 8004ed0:	041a      	lsls	r2, r3, #16
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	619a      	str	r2, [r3, #24]
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
	...

08004ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e12b      	b.n	800514e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d106      	bne.n	8004f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7fe fc78 	bl	8003800 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2224      	movs	r2, #36	@ 0x24
 8004f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0201 	bic.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f48:	f001 ff36 	bl	8006db8 <HAL_RCC_GetPCLK1Freq>
 8004f4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	4a81      	ldr	r2, [pc, #516]	@ (8005158 <HAL_I2C_Init+0x274>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d807      	bhi.n	8004f68 <HAL_I2C_Init+0x84>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4a80      	ldr	r2, [pc, #512]	@ (800515c <HAL_I2C_Init+0x278>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	bf94      	ite	ls
 8004f60:	2301      	movls	r3, #1
 8004f62:	2300      	movhi	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	e006      	b.n	8004f76 <HAL_I2C_Init+0x92>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4a7d      	ldr	r2, [pc, #500]	@ (8005160 <HAL_I2C_Init+0x27c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	bf94      	ite	ls
 8004f70:	2301      	movls	r3, #1
 8004f72:	2300      	movhi	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e0e7      	b.n	800514e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	4a78      	ldr	r2, [pc, #480]	@ (8005164 <HAL_I2C_Init+0x280>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	0c9b      	lsrs	r3, r3, #18
 8004f88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	4a6a      	ldr	r2, [pc, #424]	@ (8005158 <HAL_I2C_Init+0x274>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d802      	bhi.n	8004fb8 <HAL_I2C_Init+0xd4>
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	e009      	b.n	8004fcc <HAL_I2C_Init+0xe8>
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004fbe:	fb02 f303 	mul.w	r3, r2, r3
 8004fc2:	4a69      	ldr	r2, [pc, #420]	@ (8005168 <HAL_I2C_Init+0x284>)
 8004fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc8:	099b      	lsrs	r3, r3, #6
 8004fca:	3301      	adds	r3, #1
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004fde:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	495c      	ldr	r1, [pc, #368]	@ (8005158 <HAL_I2C_Init+0x274>)
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	d819      	bhi.n	8005020 <HAL_I2C_Init+0x13c>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	1e59      	subs	r1, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ffa:	1c59      	adds	r1, r3, #1
 8004ffc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005000:	400b      	ands	r3, r1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <HAL_I2C_Init+0x138>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	1e59      	subs	r1, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	005b      	lsls	r3, r3, #1
 8005010:	fbb1 f3f3 	udiv	r3, r1, r3
 8005014:	3301      	adds	r3, #1
 8005016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800501a:	e051      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 800501c:	2304      	movs	r3, #4
 800501e:	e04f      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d111      	bne.n	800504c <HAL_I2C_Init+0x168>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	1e58      	subs	r0, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6859      	ldr	r1, [r3, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	440b      	add	r3, r1
 8005036:	fbb0 f3f3 	udiv	r3, r0, r3
 800503a:	3301      	adds	r3, #1
 800503c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005040:	2b00      	cmp	r3, #0
 8005042:	bf0c      	ite	eq
 8005044:	2301      	moveq	r3, #1
 8005046:	2300      	movne	r3, #0
 8005048:	b2db      	uxtb	r3, r3
 800504a:	e012      	b.n	8005072 <HAL_I2C_Init+0x18e>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	1e58      	subs	r0, r3, #1
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6859      	ldr	r1, [r3, #4]
 8005054:	460b      	mov	r3, r1
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	0099      	lsls	r1, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005062:	3301      	adds	r3, #1
 8005064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005068:	2b00      	cmp	r3, #0
 800506a:	bf0c      	ite	eq
 800506c:	2301      	moveq	r3, #1
 800506e:	2300      	movne	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_I2C_Init+0x196>
 8005076:	2301      	movs	r3, #1
 8005078:	e022      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10e      	bne.n	80050a0 <HAL_I2C_Init+0x1bc>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	1e58      	subs	r0, r3, #1
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6859      	ldr	r1, [r3, #4]
 800508a:	460b      	mov	r3, r1
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	440b      	add	r3, r1
 8005090:	fbb0 f3f3 	udiv	r3, r0, r3
 8005094:	3301      	adds	r3, #1
 8005096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800509a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800509e:	e00f      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	1e58      	subs	r0, r3, #1
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6859      	ldr	r1, [r3, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	0099      	lsls	r1, r3, #2
 80050b0:	440b      	add	r3, r1
 80050b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80050b6:	3301      	adds	r3, #1
 80050b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050c0:	6879      	ldr	r1, [r7, #4]
 80050c2:	6809      	ldr	r1, [r1, #0]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	69da      	ldr	r2, [r3, #28]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80050ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6911      	ldr	r1, [r2, #16]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	68d2      	ldr	r2, [r2, #12]
 80050fa:	4311      	orrs	r1, r2
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6812      	ldr	r2, [r2, #0]
 8005100:	430b      	orrs	r3, r1
 8005102:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695a      	ldr	r2, [r3, #20]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f042 0201 	orr.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	000186a0 	.word	0x000186a0
 800515c:	001e847f 	.word	0x001e847f
 8005160:	003d08ff 	.word	0x003d08ff
 8005164:	431bde83 	.word	0x431bde83
 8005168:	10624dd3 	.word	0x10624dd3

0800516c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e021      	b.n	80051c2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2224      	movs	r2, #36	@ 0x24
 8005182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 0201 	bic.w	r2, r2, #1
 8005194:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7fe fb9c 	bl	80038d4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
	...

080051cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	4608      	mov	r0, r1
 80051d6:	4611      	mov	r1, r2
 80051d8:	461a      	mov	r2, r3
 80051da:	4603      	mov	r3, r0
 80051dc:	817b      	strh	r3, [r7, #10]
 80051de:	460b      	mov	r3, r1
 80051e0:	813b      	strh	r3, [r7, #8]
 80051e2:	4613      	mov	r3, r2
 80051e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051e6:	f7ff f9f3 	bl	80045d0 <HAL_GetTick>
 80051ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b20      	cmp	r3, #32
 80051f6:	f040 80d9 	bne.w	80053ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	2319      	movs	r3, #25
 8005200:	2201      	movs	r2, #1
 8005202:	496d      	ldr	r1, [pc, #436]	@ (80053b8 <HAL_I2C_Mem_Write+0x1ec>)
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fc8b 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005210:	2302      	movs	r3, #2
 8005212:	e0cc      	b.n	80053ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <HAL_I2C_Mem_Write+0x56>
 800521e:	2302      	movs	r3, #2
 8005220:	e0c5      	b.n	80053ae <HAL_I2C_Mem_Write+0x1e2>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b01      	cmp	r3, #1
 8005236:	d007      	beq.n	8005248 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0201 	orr.w	r2, r2, #1
 8005246:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005256:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2221      	movs	r2, #33	@ 0x21
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2240      	movs	r2, #64	@ 0x40
 8005264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6a3a      	ldr	r2, [r7, #32]
 8005272:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005278:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4a4d      	ldr	r2, [pc, #308]	@ (80053bc <HAL_I2C_Mem_Write+0x1f0>)
 8005288:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800528a:	88f8      	ldrh	r0, [r7, #6]
 800528c:	893a      	ldrh	r2, [r7, #8]
 800528e:	8979      	ldrh	r1, [r7, #10]
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	9301      	str	r3, [sp, #4]
 8005294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	4603      	mov	r3, r0
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 fac2 	bl	8005824 <I2C_RequestMemoryWrite>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d052      	beq.n	800534c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e081      	b.n	80053ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 fd50 	bl	8005d54 <I2C_WaitOnTXEFlagUntilTimeout>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00d      	beq.n	80052d6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d107      	bne.n	80052d2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e06b      	b.n	80053ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052da:	781a      	ldrb	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	695b      	ldr	r3, [r3, #20]
 800530c:	f003 0304 	and.w	r3, r3, #4
 8005310:	2b04      	cmp	r3, #4
 8005312:	d11b      	bne.n	800534c <HAL_I2C_Mem_Write+0x180>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005318:	2b00      	cmp	r3, #0
 800531a:	d017      	beq.n	800534c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	781a      	ldrb	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532c:	1c5a      	adds	r2, r3, #1
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005342:	b29b      	uxth	r3, r3
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1aa      	bne.n	80052aa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 fd43 	bl	8005de4 <I2C_WaitOnBTFFlagUntilTimeout>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00d      	beq.n	8005380 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005368:	2b04      	cmp	r3, #4
 800536a:	d107      	bne.n	800537c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800537a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e016      	b.n	80053ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800538e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2220      	movs	r2, #32
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e000      	b.n	80053ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80053ac:	2302      	movs	r3, #2
  }
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	00100002 	.word	0x00100002
 80053bc:	ffff0000 	.word	0xffff0000

080053c0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b08c      	sub	sp, #48	@ 0x30
 80053c4:	af02      	add	r7, sp, #8
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	4608      	mov	r0, r1
 80053ca:	4611      	mov	r1, r2
 80053cc:	461a      	mov	r2, r3
 80053ce:	4603      	mov	r3, r0
 80053d0:	817b      	strh	r3, [r7, #10]
 80053d2:	460b      	mov	r3, r1
 80053d4:	813b      	strh	r3, [r7, #8]
 80053d6:	4613      	mov	r3, r2
 80053d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053da:	f7ff f8f9 	bl	80045d0 <HAL_GetTick>
 80053de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	2b20      	cmp	r3, #32
 80053ea:	f040 8214 	bne.w	8005816 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	2319      	movs	r3, #25
 80053f4:	2201      	movs	r2, #1
 80053f6:	497b      	ldr	r1, [pc, #492]	@ (80055e4 <HAL_I2C_Mem_Read+0x224>)
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 fb91 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005404:	2302      	movs	r3, #2
 8005406:	e207      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800540e:	2b01      	cmp	r3, #1
 8005410:	d101      	bne.n	8005416 <HAL_I2C_Mem_Read+0x56>
 8005412:	2302      	movs	r3, #2
 8005414:	e200      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2201      	movs	r2, #1
 800541a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b01      	cmp	r3, #1
 800542a:	d007      	beq.n	800543c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0201 	orr.w	r2, r2, #1
 800543a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800544a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2222      	movs	r2, #34	@ 0x22
 8005450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2240      	movs	r2, #64	@ 0x40
 8005458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005466:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800546c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4a5b      	ldr	r2, [pc, #364]	@ (80055e8 <HAL_I2C_Mem_Read+0x228>)
 800547c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800547e:	88f8      	ldrh	r0, [r7, #6]
 8005480:	893a      	ldrh	r2, [r7, #8]
 8005482:	8979      	ldrh	r1, [r7, #10]
 8005484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	4603      	mov	r3, r0
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 fa5e 	bl	8005950 <I2C_RequestMemoryRead>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e1bc      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d113      	bne.n	80054ce <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a6:	2300      	movs	r3, #0
 80054a8:	623b      	str	r3, [r7, #32]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	623b      	str	r3, [r7, #32]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	623b      	str	r3, [r7, #32]
 80054ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	e190      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d11b      	bne.n	800550e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e6:	2300      	movs	r3, #0
 80054e8:	61fb      	str	r3, [r7, #28]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	61fb      	str	r3, [r7, #28]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	61fb      	str	r3, [r7, #28]
 80054fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	e170      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005512:	2b02      	cmp	r3, #2
 8005514:	d11b      	bne.n	800554e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005524:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005534:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005536:	2300      	movs	r3, #0
 8005538:	61bb      	str	r3, [r7, #24]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	61bb      	str	r3, [r7, #24]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	61bb      	str	r3, [r7, #24]
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	e150      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800554e:	2300      	movs	r3, #0
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	617b      	str	r3, [r7, #20]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005564:	e144      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800556a:	2b03      	cmp	r3, #3
 800556c:	f200 80f1 	bhi.w	8005752 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005574:	2b01      	cmp	r3, #1
 8005576:	d123      	bne.n	80055c0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800557a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 fc79 	bl	8005e74 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d001      	beq.n	800558c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e145      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	691a      	ldr	r2, [r3, #16]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005596:	b2d2      	uxtb	r2, r2
 8005598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559e:	1c5a      	adds	r2, r3, #1
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055be:	e117      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d14e      	bne.n	8005666 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ce:	2200      	movs	r2, #0
 80055d0:	4906      	ldr	r1, [pc, #24]	@ (80055ec <HAL_I2C_Mem_Read+0x22c>)
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f000 faa4 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d008      	beq.n	80055f0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e11a      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
 80055e2:	bf00      	nop
 80055e4:	00100002 	.word	0x00100002
 80055e8:	ffff0000 	.word	0xffff0000
 80055ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691a      	ldr	r2, [r3, #16]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	1c5a      	adds	r2, r3, #1
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	691a      	ldr	r2, [r3, #16]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563c:	b2d2      	uxtb	r2, r2
 800563e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005644:	1c5a      	adds	r2, r3, #1
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800564e:	3b01      	subs	r3, #1
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800565a:	b29b      	uxth	r3, r3
 800565c:	3b01      	subs	r3, #1
 800565e:	b29a      	uxth	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005664:	e0c4      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566c:	2200      	movs	r2, #0
 800566e:	496c      	ldr	r1, [pc, #432]	@ (8005820 <HAL_I2C_Mem_Read+0x460>)
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 fa55 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e0cb      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691a      	ldr	r2, [r3, #16]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	3b01      	subs	r3, #1
 80056bc:	b29a      	uxth	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c4:	9300      	str	r3, [sp, #0]
 80056c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c8:	2200      	movs	r2, #0
 80056ca:	4955      	ldr	r1, [pc, #340]	@ (8005820 <HAL_I2C_Mem_Read+0x460>)
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 fa27 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e09d      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	691a      	ldr	r2, [r3, #16]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f6:	b2d2      	uxtb	r2, r2
 80056f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005714:	b29b      	uxth	r3, r3
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	691a      	ldr	r2, [r3, #16]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	b2d2      	uxtb	r2, r2
 800572a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005730:	1c5a      	adds	r2, r3, #1
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800573a:	3b01      	subs	r3, #1
 800573c:	b29a      	uxth	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005750:	e04e      	b.n	80057f0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005754:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f000 fb8c 	bl	8005e74 <I2C_WaitOnRXNEFlagUntilTimeout>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e058      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	691a      	ldr	r2, [r3, #16]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005778:	1c5a      	adds	r2, r3, #1
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005782:	3b01      	subs	r3, #1
 8005784:	b29a      	uxth	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800578e:	b29b      	uxth	r3, r3
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	f003 0304 	and.w	r3, r3, #4
 80057a2:	2b04      	cmp	r3, #4
 80057a4:	d124      	bne.n	80057f0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057aa:	2b03      	cmp	r3, #3
 80057ac:	d107      	bne.n	80057be <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057bc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	691a      	ldr	r2, [r3, #16]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c8:	b2d2      	uxtb	r2, r2
 80057ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f47f aeb6 	bne.w	8005566 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005812:	2300      	movs	r3, #0
 8005814:	e000      	b.n	8005818 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005816:	2302      	movs	r3, #2
  }
}
 8005818:	4618      	mov	r0, r3
 800581a:	3728      	adds	r7, #40	@ 0x28
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	00010004 	.word	0x00010004

08005824 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b088      	sub	sp, #32
 8005828:	af02      	add	r7, sp, #8
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	4608      	mov	r0, r1
 800582e:	4611      	mov	r1, r2
 8005830:	461a      	mov	r2, r3
 8005832:	4603      	mov	r3, r0
 8005834:	817b      	strh	r3, [r7, #10]
 8005836:	460b      	mov	r3, r1
 8005838:	813b      	strh	r3, [r7, #8]
 800583a:	4613      	mov	r3, r2
 800583c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800584c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	6a3b      	ldr	r3, [r7, #32]
 8005854:	2200      	movs	r2, #0
 8005856:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f960 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00d      	beq.n	8005882 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005874:	d103      	bne.n	800587e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800587c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e05f      	b.n	8005942 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005882:	897b      	ldrh	r3, [r7, #10]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005890:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	6a3a      	ldr	r2, [r7, #32]
 8005896:	492d      	ldr	r1, [pc, #180]	@ (800594c <I2C_RequestMemoryWrite+0x128>)
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 f9bb 	bl	8005c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e04c      	b.n	8005942 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058a8:	2300      	movs	r3, #0
 80058aa:	617b      	str	r3, [r7, #20]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	617b      	str	r3, [r7, #20]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	617b      	str	r3, [r7, #20]
 80058bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c0:	6a39      	ldr	r1, [r7, #32]
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 fa46 	bl	8005d54 <I2C_WaitOnTXEFlagUntilTimeout>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00d      	beq.n	80058ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d107      	bne.n	80058e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e02b      	b.n	8005942 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058ea:	88fb      	ldrh	r3, [r7, #6]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d105      	bne.n	80058fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058f0:	893b      	ldrh	r3, [r7, #8]
 80058f2:	b2da      	uxtb	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	611a      	str	r2, [r3, #16]
 80058fa:	e021      	b.n	8005940 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80058fc:	893b      	ldrh	r3, [r7, #8]
 80058fe:	0a1b      	lsrs	r3, r3, #8
 8005900:	b29b      	uxth	r3, r3
 8005902:	b2da      	uxtb	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800590a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800590c:	6a39      	ldr	r1, [r7, #32]
 800590e:	68f8      	ldr	r0, [r7, #12]
 8005910:	f000 fa20 	bl	8005d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00d      	beq.n	8005936 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591e:	2b04      	cmp	r3, #4
 8005920:	d107      	bne.n	8005932 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005930:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e005      	b.n	8005942 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005936:	893b      	ldrh	r3, [r7, #8]
 8005938:	b2da      	uxtb	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3718      	adds	r7, #24
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	00010002 	.word	0x00010002

08005950 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b088      	sub	sp, #32
 8005954:	af02      	add	r7, sp, #8
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	4608      	mov	r0, r1
 800595a:	4611      	mov	r1, r2
 800595c:	461a      	mov	r2, r3
 800595e:	4603      	mov	r3, r0
 8005960:	817b      	strh	r3, [r7, #10]
 8005962:	460b      	mov	r3, r1
 8005964:	813b      	strh	r3, [r7, #8]
 8005966:	4613      	mov	r3, r2
 8005968:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005978:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005988:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800598a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	2200      	movs	r2, #0
 8005992:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 f8c2 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00d      	beq.n	80059be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059b0:	d103      	bne.n	80059ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e0aa      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059be:	897b      	ldrh	r3, [r7, #10]
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	461a      	mov	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80059cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d0:	6a3a      	ldr	r2, [r7, #32]
 80059d2:	4952      	ldr	r1, [pc, #328]	@ (8005b1c <I2C_RequestMemoryRead+0x1cc>)
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 f91d 	bl	8005c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e097      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e4:	2300      	movs	r3, #0
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	617b      	str	r3, [r7, #20]
 80059f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059fc:	6a39      	ldr	r1, [r7, #32]
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 f9a8 	bl	8005d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00d      	beq.n	8005a26 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0e:	2b04      	cmp	r3, #4
 8005a10:	d107      	bne.n	8005a22 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e076      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a26:	88fb      	ldrh	r3, [r7, #6]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d105      	bne.n	8005a38 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a2c:	893b      	ldrh	r3, [r7, #8]
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	611a      	str	r2, [r3, #16]
 8005a36:	e021      	b.n	8005a7c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a38:	893b      	ldrh	r3, [r7, #8]
 8005a3a:	0a1b      	lsrs	r3, r3, #8
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	b2da      	uxtb	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a48:	6a39      	ldr	r1, [r7, #32]
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 f982 	bl	8005d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00d      	beq.n	8005a72 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d107      	bne.n	8005a6e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e050      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a72:	893b      	ldrh	r3, [r7, #8]
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a7e:	6a39      	ldr	r1, [r7, #32]
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f000 f967 	bl	8005d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00d      	beq.n	8005aa8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a90:	2b04      	cmp	r3, #4
 8005a92:	d107      	bne.n	8005aa4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aa2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e035      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ab6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 f82b 	bl	8005b20 <I2C_WaitOnFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00d      	beq.n	8005aec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ade:	d103      	bne.n	8005ae8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ae6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e013      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005aec:	897b      	ldrh	r3, [r7, #10]
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f043 0301 	orr.w	r3, r3, #1
 8005af4:	b2da      	uxtb	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	6a3a      	ldr	r2, [r7, #32]
 8005b00:	4906      	ldr	r1, [pc, #24]	@ (8005b1c <I2C_RequestMemoryRead+0x1cc>)
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f000 f886 	bl	8005c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d001      	beq.n	8005b12 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e000      	b.n	8005b14 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005b12:	2300      	movs	r3, #0
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3718      	adds	r7, #24
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	00010002 	.word	0x00010002

08005b20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	603b      	str	r3, [r7, #0]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b30:	e048      	b.n	8005bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b38:	d044      	beq.n	8005bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b3a:	f7fe fd49 	bl	80045d0 <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d302      	bcc.n	8005b50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d139      	bne.n	8005bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	0c1b      	lsrs	r3, r3, #16
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d10d      	bne.n	8005b76 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	43da      	mvns	r2, r3
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	4013      	ands	r3, r2
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bf0c      	ite	eq
 8005b6c:	2301      	moveq	r3, #1
 8005b6e:	2300      	movne	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	461a      	mov	r2, r3
 8005b74:	e00c      	b.n	8005b90 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	699b      	ldr	r3, [r3, #24]
 8005b7c:	43da      	mvns	r2, r3
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	4013      	ands	r3, r2
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	bf0c      	ite	eq
 8005b88:	2301      	moveq	r3, #1
 8005b8a:	2300      	movne	r3, #0
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	461a      	mov	r2, r3
 8005b90:	79fb      	ldrb	r3, [r7, #7]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d116      	bne.n	8005bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb0:	f043 0220 	orr.w	r2, r3, #32
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e023      	b.n	8005c0c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	0c1b      	lsrs	r3, r3, #16
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d10d      	bne.n	8005bea <I2C_WaitOnFlagUntilTimeout+0xca>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	43da      	mvns	r2, r3
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bf0c      	ite	eq
 8005be0:	2301      	moveq	r3, #1
 8005be2:	2300      	movne	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	461a      	mov	r2, r3
 8005be8:	e00c      	b.n	8005c04 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	43da      	mvns	r2, r3
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	bf0c      	ite	eq
 8005bfc:	2301      	moveq	r3, #1
 8005bfe:	2300      	movne	r3, #0
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	461a      	mov	r2, r3
 8005c04:	79fb      	ldrb	r3, [r7, #7]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d093      	beq.n	8005b32 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c22:	e071      	b.n	8005d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c32:	d123      	bne.n	8005c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c42:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c68:	f043 0204 	orr.w	r2, r3, #4
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e067      	b.n	8005d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c82:	d041      	beq.n	8005d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c84:	f7fe fca4 	bl	80045d0 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d302      	bcc.n	8005c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d136      	bne.n	8005d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d10c      	bne.n	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	43da      	mvns	r2, r3
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	bf14      	ite	ne
 8005cb6:	2301      	movne	r3, #1
 8005cb8:	2300      	moveq	r3, #0
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	e00b      	b.n	8005cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	43da      	mvns	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	4013      	ands	r3, r2
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	bf14      	ite	ne
 8005cd0:	2301      	movne	r3, #1
 8005cd2:	2300      	moveq	r3, #0
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d016      	beq.n	8005d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf4:	f043 0220 	orr.w	r2, r3, #32
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e021      	b.n	8005d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	0c1b      	lsrs	r3, r3, #16
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d10c      	bne.n	8005d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	695b      	ldr	r3, [r3, #20]
 8005d18:	43da      	mvns	r2, r3
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	bf14      	ite	ne
 8005d24:	2301      	movne	r3, #1
 8005d26:	2300      	moveq	r3, #0
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	e00b      	b.n	8005d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	43da      	mvns	r2, r3
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	4013      	ands	r3, r2
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	bf14      	ite	ne
 8005d3e:	2301      	movne	r3, #1
 8005d40:	2300      	moveq	r3, #0
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f47f af6d 	bne.w	8005c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d60:	e034      	b.n	8005dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	f000 f8e3 	bl	8005f2e <I2C_IsAcknowledgeFailed>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e034      	b.n	8005ddc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d78:	d028      	beq.n	8005dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d7a:	f7fe fc29 	bl	80045d0 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d302      	bcc.n	8005d90 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d11d      	bne.n	8005dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d9a:	2b80      	cmp	r3, #128	@ 0x80
 8005d9c:	d016      	beq.n	8005dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db8:	f043 0220 	orr.w	r2, r3, #32
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e007      	b.n	8005ddc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd6:	2b80      	cmp	r3, #128	@ 0x80
 8005dd8:	d1c3      	bne.n	8005d62 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3710      	adds	r7, #16
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005df0:	e034      	b.n	8005e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 f89b 	bl	8005f2e <I2C_IsAcknowledgeFailed>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e034      	b.n	8005e6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e08:	d028      	beq.n	8005e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e0a:	f7fe fbe1 	bl	80045d0 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d302      	bcc.n	8005e20 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d11d      	bne.n	8005e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d016      	beq.n	8005e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2220      	movs	r2, #32
 8005e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e48:	f043 0220 	orr.w	r2, r3, #32
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e007      	b.n	8005e6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	695b      	ldr	r3, [r3, #20]
 8005e62:	f003 0304 	and.w	r3, r3, #4
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d1c3      	bne.n	8005df2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e80:	e049      	b.n	8005f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	695b      	ldr	r3, [r3, #20]
 8005e88:	f003 0310 	and.w	r3, r3, #16
 8005e8c:	2b10      	cmp	r3, #16
 8005e8e:	d119      	bne.n	8005ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f06f 0210 	mvn.w	r2, #16
 8005e98:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e030      	b.n	8005f26 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec4:	f7fe fb84 	bl	80045d0 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d302      	bcc.n	8005eda <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d11d      	bne.n	8005f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee4:	2b40      	cmp	r3, #64	@ 0x40
 8005ee6:	d016      	beq.n	8005f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2220      	movs	r2, #32
 8005ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f02:	f043 0220 	orr.w	r2, r3, #32
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e007      	b.n	8005f26 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f20:	2b40      	cmp	r3, #64	@ 0x40
 8005f22:	d1ae      	bne.n	8005e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b083      	sub	sp, #12
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f44:	d11b      	bne.n	8005f7e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005f4e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2220      	movs	r2, #32
 8005f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f6a:	f043 0204 	orr.w	r2, r3, #4
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e000      	b.n	8005f80 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e0bf      	b.n	800611e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d106      	bne.n	8005fb8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f7fd fcb4 	bl	8003920 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	699a      	ldr	r2, [r3, #24]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005fce:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6999      	ldr	r1, [r3, #24]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005fe4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6899      	ldr	r1, [r3, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8006128 <HAL_LTDC_Init+0x19c>)
 8006000:	400b      	ands	r3, r1
 8006002:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	041b      	lsls	r3, r3, #16
 800600a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6899      	ldr	r1, [r3, #8]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	699a      	ldr	r2, [r3, #24]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68d9      	ldr	r1, [r3, #12]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	4b3e      	ldr	r3, [pc, #248]	@ (8006128 <HAL_LTDC_Init+0x19c>)
 800602e:	400b      	ands	r3, r1
 8006030:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68d9      	ldr	r1, [r3, #12]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1a      	ldr	r2, [r3, #32]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	431a      	orrs	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	430a      	orrs	r2, r1
 800604e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6919      	ldr	r1, [r3, #16]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	4b33      	ldr	r3, [pc, #204]	@ (8006128 <HAL_LTDC_Init+0x19c>)
 800605c:	400b      	ands	r3, r1
 800605e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006064:	041b      	lsls	r3, r3, #16
 8006066:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6919      	ldr	r1, [r3, #16]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	6959      	ldr	r1, [r3, #20]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	4b27      	ldr	r3, [pc, #156]	@ (8006128 <HAL_LTDC_Init+0x19c>)
 800608a:	400b      	ands	r3, r1
 800608c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006092:	041b      	lsls	r3, r3, #16
 8006094:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6959      	ldr	r1, [r3, #20]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80060b2:	021b      	lsls	r3, r3, #8
 80060b4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80060bc:	041b      	lsls	r3, r3, #16
 80060be:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80060ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80060e2:	431a      	orrs	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	430a      	orrs	r2, r1
 80060ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0206 	orr.w	r2, r2, #6
 80060fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699a      	ldr	r2, [r3, #24]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0201 	orr.w	r2, r2, #1
 800610a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	f000f800 	.word	0xf000f800

0800612c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800612c:	b5b0      	push	{r4, r5, r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800613e:	2b01      	cmp	r3, #1
 8006140:	d101      	bne.n	8006146 <HAL_LTDC_ConfigLayer+0x1a>
 8006142:	2302      	movs	r3, #2
 8006144:	e02c      	b.n	80061a0 <HAL_LTDC_ConfigLayer+0x74>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2202      	movs	r2, #2
 8006152:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2134      	movs	r1, #52	@ 0x34
 800615c:	fb01 f303 	mul.w	r3, r1, r3
 8006160:	4413      	add	r3, r2
 8006162:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	4614      	mov	r4, r2
 800616a:	461d      	mov	r5, r3
 800616c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800616e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006178:	682b      	ldr	r3, [r5, #0]
 800617a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	68b9      	ldr	r1, [r7, #8]
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 f811 	bl	80061a8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2201      	movs	r2, #1
 800618c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bdb0      	pop	{r4, r5, r7, pc}

080061a8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b089      	sub	sp, #36	@ 0x24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	0c1b      	lsrs	r3, r3, #16
 80061c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061c4:	4413      	add	r3, r2
 80061c6:	041b      	lsls	r3, r3, #16
 80061c8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	461a      	mov	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	01db      	lsls	r3, r3, #7
 80061d4:	4413      	add	r3, r2
 80061d6:	3384      	adds	r3, #132	@ 0x84
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	6812      	ldr	r2, [r2, #0]
 80061de:	4611      	mov	r1, r2
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	01d2      	lsls	r2, r2, #7
 80061e4:	440a      	add	r2, r1
 80061e6:	3284      	adds	r2, #132	@ 0x84
 80061e8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80061ec:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	0c1b      	lsrs	r3, r3, #16
 80061fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80061fe:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006200:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4619      	mov	r1, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	01db      	lsls	r3, r3, #7
 800620c:	440b      	add	r3, r1
 800620e:	3384      	adds	r3, #132	@ 0x84
 8006210:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006216:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	68da      	ldr	r2, [r3, #12]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006226:	4413      	add	r3, r2
 8006228:	041b      	lsls	r3, r3, #16
 800622a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	461a      	mov	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	01db      	lsls	r3, r3, #7
 8006236:	4413      	add	r3, r2
 8006238:	3384      	adds	r3, #132	@ 0x84
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	6812      	ldr	r2, [r2, #0]
 8006240:	4611      	mov	r1, r2
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	01d2      	lsls	r2, r2, #7
 8006246:	440a      	add	r2, r1
 8006248:	3284      	adds	r2, #132	@ 0x84
 800624a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800624e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	689a      	ldr	r2, [r3, #8]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800625e:	4413      	add	r3, r2
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4619      	mov	r1, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	01db      	lsls	r3, r3, #7
 800626c:	440b      	add	r3, r1
 800626e:	3384      	adds	r3, #132	@ 0x84
 8006270:	4619      	mov	r1, r3
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	4313      	orrs	r3, r2
 8006276:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	461a      	mov	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	01db      	lsls	r3, r3, #7
 8006282:	4413      	add	r3, r2
 8006284:	3384      	adds	r3, #132	@ 0x84
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	6812      	ldr	r2, [r2, #0]
 800628c:	4611      	mov	r1, r2
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	01d2      	lsls	r2, r2, #7
 8006292:	440a      	add	r2, r1
 8006294:	3284      	adds	r2, #132	@ 0x84
 8006296:	f023 0307 	bic.w	r3, r3, #7
 800629a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	461a      	mov	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	01db      	lsls	r3, r3, #7
 80062a6:	4413      	add	r3, r2
 80062a8:	3384      	adds	r3, #132	@ 0x84
 80062aa:	461a      	mov	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80062b8:	021b      	lsls	r3, r3, #8
 80062ba:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80062c2:	041b      	lsls	r3, r3, #16
 80062c4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	061b      	lsls	r3, r3, #24
 80062cc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	01db      	lsls	r3, r3, #7
 80062d8:	4413      	add	r3, r2
 80062da:	3384      	adds	r3, #132	@ 0x84
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	461a      	mov	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	01db      	lsls	r3, r3, #7
 80062e8:	4413      	add	r3, r2
 80062ea:	3384      	adds	r3, #132	@ 0x84
 80062ec:	461a      	mov	r2, r3
 80062ee:	2300      	movs	r3, #0
 80062f0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80062f8:	461a      	mov	r2, r3
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	431a      	orrs	r2, r3
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	431a      	orrs	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4619      	mov	r1, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	01db      	lsls	r3, r3, #7
 800630c:	440b      	add	r3, r1
 800630e:	3384      	adds	r3, #132	@ 0x84
 8006310:	4619      	mov	r1, r3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	4313      	orrs	r3, r2
 8006316:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	461a      	mov	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	01db      	lsls	r3, r3, #7
 8006322:	4413      	add	r3, r2
 8006324:	3384      	adds	r3, #132	@ 0x84
 8006326:	695b      	ldr	r3, [r3, #20]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	4611      	mov	r1, r2
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	01d2      	lsls	r2, r2, #7
 8006332:	440a      	add	r2, r1
 8006334:	3284      	adds	r2, #132	@ 0x84
 8006336:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800633a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	461a      	mov	r2, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	01db      	lsls	r3, r3, #7
 8006346:	4413      	add	r3, r2
 8006348:	3384      	adds	r3, #132	@ 0x84
 800634a:	461a      	mov	r2, r3
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	01db      	lsls	r3, r3, #7
 800635c:	4413      	add	r3, r2
 800635e:	3384      	adds	r3, #132	@ 0x84
 8006360:	69db      	ldr	r3, [r3, #28]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	6812      	ldr	r2, [r2, #0]
 8006366:	4611      	mov	r1, r2
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	01d2      	lsls	r2, r2, #7
 800636c:	440a      	add	r2, r1
 800636e:	3284      	adds	r2, #132	@ 0x84
 8006370:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006374:	f023 0307 	bic.w	r3, r3, #7
 8006378:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	69da      	ldr	r2, [r3, #28]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	68f9      	ldr	r1, [r7, #12]
 8006384:	6809      	ldr	r1, [r1, #0]
 8006386:	4608      	mov	r0, r1
 8006388:	6879      	ldr	r1, [r7, #4]
 800638a:	01c9      	lsls	r1, r1, #7
 800638c:	4401      	add	r1, r0
 800638e:	3184      	adds	r1, #132	@ 0x84
 8006390:	4313      	orrs	r3, r2
 8006392:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	461a      	mov	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	01db      	lsls	r3, r3, #7
 800639e:	4413      	add	r3, r2
 80063a0:	3384      	adds	r3, #132	@ 0x84
 80063a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	461a      	mov	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	01db      	lsls	r3, r3, #7
 80063ae:	4413      	add	r3, r2
 80063b0:	3384      	adds	r3, #132	@ 0x84
 80063b2:	461a      	mov	r2, r3
 80063b4:	2300      	movs	r3, #0
 80063b6:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	461a      	mov	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	01db      	lsls	r3, r3, #7
 80063c2:	4413      	add	r3, r2
 80063c4:	3384      	adds	r3, #132	@ 0x84
 80063c6:	461a      	mov	r2, r3
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063cc:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d102      	bne.n	80063dc <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80063d6:	2304      	movs	r3, #4
 80063d8:	61fb      	str	r3, [r7, #28]
 80063da:	e01b      	b.n	8006414 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d102      	bne.n	80063ea <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80063e4:	2303      	movs	r3, #3
 80063e6:	61fb      	str	r3, [r7, #28]
 80063e8:	e014      	b.n	8006414 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d00b      	beq.n	800640a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d007      	beq.n	800640a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80063fe:	2b03      	cmp	r3, #3
 8006400:	d003      	beq.n	800640a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006406:	2b07      	cmp	r3, #7
 8006408:	d102      	bne.n	8006410 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800640a:	2302      	movs	r3, #2
 800640c:	61fb      	str	r3, [r7, #28]
 800640e:	e001      	b.n	8006414 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006410:	2301      	movs	r3, #1
 8006412:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	461a      	mov	r2, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	01db      	lsls	r3, r3, #7
 800641e:	4413      	add	r3, r2
 8006420:	3384      	adds	r3, #132	@ 0x84
 8006422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	6812      	ldr	r2, [r2, #0]
 8006428:	4611      	mov	r1, r2
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	01d2      	lsls	r2, r2, #7
 800642e:	440a      	add	r2, r1
 8006430:	3284      	adds	r2, #132	@ 0x84
 8006432:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8006436:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643c:	69fa      	ldr	r2, [r7, #28]
 800643e:	fb02 f303 	mul.w	r3, r2, r3
 8006442:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	6859      	ldr	r1, [r3, #4]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	1acb      	subs	r3, r1, r3
 800644e:	69f9      	ldr	r1, [r7, #28]
 8006450:	fb01 f303 	mul.w	r3, r1, r3
 8006454:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006456:	68f9      	ldr	r1, [r7, #12]
 8006458:	6809      	ldr	r1, [r1, #0]
 800645a:	4608      	mov	r0, r1
 800645c:	6879      	ldr	r1, [r7, #4]
 800645e:	01c9      	lsls	r1, r1, #7
 8006460:	4401      	add	r1, r0
 8006462:	3184      	adds	r1, #132	@ 0x84
 8006464:	4313      	orrs	r3, r2
 8006466:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	461a      	mov	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	01db      	lsls	r3, r3, #7
 8006472:	4413      	add	r3, r2
 8006474:	3384      	adds	r3, #132	@ 0x84
 8006476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	6812      	ldr	r2, [r2, #0]
 800647c:	4611      	mov	r1, r2
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	01d2      	lsls	r2, r2, #7
 8006482:	440a      	add	r2, r1
 8006484:	3284      	adds	r2, #132	@ 0x84
 8006486:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800648a:	f023 0307 	bic.w	r3, r3, #7
 800648e:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	01db      	lsls	r3, r3, #7
 800649a:	4413      	add	r3, r2
 800649c:	3384      	adds	r3, #132	@ 0x84
 800649e:	461a      	mov	r2, r3
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	01db      	lsls	r3, r3, #7
 80064b0:	4413      	add	r3, r2
 80064b2:	3384      	adds	r3, #132	@ 0x84
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	4611      	mov	r1, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	01d2      	lsls	r2, r2, #7
 80064c0:	440a      	add	r2, r1
 80064c2:	3284      	adds	r2, #132	@ 0x84
 80064c4:	f043 0301 	orr.w	r3, r3, #1
 80064c8:	6013      	str	r3, [r2, #0]
}
 80064ca:	bf00      	nop
 80064cc:	3724      	adds	r7, #36	@ 0x24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
	...

080064d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e267      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d075      	beq.n	80065e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064f6:	4b88      	ldr	r3, [pc, #544]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f003 030c 	and.w	r3, r3, #12
 80064fe:	2b04      	cmp	r3, #4
 8006500:	d00c      	beq.n	800651c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006502:	4b85      	ldr	r3, [pc, #532]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800650a:	2b08      	cmp	r3, #8
 800650c:	d112      	bne.n	8006534 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800650e:	4b82      	ldr	r3, [pc, #520]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006516:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800651a:	d10b      	bne.n	8006534 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800651c:	4b7e      	ldr	r3, [pc, #504]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d05b      	beq.n	80065e0 <HAL_RCC_OscConfig+0x108>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d157      	bne.n	80065e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e242      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800653c:	d106      	bne.n	800654c <HAL_RCC_OscConfig+0x74>
 800653e:	4b76      	ldr	r3, [pc, #472]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a75      	ldr	r2, [pc, #468]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006548:	6013      	str	r3, [r2, #0]
 800654a:	e01d      	b.n	8006588 <HAL_RCC_OscConfig+0xb0>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006554:	d10c      	bne.n	8006570 <HAL_RCC_OscConfig+0x98>
 8006556:	4b70      	ldr	r3, [pc, #448]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a6f      	ldr	r2, [pc, #444]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 800655c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006560:	6013      	str	r3, [r2, #0]
 8006562:	4b6d      	ldr	r3, [pc, #436]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a6c      	ldr	r2, [pc, #432]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800656c:	6013      	str	r3, [r2, #0]
 800656e:	e00b      	b.n	8006588 <HAL_RCC_OscConfig+0xb0>
 8006570:	4b69      	ldr	r3, [pc, #420]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a68      	ldr	r2, [pc, #416]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006576:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800657a:	6013      	str	r3, [r2, #0]
 800657c:	4b66      	ldr	r3, [pc, #408]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a65      	ldr	r2, [pc, #404]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006582:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006586:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d013      	beq.n	80065b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006590:	f7fe f81e 	bl	80045d0 <HAL_GetTick>
 8006594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006596:	e008      	b.n	80065aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006598:	f7fe f81a 	bl	80045d0 <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b64      	cmp	r3, #100	@ 0x64
 80065a4:	d901      	bls.n	80065aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e207      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065aa:	4b5b      	ldr	r3, [pc, #364]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d0f0      	beq.n	8006598 <HAL_RCC_OscConfig+0xc0>
 80065b6:	e014      	b.n	80065e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065b8:	f7fe f80a 	bl	80045d0 <HAL_GetTick>
 80065bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065be:	e008      	b.n	80065d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065c0:	f7fe f806 	bl	80045d0 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	2b64      	cmp	r3, #100	@ 0x64
 80065cc:	d901      	bls.n	80065d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e1f3      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065d2:	4b51      	ldr	r3, [pc, #324]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1f0      	bne.n	80065c0 <HAL_RCC_OscConfig+0xe8>
 80065de:	e000      	b.n	80065e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d063      	beq.n	80066b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065ee:	4b4a      	ldr	r3, [pc, #296]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f003 030c 	and.w	r3, r3, #12
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00b      	beq.n	8006612 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065fa:	4b47      	ldr	r3, [pc, #284]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006602:	2b08      	cmp	r3, #8
 8006604:	d11c      	bne.n	8006640 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006606:	4b44      	ldr	r3, [pc, #272]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d116      	bne.n	8006640 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006612:	4b41      	ldr	r3, [pc, #260]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b00      	cmp	r3, #0
 800661c:	d005      	beq.n	800662a <HAL_RCC_OscConfig+0x152>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d001      	beq.n	800662a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e1c7      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800662a:	4b3b      	ldr	r3, [pc, #236]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	00db      	lsls	r3, r3, #3
 8006638:	4937      	ldr	r1, [pc, #220]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 800663a:	4313      	orrs	r3, r2
 800663c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800663e:	e03a      	b.n	80066b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d020      	beq.n	800668a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006648:	4b34      	ldr	r3, [pc, #208]	@ (800671c <HAL_RCC_OscConfig+0x244>)
 800664a:	2201      	movs	r2, #1
 800664c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664e:	f7fd ffbf 	bl	80045d0 <HAL_GetTick>
 8006652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006654:	e008      	b.n	8006668 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006656:	f7fd ffbb 	bl	80045d0 <HAL_GetTick>
 800665a:	4602      	mov	r2, r0
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	1ad3      	subs	r3, r2, r3
 8006660:	2b02      	cmp	r3, #2
 8006662:	d901      	bls.n	8006668 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006664:	2303      	movs	r3, #3
 8006666:	e1a8      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006668:	4b2b      	ldr	r3, [pc, #172]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0302 	and.w	r3, r3, #2
 8006670:	2b00      	cmp	r3, #0
 8006672:	d0f0      	beq.n	8006656 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006674:	4b28      	ldr	r3, [pc, #160]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	00db      	lsls	r3, r3, #3
 8006682:	4925      	ldr	r1, [pc, #148]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 8006684:	4313      	orrs	r3, r2
 8006686:	600b      	str	r3, [r1, #0]
 8006688:	e015      	b.n	80066b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800668a:	4b24      	ldr	r3, [pc, #144]	@ (800671c <HAL_RCC_OscConfig+0x244>)
 800668c:	2200      	movs	r2, #0
 800668e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006690:	f7fd ff9e 	bl	80045d0 <HAL_GetTick>
 8006694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006696:	e008      	b.n	80066aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006698:	f7fd ff9a 	bl	80045d0 <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e187      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 0302 	and.w	r3, r3, #2
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1f0      	bne.n	8006698 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0308 	and.w	r3, r3, #8
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d036      	beq.n	8006730 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d016      	beq.n	80066f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066ca:	4b15      	ldr	r3, [pc, #84]	@ (8006720 <HAL_RCC_OscConfig+0x248>)
 80066cc:	2201      	movs	r2, #1
 80066ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d0:	f7fd ff7e 	bl	80045d0 <HAL_GetTick>
 80066d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066d6:	e008      	b.n	80066ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066d8:	f7fd ff7a 	bl	80045d0 <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d901      	bls.n	80066ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e167      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006718 <HAL_RCC_OscConfig+0x240>)
 80066ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066ee:	f003 0302 	and.w	r3, r3, #2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0f0      	beq.n	80066d8 <HAL_RCC_OscConfig+0x200>
 80066f6:	e01b      	b.n	8006730 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066f8:	4b09      	ldr	r3, [pc, #36]	@ (8006720 <HAL_RCC_OscConfig+0x248>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066fe:	f7fd ff67 	bl	80045d0 <HAL_GetTick>
 8006702:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006704:	e00e      	b.n	8006724 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006706:	f7fd ff63 	bl	80045d0 <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d907      	bls.n	8006724 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e150      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
 8006718:	40023800 	.word	0x40023800
 800671c:	42470000 	.word	0x42470000
 8006720:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006724:	4b88      	ldr	r3, [pc, #544]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006726:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1ea      	bne.n	8006706 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0304 	and.w	r3, r3, #4
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 8097 	beq.w	800686c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800673e:	2300      	movs	r3, #0
 8006740:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006742:	4b81      	ldr	r3, [pc, #516]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d10f      	bne.n	800676e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800674e:	2300      	movs	r3, #0
 8006750:	60bb      	str	r3, [r7, #8]
 8006752:	4b7d      	ldr	r3, [pc, #500]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006756:	4a7c      	ldr	r2, [pc, #496]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800675c:	6413      	str	r3, [r2, #64]	@ 0x40
 800675e:	4b7a      	ldr	r3, [pc, #488]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006766:	60bb      	str	r3, [r7, #8]
 8006768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800676a:	2301      	movs	r3, #1
 800676c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800676e:	4b77      	ldr	r3, [pc, #476]	@ (800694c <HAL_RCC_OscConfig+0x474>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006776:	2b00      	cmp	r3, #0
 8006778:	d118      	bne.n	80067ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800677a:	4b74      	ldr	r3, [pc, #464]	@ (800694c <HAL_RCC_OscConfig+0x474>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a73      	ldr	r2, [pc, #460]	@ (800694c <HAL_RCC_OscConfig+0x474>)
 8006780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006786:	f7fd ff23 	bl	80045d0 <HAL_GetTick>
 800678a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800678c:	e008      	b.n	80067a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800678e:	f7fd ff1f 	bl	80045d0 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e10c      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067a0:	4b6a      	ldr	r3, [pc, #424]	@ (800694c <HAL_RCC_OscConfig+0x474>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d0f0      	beq.n	800678e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d106      	bne.n	80067c2 <HAL_RCC_OscConfig+0x2ea>
 80067b4:	4b64      	ldr	r3, [pc, #400]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b8:	4a63      	ldr	r2, [pc, #396]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	6713      	str	r3, [r2, #112]	@ 0x70
 80067c0:	e01c      	b.n	80067fc <HAL_RCC_OscConfig+0x324>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	2b05      	cmp	r3, #5
 80067c8:	d10c      	bne.n	80067e4 <HAL_RCC_OscConfig+0x30c>
 80067ca:	4b5f      	ldr	r3, [pc, #380]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ce:	4a5e      	ldr	r2, [pc, #376]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067d0:	f043 0304 	orr.w	r3, r3, #4
 80067d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80067d6:	4b5c      	ldr	r3, [pc, #368]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067da:	4a5b      	ldr	r2, [pc, #364]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80067e2:	e00b      	b.n	80067fc <HAL_RCC_OscConfig+0x324>
 80067e4:	4b58      	ldr	r3, [pc, #352]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e8:	4a57      	ldr	r2, [pc, #348]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067ea:	f023 0301 	bic.w	r3, r3, #1
 80067ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80067f0:	4b55      	ldr	r3, [pc, #340]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f4:	4a54      	ldr	r2, [pc, #336]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80067f6:	f023 0304 	bic.w	r3, r3, #4
 80067fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d015      	beq.n	8006830 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006804:	f7fd fee4 	bl	80045d0 <HAL_GetTick>
 8006808:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800680a:	e00a      	b.n	8006822 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800680c:	f7fd fee0 	bl	80045d0 <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800681a:	4293      	cmp	r3, r2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e0cb      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006822:	4b49      	ldr	r3, [pc, #292]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006826:	f003 0302 	and.w	r3, r3, #2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0ee      	beq.n	800680c <HAL_RCC_OscConfig+0x334>
 800682e:	e014      	b.n	800685a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006830:	f7fd fece 	bl	80045d0 <HAL_GetTick>
 8006834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006836:	e00a      	b.n	800684e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006838:	f7fd feca 	bl	80045d0 <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006846:	4293      	cmp	r3, r2
 8006848:	d901      	bls.n	800684e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e0b5      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800684e:	4b3e      	ldr	r3, [pc, #248]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006852:	f003 0302 	and.w	r3, r3, #2
 8006856:	2b00      	cmp	r3, #0
 8006858:	d1ee      	bne.n	8006838 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800685a:	7dfb      	ldrb	r3, [r7, #23]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d105      	bne.n	800686c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006860:	4b39      	ldr	r3, [pc, #228]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006864:	4a38      	ldr	r2, [pc, #224]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006866:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800686a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 80a1 	beq.w	80069b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006876:	4b34      	ldr	r3, [pc, #208]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f003 030c 	and.w	r3, r3, #12
 800687e:	2b08      	cmp	r3, #8
 8006880:	d05c      	beq.n	800693c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	2b02      	cmp	r3, #2
 8006888:	d141      	bne.n	800690e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800688a:	4b31      	ldr	r3, [pc, #196]	@ (8006950 <HAL_RCC_OscConfig+0x478>)
 800688c:	2200      	movs	r2, #0
 800688e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006890:	f7fd fe9e 	bl	80045d0 <HAL_GetTick>
 8006894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006896:	e008      	b.n	80068aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006898:	f7fd fe9a 	bl	80045d0 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d901      	bls.n	80068aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e087      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068aa:	4b27      	ldr	r3, [pc, #156]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1f0      	bne.n	8006898 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	69da      	ldr	r2, [r3, #28]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	431a      	orrs	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c4:	019b      	lsls	r3, r3, #6
 80068c6:	431a      	orrs	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068cc:	085b      	lsrs	r3, r3, #1
 80068ce:	3b01      	subs	r3, #1
 80068d0:	041b      	lsls	r3, r3, #16
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d8:	061b      	lsls	r3, r3, #24
 80068da:	491b      	ldr	r1, [pc, #108]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068e0:	4b1b      	ldr	r3, [pc, #108]	@ (8006950 <HAL_RCC_OscConfig+0x478>)
 80068e2:	2201      	movs	r2, #1
 80068e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e6:	f7fd fe73 	bl	80045d0 <HAL_GetTick>
 80068ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068ec:	e008      	b.n	8006900 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068ee:	f7fd fe6f 	bl	80045d0 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e05c      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006900:	4b11      	ldr	r3, [pc, #68]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006908:	2b00      	cmp	r3, #0
 800690a:	d0f0      	beq.n	80068ee <HAL_RCC_OscConfig+0x416>
 800690c:	e054      	b.n	80069b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800690e:	4b10      	ldr	r3, [pc, #64]	@ (8006950 <HAL_RCC_OscConfig+0x478>)
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006914:	f7fd fe5c 	bl	80045d0 <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800691c:	f7fd fe58 	bl	80045d0 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b02      	cmp	r3, #2
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e045      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800692e:	4b06      	ldr	r3, [pc, #24]	@ (8006948 <HAL_RCC_OscConfig+0x470>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f0      	bne.n	800691c <HAL_RCC_OscConfig+0x444>
 800693a:	e03d      	b.n	80069b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d107      	bne.n	8006954 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e038      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
 8006948:	40023800 	.word	0x40023800
 800694c:	40007000 	.word	0x40007000
 8006950:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006954:	4b1b      	ldr	r3, [pc, #108]	@ (80069c4 <HAL_RCC_OscConfig+0x4ec>)
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d028      	beq.n	80069b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800696c:	429a      	cmp	r2, r3
 800696e:	d121      	bne.n	80069b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800697a:	429a      	cmp	r2, r3
 800697c:	d11a      	bne.n	80069b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006984:	4013      	ands	r3, r2
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800698a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800698c:	4293      	cmp	r3, r2
 800698e:	d111      	bne.n	80069b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699a:	085b      	lsrs	r3, r3, #1
 800699c:	3b01      	subs	r3, #1
 800699e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d107      	bne.n	80069b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d001      	beq.n	80069b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e000      	b.n	80069ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	40023800 	.word	0x40023800

080069c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d101      	bne.n	80069dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e0cc      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069dc:	4b68      	ldr	r3, [pc, #416]	@ (8006b80 <HAL_RCC_ClockConfig+0x1b8>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 030f 	and.w	r3, r3, #15
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d90c      	bls.n	8006a04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ea:	4b65      	ldr	r3, [pc, #404]	@ (8006b80 <HAL_RCC_ClockConfig+0x1b8>)
 80069ec:	683a      	ldr	r2, [r7, #0]
 80069ee:	b2d2      	uxtb	r2, r2
 80069f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069f2:	4b63      	ldr	r3, [pc, #396]	@ (8006b80 <HAL_RCC_ClockConfig+0x1b8>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 030f 	and.w	r3, r3, #15
 80069fa:	683a      	ldr	r2, [r7, #0]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d001      	beq.n	8006a04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e0b8      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d020      	beq.n	8006a52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0304 	and.w	r3, r3, #4
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d005      	beq.n	8006a28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a1c:	4b59      	ldr	r3, [pc, #356]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	4a58      	ldr	r2, [pc, #352]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0308 	and.w	r3, r3, #8
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d005      	beq.n	8006a40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a34:	4b53      	ldr	r3, [pc, #332]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	4a52      	ldr	r2, [pc, #328]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a40:	4b50      	ldr	r3, [pc, #320]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	494d      	ldr	r1, [pc, #308]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d044      	beq.n	8006ae8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d107      	bne.n	8006a76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a66:	4b47      	ldr	r3, [pc, #284]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d119      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e07f      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d003      	beq.n	8006a86 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a82:	2b03      	cmp	r3, #3
 8006a84:	d107      	bne.n	8006a96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a86:	4b3f      	ldr	r3, [pc, #252]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d109      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e06f      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a96:	4b3b      	ldr	r3, [pc, #236]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0302 	and.w	r3, r3, #2
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e067      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006aa6:	4b37      	ldr	r3, [pc, #220]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f023 0203 	bic.w	r2, r3, #3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	4934      	ldr	r1, [pc, #208]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ab8:	f7fd fd8a 	bl	80045d0 <HAL_GetTick>
 8006abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006abe:	e00a      	b.n	8006ad6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ac0:	f7fd fd86 	bl	80045d0 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e04f      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 020c 	and.w	r2, r3, #12
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d1eb      	bne.n	8006ac0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ae8:	4b25      	ldr	r3, [pc, #148]	@ (8006b80 <HAL_RCC_ClockConfig+0x1b8>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 030f 	and.w	r3, r3, #15
 8006af0:	683a      	ldr	r2, [r7, #0]
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d20c      	bcs.n	8006b10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006af6:	4b22      	ldr	r3, [pc, #136]	@ (8006b80 <HAL_RCC_ClockConfig+0x1b8>)
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006afe:	4b20      	ldr	r3, [pc, #128]	@ (8006b80 <HAL_RCC_ClockConfig+0x1b8>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 030f 	and.w	r3, r3, #15
 8006b06:	683a      	ldr	r2, [r7, #0]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d001      	beq.n	8006b10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e032      	b.n	8006b76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0304 	and.w	r3, r3, #4
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d008      	beq.n	8006b2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b1c:	4b19      	ldr	r3, [pc, #100]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	4916      	ldr	r1, [pc, #88]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0308 	and.w	r3, r3, #8
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d009      	beq.n	8006b4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b3a:	4b12      	ldr	r3, [pc, #72]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	00db      	lsls	r3, r3, #3
 8006b48:	490e      	ldr	r1, [pc, #56]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b4e:	f000 f821 	bl	8006b94 <HAL_RCC_GetSysClockFreq>
 8006b52:	4602      	mov	r2, r0
 8006b54:	4b0b      	ldr	r3, [pc, #44]	@ (8006b84 <HAL_RCC_ClockConfig+0x1bc>)
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	091b      	lsrs	r3, r3, #4
 8006b5a:	f003 030f 	and.w	r3, r3, #15
 8006b5e:	490a      	ldr	r1, [pc, #40]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c0>)
 8006b60:	5ccb      	ldrb	r3, [r1, r3]
 8006b62:	fa22 f303 	lsr.w	r3, r2, r3
 8006b66:	4a09      	ldr	r2, [pc, #36]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c4>)
 8006b68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006b6a:	4b09      	ldr	r3, [pc, #36]	@ (8006b90 <HAL_RCC_ClockConfig+0x1c8>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7fd fcea 	bl	8004548 <HAL_InitTick>

  return HAL_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3710      	adds	r7, #16
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	40023c00 	.word	0x40023c00
 8006b84:	40023800 	.word	0x40023800
 8006b88:	08009924 	.word	0x08009924
 8006b8c:	20000018 	.word	0x20000018
 8006b90:	2000001c 	.word	0x2000001c

08006b94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b98:	b094      	sub	sp, #80	@ 0x50
 8006b9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bac:	4b79      	ldr	r3, [pc, #484]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f003 030c 	and.w	r3, r3, #12
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d00d      	beq.n	8006bd4 <HAL_RCC_GetSysClockFreq+0x40>
 8006bb8:	2b08      	cmp	r3, #8
 8006bba:	f200 80e1 	bhi.w	8006d80 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d002      	beq.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x34>
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d003      	beq.n	8006bce <HAL_RCC_GetSysClockFreq+0x3a>
 8006bc6:	e0db      	b.n	8006d80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bc8:	4b73      	ldr	r3, [pc, #460]	@ (8006d98 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bcc:	e0db      	b.n	8006d86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bce:	4b73      	ldr	r3, [pc, #460]	@ (8006d9c <HAL_RCC_GetSysClockFreq+0x208>)
 8006bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bd2:	e0d8      	b.n	8006d86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bd4:	4b6f      	ldr	r3, [pc, #444]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bdc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bde:	4b6d      	ldr	r3, [pc, #436]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d063      	beq.n	8006cb2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bea:	4b6a      	ldr	r3, [pc, #424]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	099b      	lsrs	r3, r3, #6
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006bf4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bfe:	2300      	movs	r3, #0
 8006c00:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006c06:	4622      	mov	r2, r4
 8006c08:	462b      	mov	r3, r5
 8006c0a:	f04f 0000 	mov.w	r0, #0
 8006c0e:	f04f 0100 	mov.w	r1, #0
 8006c12:	0159      	lsls	r1, r3, #5
 8006c14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c18:	0150      	lsls	r0, r2, #5
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	4621      	mov	r1, r4
 8006c20:	1a51      	subs	r1, r2, r1
 8006c22:	6139      	str	r1, [r7, #16]
 8006c24:	4629      	mov	r1, r5
 8006c26:	eb63 0301 	sbc.w	r3, r3, r1
 8006c2a:	617b      	str	r3, [r7, #20]
 8006c2c:	f04f 0200 	mov.w	r2, #0
 8006c30:	f04f 0300 	mov.w	r3, #0
 8006c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c38:	4659      	mov	r1, fp
 8006c3a:	018b      	lsls	r3, r1, #6
 8006c3c:	4651      	mov	r1, sl
 8006c3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c42:	4651      	mov	r1, sl
 8006c44:	018a      	lsls	r2, r1, #6
 8006c46:	4651      	mov	r1, sl
 8006c48:	ebb2 0801 	subs.w	r8, r2, r1
 8006c4c:	4659      	mov	r1, fp
 8006c4e:	eb63 0901 	sbc.w	r9, r3, r1
 8006c52:	f04f 0200 	mov.w	r2, #0
 8006c56:	f04f 0300 	mov.w	r3, #0
 8006c5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c66:	4690      	mov	r8, r2
 8006c68:	4699      	mov	r9, r3
 8006c6a:	4623      	mov	r3, r4
 8006c6c:	eb18 0303 	adds.w	r3, r8, r3
 8006c70:	60bb      	str	r3, [r7, #8]
 8006c72:	462b      	mov	r3, r5
 8006c74:	eb49 0303 	adc.w	r3, r9, r3
 8006c78:	60fb      	str	r3, [r7, #12]
 8006c7a:	f04f 0200 	mov.w	r2, #0
 8006c7e:	f04f 0300 	mov.w	r3, #0
 8006c82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006c86:	4629      	mov	r1, r5
 8006c88:	024b      	lsls	r3, r1, #9
 8006c8a:	4621      	mov	r1, r4
 8006c8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c90:	4621      	mov	r1, r4
 8006c92:	024a      	lsls	r2, r1, #9
 8006c94:	4610      	mov	r0, r2
 8006c96:	4619      	mov	r1, r3
 8006c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ca0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ca4:	f7f9 faa2 	bl	80001ec <__aeabi_uldivmod>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	4613      	mov	r3, r2
 8006cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cb0:	e058      	b.n	8006d64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cb2:	4b38      	ldr	r3, [pc, #224]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	099b      	lsrs	r3, r3, #6
 8006cb8:	2200      	movs	r2, #0
 8006cba:	4618      	mov	r0, r3
 8006cbc:	4611      	mov	r1, r2
 8006cbe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006cc2:	623b      	str	r3, [r7, #32]
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006ccc:	4642      	mov	r2, r8
 8006cce:	464b      	mov	r3, r9
 8006cd0:	f04f 0000 	mov.w	r0, #0
 8006cd4:	f04f 0100 	mov.w	r1, #0
 8006cd8:	0159      	lsls	r1, r3, #5
 8006cda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cde:	0150      	lsls	r0, r2, #5
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	4641      	mov	r1, r8
 8006ce6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006cea:	4649      	mov	r1, r9
 8006cec:	eb63 0b01 	sbc.w	fp, r3, r1
 8006cf0:	f04f 0200 	mov.w	r2, #0
 8006cf4:	f04f 0300 	mov.w	r3, #0
 8006cf8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006cfc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006d00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006d04:	ebb2 040a 	subs.w	r4, r2, sl
 8006d08:	eb63 050b 	sbc.w	r5, r3, fp
 8006d0c:	f04f 0200 	mov.w	r2, #0
 8006d10:	f04f 0300 	mov.w	r3, #0
 8006d14:	00eb      	lsls	r3, r5, #3
 8006d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d1a:	00e2      	lsls	r2, r4, #3
 8006d1c:	4614      	mov	r4, r2
 8006d1e:	461d      	mov	r5, r3
 8006d20:	4643      	mov	r3, r8
 8006d22:	18e3      	adds	r3, r4, r3
 8006d24:	603b      	str	r3, [r7, #0]
 8006d26:	464b      	mov	r3, r9
 8006d28:	eb45 0303 	adc.w	r3, r5, r3
 8006d2c:	607b      	str	r3, [r7, #4]
 8006d2e:	f04f 0200 	mov.w	r2, #0
 8006d32:	f04f 0300 	mov.w	r3, #0
 8006d36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	028b      	lsls	r3, r1, #10
 8006d3e:	4621      	mov	r1, r4
 8006d40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d44:	4621      	mov	r1, r4
 8006d46:	028a      	lsls	r2, r1, #10
 8006d48:	4610      	mov	r0, r2
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d4e:	2200      	movs	r2, #0
 8006d50:	61bb      	str	r3, [r7, #24]
 8006d52:	61fa      	str	r2, [r7, #28]
 8006d54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d58:	f7f9 fa48 	bl	80001ec <__aeabi_uldivmod>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4613      	mov	r3, r2
 8006d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006d64:	4b0b      	ldr	r3, [pc, #44]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	0c1b      	lsrs	r3, r3, #16
 8006d6a:	f003 0303 	and.w	r3, r3, #3
 8006d6e:	3301      	adds	r3, #1
 8006d70:	005b      	lsls	r3, r3, #1
 8006d72:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006d74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d7e:	e002      	b.n	8006d86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d80:	4b05      	ldr	r3, [pc, #20]	@ (8006d98 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3750      	adds	r7, #80	@ 0x50
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d92:	bf00      	nop
 8006d94:	40023800 	.word	0x40023800
 8006d98:	00f42400 	.word	0x00f42400
 8006d9c:	007a1200 	.word	0x007a1200

08006da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006da0:	b480      	push	{r7}
 8006da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006da4:	4b03      	ldr	r3, [pc, #12]	@ (8006db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006da6:	681b      	ldr	r3, [r3, #0]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	20000018 	.word	0x20000018

08006db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006dbc:	f7ff fff0 	bl	8006da0 <HAL_RCC_GetHCLKFreq>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	4b05      	ldr	r3, [pc, #20]	@ (8006dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	0a9b      	lsrs	r3, r3, #10
 8006dc8:	f003 0307 	and.w	r3, r3, #7
 8006dcc:	4903      	ldr	r1, [pc, #12]	@ (8006ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dce:	5ccb      	ldrb	r3, [r1, r3]
 8006dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	40023800 	.word	0x40023800
 8006ddc:	08009934 	.word	0x08009934

08006de0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006de8:	2300      	movs	r3, #0
 8006dea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d10b      	bne.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d105      	bne.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d075      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e14:	4b91      	ldr	r3, [pc, #580]	@ (800705c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006e16:	2200      	movs	r2, #0
 8006e18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e1a:	f7fd fbd9 	bl	80045d0 <HAL_GetTick>
 8006e1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e20:	e008      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e22:	f7fd fbd5 	bl	80045d0 <HAL_GetTick>
 8006e26:	4602      	mov	r2, r0
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	1ad3      	subs	r3, r2, r3
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d901      	bls.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	e189      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e34:	4b8a      	ldr	r3, [pc, #552]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1f0      	bne.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0301 	and.w	r3, r3, #1
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d009      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	019a      	lsls	r2, r3, #6
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	071b      	lsls	r3, r3, #28
 8006e58:	4981      	ldr	r1, [pc, #516]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 0302 	and.w	r3, r3, #2
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d01f      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006e6c:	4b7c      	ldr	r3, [pc, #496]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e72:	0f1b      	lsrs	r3, r3, #28
 8006e74:	f003 0307 	and.w	r3, r3, #7
 8006e78:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	019a      	lsls	r2, r3, #6
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	061b      	lsls	r3, r3, #24
 8006e86:	431a      	orrs	r2, r3
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	071b      	lsls	r3, r3, #28
 8006e8c:	4974      	ldr	r1, [pc, #464]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006e94:	4b72      	ldr	r3, [pc, #456]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e9a:	f023 021f 	bic.w	r2, r3, #31
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	69db      	ldr	r3, [r3, #28]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	496e      	ldr	r1, [pc, #440]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00d      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	019a      	lsls	r2, r3, #6
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	061b      	lsls	r3, r3, #24
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	071b      	lsls	r3, r3, #28
 8006ecc:	4964      	ldr	r1, [pc, #400]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006ed4:	4b61      	ldr	r3, [pc, #388]	@ (800705c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006eda:	f7fd fb79 	bl	80045d0 <HAL_GetTick>
 8006ede:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ee0:	e008      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ee2:	f7fd fb75 	bl	80045d0 <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d901      	bls.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e129      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ef4:	4b5a      	ldr	r3, [pc, #360]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d0f0      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0304 	and.w	r3, r3, #4
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d105      	bne.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d079      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006f18:	4b52      	ldr	r3, [pc, #328]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f1e:	f7fd fb57 	bl	80045d0 <HAL_GetTick>
 8006f22:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f24:	e008      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006f26:	f7fd fb53 	bl	80045d0 <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d901      	bls.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e107      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f38:	4b49      	ldr	r3, [pc, #292]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f44:	d0ef      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0304 	and.w	r3, r3, #4
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d020      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f52:	4b43      	ldr	r3, [pc, #268]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f58:	0f1b      	lsrs	r3, r3, #28
 8006f5a:	f003 0307 	and.w	r3, r3, #7
 8006f5e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	019a      	lsls	r2, r3, #6
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	061b      	lsls	r3, r3, #24
 8006f6c:	431a      	orrs	r2, r3
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	071b      	lsls	r3, r3, #28
 8006f72:	493b      	ldr	r1, [pc, #236]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006f7a:	4b39      	ldr	r3, [pc, #228]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f80:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	021b      	lsls	r3, r3, #8
 8006f8c:	4934      	ldr	r1, [pc, #208]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 0308 	and.w	r3, r3, #8
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d01e      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006fa0:	4b2f      	ldr	r3, [pc, #188]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa6:	0e1b      	lsrs	r3, r3, #24
 8006fa8:	f003 030f 	and.w	r3, r3, #15
 8006fac:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	019a      	lsls	r2, r3, #6
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	061b      	lsls	r3, r3, #24
 8006fb8:	431a      	orrs	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	071b      	lsls	r3, r3, #28
 8006fc0:	4927      	ldr	r1, [pc, #156]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006fc8:	4b25      	ldr	r3, [pc, #148]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd6:	4922      	ldr	r1, [pc, #136]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006fde:	4b21      	ldr	r3, [pc, #132]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006fe4:	f7fd faf4 	bl	80045d0 <HAL_GetTick>
 8006fe8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006fea:	e008      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006fec:	f7fd faf0 	bl	80045d0 <HAL_GetTick>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d901      	bls.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e0a4      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ffe:	4b18      	ldr	r3, [pc, #96]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800700a:	d1ef      	bne.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0320 	and.w	r3, r3, #32
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 808b 	beq.w	8007130 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800701a:	2300      	movs	r3, #0
 800701c:	60fb      	str	r3, [r7, #12]
 800701e:	4b10      	ldr	r3, [pc, #64]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007022:	4a0f      	ldr	r2, [pc, #60]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007024:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007028:	6413      	str	r3, [r2, #64]	@ 0x40
 800702a:	4b0d      	ldr	r3, [pc, #52]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007032:	60fb      	str	r3, [r7, #12]
 8007034:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007036:	4b0c      	ldr	r3, [pc, #48]	@ (8007068 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a0b      	ldr	r2, [pc, #44]	@ (8007068 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800703c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007040:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007042:	f7fd fac5 	bl	80045d0 <HAL_GetTick>
 8007046:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007048:	e010      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800704a:	f7fd fac1 	bl	80045d0 <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d909      	bls.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e075      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800705c:	42470068 	.word	0x42470068
 8007060:	40023800 	.word	0x40023800
 8007064:	42470070 	.word	0x42470070
 8007068:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800706c:	4b38      	ldr	r3, [pc, #224]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007074:	2b00      	cmp	r3, #0
 8007076:	d0e8      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007078:	4b36      	ldr	r3, [pc, #216]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800707a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800707c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007080:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d02f      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800708c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	429a      	cmp	r2, r3
 8007094:	d028      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007096:	4b2f      	ldr	r3, [pc, #188]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800709a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800709e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070a0:	4b2d      	ldr	r3, [pc, #180]	@ (8007158 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80070a2:	2201      	movs	r2, #1
 80070a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070a6:	4b2c      	ldr	r3, [pc, #176]	@ (8007158 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80070ac:	4a29      	ldr	r2, [pc, #164]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80070b2:	4b28      	ldr	r3, [pc, #160]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d114      	bne.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80070be:	f7fd fa87 	bl	80045d0 <HAL_GetTick>
 80070c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070c4:	e00a      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070c6:	f7fd fa83 	bl	80045d0 <HAL_GetTick>
 80070ca:	4602      	mov	r2, r0
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d901      	bls.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80070d8:	2303      	movs	r3, #3
 80070da:	e035      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e0:	f003 0302 	and.w	r3, r3, #2
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d0ee      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070f4:	d10d      	bne.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80070f6:	4b17      	ldr	r3, [pc, #92]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007102:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800710a:	4912      	ldr	r1, [pc, #72]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800710c:	4313      	orrs	r3, r2
 800710e:	608b      	str	r3, [r1, #8]
 8007110:	e005      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007112:	4b10      	ldr	r3, [pc, #64]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	4a0f      	ldr	r2, [pc, #60]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007118:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800711c:	6093      	str	r3, [r2, #8]
 800711e:	4b0d      	ldr	r3, [pc, #52]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007120:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800712a:	490a      	ldr	r1, [pc, #40]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800712c:	4313      	orrs	r3, r2
 800712e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2b00      	cmp	r3, #0
 800713a:	d004      	beq.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8007142:	4b06      	ldr	r3, [pc, #24]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007144:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3718      	adds	r7, #24
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	40007000 	.word	0x40007000
 8007154:	40023800 	.word	0x40023800
 8007158:	42470e40 	.word	0x42470e40
 800715c:	424711e0 	.word	0x424711e0

08007160 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e01c      	b.n	80071ac <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	795b      	ldrb	r3, [r3, #5]
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b00      	cmp	r3, #0
 800717a:	d105      	bne.n	8007188 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f7fc fcf4 	bl	8003b70 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2202      	movs	r2, #2
 800718c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f042 0204 	orr.w	r2, r2, #4
 800719c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2201      	movs	r2, #1
 80071a2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3708      	adds	r7, #8
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <HAL_RNG_DeInit>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d101      	bne.n	80071c6 <HAL_RNG_DeInit+0x12>
  {
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e01c      	b.n	8007200 <HAL_RNG_DeInit+0x4c>
  }

  /* Disable the RNG Peripheral */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f022 020c 	bic.w	r2, r2, #12
 80071d4:	601a      	str	r2, [r3, #0]

  /* Clear RNG interrupt status flags */
  CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	685a      	ldr	r2, [r3, #4]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80071e4:	605a      	str	r2, [r3, #4]

  /* DeInit the low level hardware */
  hrng->MspDeInitCallback(hrng);
#else
  /* DeInit the low level hardware */
  HAL_RNG_MspDeInit(hrng);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7fc fce4 	bl	8003bb4 <HAL_RNG_MspDeInit>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Update the RNG state */
  hrng->State = HAL_RNG_STATE_RESET;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	609a      	str	r2, [r3, #8]

  /* Release Lock */
  __HAL_UNLOCK(hrng);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	711a      	strb	r2, [r3, #4]

  /* Return the function status */
  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3708      	adds	r7, #8
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007212:	2300      	movs	r3, #0
 8007214:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	791b      	ldrb	r3, [r3, #4]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d101      	bne.n	8007222 <HAL_RNG_GenerateRandomNumber+0x1a>
 800721e:	2302      	movs	r3, #2
 8007220:	e044      	b.n	80072ac <HAL_RNG_GenerateRandomNumber+0xa4>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	795b      	ldrb	r3, [r3, #5]
 800722c:	b2db      	uxtb	r3, r3
 800722e:	2b01      	cmp	r3, #1
 8007230:	d133      	bne.n	800729a <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2202      	movs	r2, #2
 8007236:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007238:	f7fd f9ca 	bl	80045d0 <HAL_GetTick>
 800723c:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800723e:	e018      	b.n	8007272 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8007240:	f7fd f9c6 	bl	80045d0 <HAL_GetTick>
 8007244:	4602      	mov	r2, r0
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	2b02      	cmp	r3, #2
 800724c:	d911      	bls.n	8007272 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b01      	cmp	r3, #1
 800725a:	d00a      	beq.n	8007272 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2202      	movs	r2, #2
 8007266:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e01c      	b.n	80072ac <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f003 0301 	and.w	r3, r3, #1
 800727c:	2b01      	cmp	r3, #1
 800727e:	d1df      	bne.n	8007240 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	68da      	ldr	r2, [r3, #12]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	715a      	strb	r2, [r3, #5]
 8007298:	e004      	b.n	80072a4 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2204      	movs	r2, #4
 800729e:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	711a      	strb	r2, [r3, #4]

  return status;
 80072aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e07b      	b.n	80073be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d108      	bne.n	80072e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072d6:	d009      	beq.n	80072ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	61da      	str	r2, [r3, #28]
 80072de:	e005      	b.n	80072ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d106      	bne.n	800730c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fc fc6e 	bl	8003be8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007322:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007334:	431a      	orrs	r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800733e:	431a      	orrs	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	f003 0302 	and.w	r3, r3, #2
 8007348:	431a      	orrs	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	431a      	orrs	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	699b      	ldr	r3, [r3, #24]
 8007358:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800735c:	431a      	orrs	r2, r3
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	69db      	ldr	r3, [r3, #28]
 8007362:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007366:	431a      	orrs	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007370:	ea42 0103 	orr.w	r1, r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007378:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	430a      	orrs	r2, r1
 8007382:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	699b      	ldr	r3, [r3, #24]
 8007388:	0c1b      	lsrs	r3, r3, #16
 800738a:	f003 0104 	and.w	r1, r3, #4
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007392:	f003 0210 	and.w	r2, r3, #16
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3708      	adds	r7, #8
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b082      	sub	sp, #8
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d101      	bne.n	80073d8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e01a      	b.n	800740e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2202      	movs	r2, #2
 80073dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073ee:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7fc fc41 	bl	8003c78 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b088      	sub	sp, #32
 800741a:	af00      	add	r7, sp, #0
 800741c:	60f8      	str	r0, [r7, #12]
 800741e:	60b9      	str	r1, [r7, #8]
 8007420:	603b      	str	r3, [r7, #0]
 8007422:	4613      	mov	r3, r2
 8007424:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007426:	f7fd f8d3 	bl	80045d0 <HAL_GetTick>
 800742a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800742c:	88fb      	ldrh	r3, [r7, #6]
 800742e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007436:	b2db      	uxtb	r3, r3
 8007438:	2b01      	cmp	r3, #1
 800743a:	d001      	beq.n	8007440 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800743c:	2302      	movs	r3, #2
 800743e:	e12a      	b.n	8007696 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d002      	beq.n	800744c <HAL_SPI_Transmit+0x36>
 8007446:	88fb      	ldrh	r3, [r7, #6]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e122      	b.n	8007696 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007456:	2b01      	cmp	r3, #1
 8007458:	d101      	bne.n	800745e <HAL_SPI_Transmit+0x48>
 800745a:	2302      	movs	r3, #2
 800745c:	e11b      	b.n	8007696 <HAL_SPI_Transmit+0x280>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2203      	movs	r2, #3
 800746a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	68ba      	ldr	r2, [r7, #8]
 8007478:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	88fa      	ldrh	r2, [r7, #6]
 800747e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	88fa      	ldrh	r2, [r7, #6]
 8007484:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074ac:	d10f      	bne.n	80074ce <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d8:	2b40      	cmp	r3, #64	@ 0x40
 80074da:	d007      	beq.n	80074ec <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074f4:	d152      	bne.n	800759c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d002      	beq.n	8007504 <HAL_SPI_Transmit+0xee>
 80074fe:	8b7b      	ldrh	r3, [r7, #26]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d145      	bne.n	8007590 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007508:	881a      	ldrh	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007514:	1c9a      	adds	r2, r3, #2
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29a      	uxth	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007528:	e032      	b.n	8007590 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f003 0302 	and.w	r3, r3, #2
 8007534:	2b02      	cmp	r3, #2
 8007536:	d112      	bne.n	800755e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753c:	881a      	ldrh	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007548:	1c9a      	adds	r2, r3, #2
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007552:	b29b      	uxth	r3, r3
 8007554:	3b01      	subs	r3, #1
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800755c:	e018      	b.n	8007590 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800755e:	f7fd f837 	bl	80045d0 <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d803      	bhi.n	8007576 <HAL_SPI_Transmit+0x160>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007574:	d102      	bne.n	800757c <HAL_SPI_Transmit+0x166>
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d109      	bne.n	8007590 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e082      	b.n	8007696 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007594:	b29b      	uxth	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1c7      	bne.n	800752a <HAL_SPI_Transmit+0x114>
 800759a:	e053      	b.n	8007644 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <HAL_SPI_Transmit+0x194>
 80075a4:	8b7b      	ldrh	r3, [r7, #26]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d147      	bne.n	800763a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	330c      	adds	r3, #12
 80075b4:	7812      	ldrb	r2, [r2, #0]
 80075b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	3b01      	subs	r3, #1
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80075d0:	e033      	b.n	800763a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f003 0302 	and.w	r3, r3, #2
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d113      	bne.n	8007608 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	330c      	adds	r3, #12
 80075ea:	7812      	ldrb	r2, [r2, #0]
 80075ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f2:	1c5a      	adds	r2, r3, #1
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	3b01      	subs	r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007606:	e018      	b.n	800763a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007608:	f7fc ffe2 	bl	80045d0 <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d803      	bhi.n	8007620 <HAL_SPI_Transmit+0x20a>
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800761e:	d102      	bne.n	8007626 <HAL_SPI_Transmit+0x210>
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d109      	bne.n	800763a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e02d      	b.n	8007696 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1c6      	bne.n	80075d2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007644:	69fa      	ldr	r2, [r7, #28]
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	f000 f8bf 	bl	80077cc <SPI_EndRxTxTransaction>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d002      	beq.n	800765a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2220      	movs	r2, #32
 8007658:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10a      	bne.n	8007678 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007662:	2300      	movs	r3, #0
 8007664:	617b      	str	r3, [r7, #20]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	617b      	str	r3, [r7, #20]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	617b      	str	r3, [r7, #20]
 8007676:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	e000      	b.n	8007696 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007694:	2300      	movs	r3, #0
  }
}
 8007696:	4618      	mov	r0, r3
 8007698:	3720      	adds	r7, #32
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076ac:	b2db      	uxtb	r3, r3
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
	...

080076bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b088      	sub	sp, #32
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	603b      	str	r3, [r7, #0]
 80076c8:	4613      	mov	r3, r2
 80076ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076cc:	f7fc ff80 	bl	80045d0 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d4:	1a9b      	subs	r3, r3, r2
 80076d6:	683a      	ldr	r2, [r7, #0]
 80076d8:	4413      	add	r3, r2
 80076da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076dc:	f7fc ff78 	bl	80045d0 <HAL_GetTick>
 80076e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076e2:	4b39      	ldr	r3, [pc, #228]	@ (80077c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	015b      	lsls	r3, r3, #5
 80076e8:	0d1b      	lsrs	r3, r3, #20
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	fb02 f303 	mul.w	r3, r2, r3
 80076f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076f2:	e054      	b.n	800779e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076fa:	d050      	beq.n	800779e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076fc:	f7fc ff68 	bl	80045d0 <HAL_GetTick>
 8007700:	4602      	mov	r2, r0
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	1ad3      	subs	r3, r2, r3
 8007706:	69fa      	ldr	r2, [r7, #28]
 8007708:	429a      	cmp	r2, r3
 800770a:	d902      	bls.n	8007712 <SPI_WaitFlagStateUntilTimeout+0x56>
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d13d      	bne.n	800778e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007720:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800772a:	d111      	bne.n	8007750 <SPI_WaitFlagStateUntilTimeout+0x94>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007734:	d004      	beq.n	8007740 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800773e:	d107      	bne.n	8007750 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800774e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007754:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007758:	d10f      	bne.n	800777a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007768:	601a      	str	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007778:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2200      	movs	r2, #0
 8007786:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e017      	b.n	80077be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d101      	bne.n	8007798 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007794:	2300      	movs	r3, #0
 8007796:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	3b01      	subs	r3, #1
 800779c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	4013      	ands	r3, r2
 80077a8:	68ba      	ldr	r2, [r7, #8]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	bf0c      	ite	eq
 80077ae:	2301      	moveq	r3, #1
 80077b0:	2300      	movne	r3, #0
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	461a      	mov	r2, r3
 80077b6:	79fb      	ldrb	r3, [r7, #7]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d19b      	bne.n	80076f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3720      	adds	r7, #32
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20000018 	.word	0x20000018

080077cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b088      	sub	sp, #32
 80077d0:	af02      	add	r7, sp, #8
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	2201      	movs	r2, #1
 80077e0:	2102      	movs	r1, #2
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f7ff ff6a 	bl	80076bc <SPI_WaitFlagStateUntilTimeout>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d007      	beq.n	80077fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f2:	f043 0220 	orr.w	r2, r3, #32
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e032      	b.n	8007864 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80077fe:	4b1b      	ldr	r3, [pc, #108]	@ (800786c <SPI_EndRxTxTransaction+0xa0>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a1b      	ldr	r2, [pc, #108]	@ (8007870 <SPI_EndRxTxTransaction+0xa4>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	0d5b      	lsrs	r3, r3, #21
 800780a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800780e:	fb02 f303 	mul.w	r3, r2, r3
 8007812:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800781c:	d112      	bne.n	8007844 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2200      	movs	r2, #0
 8007826:	2180      	movs	r1, #128	@ 0x80
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f7ff ff47 	bl	80076bc <SPI_WaitFlagStateUntilTimeout>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d016      	beq.n	8007862 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007838:	f043 0220 	orr.w	r2, r3, #32
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e00f      	b.n	8007864 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00a      	beq.n	8007860 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	3b01      	subs	r3, #1
 800784e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800785a:	2b80      	cmp	r3, #128	@ 0x80
 800785c:	d0f2      	beq.n	8007844 <SPI_EndRxTxTransaction+0x78>
 800785e:	e000      	b.n	8007862 <SPI_EndRxTxTransaction+0x96>
        break;
 8007860:	bf00      	nop
  }

  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	20000018 	.word	0x20000018
 8007870:	165e9f81 	.word	0x165e9f81

08007874 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e041      	b.n	800790a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	d106      	bne.n	80078a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7fc fa0a 	bl	8003cb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2202      	movs	r2, #2
 80078a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	3304      	adds	r3, #4
 80078b0:	4619      	mov	r1, r3
 80078b2:	4610      	mov	r0, r2
 80078b4:	f000 f922 	bl	8007afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b082      	sub	sp, #8
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2202      	movs	r2, #2
 800791e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	6a1a      	ldr	r2, [r3, #32]
 8007928:	f241 1311 	movw	r3, #4369	@ 0x1111
 800792c:	4013      	ands	r3, r2
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10f      	bne.n	8007952 <HAL_TIM_Base_DeInit+0x40>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6a1a      	ldr	r2, [r3, #32]
 8007938:	f240 4344 	movw	r3, #1092	@ 0x444
 800793c:	4013      	ands	r3, r2
 800793e:	2b00      	cmp	r3, #0
 8007940:	d107      	bne.n	8007952 <HAL_TIM_Base_DeInit+0x40>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f022 0201 	bic.w	r2, r2, #1
 8007950:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7fc f9d6 	bl	8003d04 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079b0:	2300      	movs	r3, #0
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
	...

080079bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079bc:	b480      	push	{r7}
 80079be:	b085      	sub	sp, #20
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d001      	beq.n	80079d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e04e      	b.n	8007a72 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2202      	movs	r2, #2
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68da      	ldr	r2, [r3, #12]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f042 0201 	orr.w	r2, r2, #1
 80079ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a23      	ldr	r2, [pc, #140]	@ (8007a80 <HAL_TIM_Base_Start_IT+0xc4>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d022      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fe:	d01d      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a1f      	ldr	r2, [pc, #124]	@ (8007a84 <HAL_TIM_Base_Start_IT+0xc8>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d018      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8007a88 <HAL_TIM_Base_Start_IT+0xcc>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d013      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a1c      	ldr	r2, [pc, #112]	@ (8007a8c <HAL_TIM_Base_Start_IT+0xd0>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d00e      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a1b      	ldr	r2, [pc, #108]	@ (8007a90 <HAL_TIM_Base_Start_IT+0xd4>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d009      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a19      	ldr	r2, [pc, #100]	@ (8007a94 <HAL_TIM_Base_Start_IT+0xd8>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d004      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0x80>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a18      	ldr	r2, [pc, #96]	@ (8007a98 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d111      	bne.n	8007a60 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f003 0307 	and.w	r3, r3, #7
 8007a46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2b06      	cmp	r3, #6
 8007a4c:	d010      	beq.n	8007a70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f042 0201 	orr.w	r2, r2, #1
 8007a5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a5e:	e007      	b.n	8007a70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f042 0201 	orr.w	r2, r2, #1
 8007a6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3714      	adds	r7, #20
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	40010000 	.word	0x40010000
 8007a84:	40000400 	.word	0x40000400
 8007a88:	40000800 	.word	0x40000800
 8007a8c:	40000c00 	.word	0x40000c00
 8007a90:	40010400 	.word	0x40010400
 8007a94:	40014000 	.word	0x40014000
 8007a98:	40001800 	.word	0x40001800

08007a9c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68da      	ldr	r2, [r3, #12]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0201 	bic.w	r2, r2, #1
 8007ab2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	6a1a      	ldr	r2, [r3, #32]
 8007aba:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007abe:	4013      	ands	r3, r2
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d10f      	bne.n	8007ae4 <HAL_TIM_Base_Stop_IT+0x48>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6a1a      	ldr	r2, [r3, #32]
 8007aca:	f240 4344 	movw	r3, #1092	@ 0x444
 8007ace:	4013      	ands	r3, r2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d107      	bne.n	8007ae4 <HAL_TIM_Base_Stop_IT+0x48>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0201 	bic.w	r2, r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	370c      	adds	r7, #12
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
	...

08007afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a46      	ldr	r2, [pc, #280]	@ (8007c28 <TIM_Base_SetConfig+0x12c>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d013      	beq.n	8007b3c <TIM_Base_SetConfig+0x40>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b1a:	d00f      	beq.n	8007b3c <TIM_Base_SetConfig+0x40>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a43      	ldr	r2, [pc, #268]	@ (8007c2c <TIM_Base_SetConfig+0x130>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d00b      	beq.n	8007b3c <TIM_Base_SetConfig+0x40>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a42      	ldr	r2, [pc, #264]	@ (8007c30 <TIM_Base_SetConfig+0x134>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d007      	beq.n	8007b3c <TIM_Base_SetConfig+0x40>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a41      	ldr	r2, [pc, #260]	@ (8007c34 <TIM_Base_SetConfig+0x138>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d003      	beq.n	8007b3c <TIM_Base_SetConfig+0x40>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a40      	ldr	r2, [pc, #256]	@ (8007c38 <TIM_Base_SetConfig+0x13c>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d108      	bne.n	8007b4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a35      	ldr	r2, [pc, #212]	@ (8007c28 <TIM_Base_SetConfig+0x12c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d02b      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b5c:	d027      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a32      	ldr	r2, [pc, #200]	@ (8007c2c <TIM_Base_SetConfig+0x130>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d023      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a31      	ldr	r2, [pc, #196]	@ (8007c30 <TIM_Base_SetConfig+0x134>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d01f      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a30      	ldr	r2, [pc, #192]	@ (8007c34 <TIM_Base_SetConfig+0x138>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d01b      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a2f      	ldr	r2, [pc, #188]	@ (8007c38 <TIM_Base_SetConfig+0x13c>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d017      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a2e      	ldr	r2, [pc, #184]	@ (8007c3c <TIM_Base_SetConfig+0x140>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d013      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a2d      	ldr	r2, [pc, #180]	@ (8007c40 <TIM_Base_SetConfig+0x144>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00f      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a2c      	ldr	r2, [pc, #176]	@ (8007c44 <TIM_Base_SetConfig+0x148>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d00b      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a2b      	ldr	r2, [pc, #172]	@ (8007c48 <TIM_Base_SetConfig+0x14c>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d007      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8007c4c <TIM_Base_SetConfig+0x150>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d003      	beq.n	8007bae <TIM_Base_SetConfig+0xb2>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a29      	ldr	r2, [pc, #164]	@ (8007c50 <TIM_Base_SetConfig+0x154>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d108      	bne.n	8007bc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	68db      	ldr	r3, [r3, #12]
 8007bba:	68fa      	ldr	r2, [r7, #12]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	695b      	ldr	r3, [r3, #20]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	689a      	ldr	r2, [r3, #8]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a10      	ldr	r2, [pc, #64]	@ (8007c28 <TIM_Base_SetConfig+0x12c>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d003      	beq.n	8007bf4 <TIM_Base_SetConfig+0xf8>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a12      	ldr	r2, [pc, #72]	@ (8007c38 <TIM_Base_SetConfig+0x13c>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d103      	bne.n	8007bfc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	691a      	ldr	r2, [r3, #16]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	691b      	ldr	r3, [r3, #16]
 8007c06:	f003 0301 	and.w	r3, r3, #1
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d105      	bne.n	8007c1a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	f023 0201 	bic.w	r2, r3, #1
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	611a      	str	r2, [r3, #16]
  }
}
 8007c1a:	bf00      	nop
 8007c1c:	3714      	adds	r7, #20
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop
 8007c28:	40010000 	.word	0x40010000
 8007c2c:	40000400 	.word	0x40000400
 8007c30:	40000800 	.word	0x40000800
 8007c34:	40000c00 	.word	0x40000c00
 8007c38:	40010400 	.word	0x40010400
 8007c3c:	40014000 	.word	0x40014000
 8007c40:	40014400 	.word	0x40014400
 8007c44:	40014800 	.word	0x40014800
 8007c48:	40001800 	.word	0x40001800
 8007c4c:	40001c00 	.word	0x40001c00
 8007c50:	40002000 	.word	0x40002000

08007c54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d101      	bne.n	8007c6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c68:	2302      	movs	r3, #2
 8007c6a:	e05a      	b.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a21      	ldr	r2, [pc, #132]	@ (8007d30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d022      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cb8:	d01d      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a1d      	ldr	r2, [pc, #116]	@ (8007d34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d018      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a1b      	ldr	r2, [pc, #108]	@ (8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d013      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8007d3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d00e      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a18      	ldr	r2, [pc, #96]	@ (8007d40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d009      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a17      	ldr	r2, [pc, #92]	@ (8007d44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d004      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a15      	ldr	r2, [pc, #84]	@ (8007d48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d10c      	bne.n	8007d10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	68ba      	ldr	r2, [r7, #8]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	68ba      	ldr	r2, [r7, #8]
 8007d0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	40010000 	.word	0x40010000
 8007d34:	40000400 	.word	0x40000400
 8007d38:	40000800 	.word	0x40000800
 8007d3c:	40000c00 	.word	0x40000c00
 8007d40:	40010400 	.word	0x40010400
 8007d44:	40014000 	.word	0x40014000
 8007d48:	40001800 	.word	0x40001800

08007d4c <memset>:
 8007d4c:	4402      	add	r2, r0
 8007d4e:	4603      	mov	r3, r0
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d100      	bne.n	8007d56 <memset+0xa>
 8007d54:	4770      	bx	lr
 8007d56:	f803 1b01 	strb.w	r1, [r3], #1
 8007d5a:	e7f9      	b.n	8007d50 <memset+0x4>

08007d5c <__libc_init_array>:
 8007d5c:	b570      	push	{r4, r5, r6, lr}
 8007d5e:	4d0d      	ldr	r5, [pc, #52]	@ (8007d94 <__libc_init_array+0x38>)
 8007d60:	4c0d      	ldr	r4, [pc, #52]	@ (8007d98 <__libc_init_array+0x3c>)
 8007d62:	1b64      	subs	r4, r4, r5
 8007d64:	10a4      	asrs	r4, r4, #2
 8007d66:	2600      	movs	r6, #0
 8007d68:	42a6      	cmp	r6, r4
 8007d6a:	d109      	bne.n	8007d80 <__libc_init_array+0x24>
 8007d6c:	4d0b      	ldr	r5, [pc, #44]	@ (8007d9c <__libc_init_array+0x40>)
 8007d6e:	4c0c      	ldr	r4, [pc, #48]	@ (8007da0 <__libc_init_array+0x44>)
 8007d70:	f000 f826 	bl	8007dc0 <_init>
 8007d74:	1b64      	subs	r4, r4, r5
 8007d76:	10a4      	asrs	r4, r4, #2
 8007d78:	2600      	movs	r6, #0
 8007d7a:	42a6      	cmp	r6, r4
 8007d7c:	d105      	bne.n	8007d8a <__libc_init_array+0x2e>
 8007d7e:	bd70      	pop	{r4, r5, r6, pc}
 8007d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d84:	4798      	blx	r3
 8007d86:	3601      	adds	r6, #1
 8007d88:	e7ee      	b.n	8007d68 <__libc_init_array+0xc>
 8007d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d8e:	4798      	blx	r3
 8007d90:	3601      	adds	r6, #1
 8007d92:	e7f2      	b.n	8007d7a <__libc_init_array+0x1e>
 8007d94:	08009944 	.word	0x08009944
 8007d98:	08009944 	.word	0x08009944
 8007d9c:	08009944 	.word	0x08009944
 8007da0:	08009948 	.word	0x08009948

08007da4 <memcpy>:
 8007da4:	440a      	add	r2, r1
 8007da6:	4291      	cmp	r1, r2
 8007da8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dac:	d100      	bne.n	8007db0 <memcpy+0xc>
 8007dae:	4770      	bx	lr
 8007db0:	b510      	push	{r4, lr}
 8007db2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007db6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dba:	4291      	cmp	r1, r2
 8007dbc:	d1f9      	bne.n	8007db2 <memcpy+0xe>
 8007dbe:	bd10      	pop	{r4, pc}

08007dc0 <_init>:
 8007dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc2:	bf00      	nop
 8007dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dc6:	bc08      	pop	{r3}
 8007dc8:	469e      	mov	lr, r3
 8007dca:	4770      	bx	lr

08007dcc <_fini>:
 8007dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dce:	bf00      	nop
 8007dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dd2:	bc08      	pop	{r3}
 8007dd4:	469e      	mov	lr, r3
 8007dd6:	4770      	bx	lr
