Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 25 20:50:53 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_Slave_timing_summary_routed.rpt -pb SPI_Slave_timing_summary_routed.pb -rpx SPI_Slave_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_Slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.405        0.000                      0                  154        0.140        0.000                      0                  154        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.405        0.000                      0                  154        0.140        0.000                      0                  154        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.064ns (31.937%)  route 2.268ns (68.063%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.716     6.315    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.781     7.220    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4_n_0
    SLICE_X58Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.372 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.288     7.660    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.332     7.992 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.483     8.475    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X58Y56         FDPE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_SPI_Slave_Reg/CLK
    SLICE_X58Y56         FDPE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDPE (Setup_fdpe_C_CE)      -0.205    14.881    U_SPI_Slave_Reg/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.064ns (31.937%)  route 2.268ns (68.063%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.716     6.315    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.781     7.220    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4_n_0
    SLICE_X58Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.372 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.288     7.660    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.332     7.992 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.483     8.475    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X58Y56         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_SPI_Slave_Reg/CLK
    SLICE_X58Y56         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_SPI_Slave_Reg/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 2.039ns (58.879%)  route 1.424ns (41.121%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X64Y52         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/Q
                         net (fo=2, routed)           0.587     6.253    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[1]
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.909 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.471 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.837     8.308    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__2_n_6
    SLICE_X64Y54         LUT5 (Prop_lut5_I4_O)        0.303     8.611 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.611    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_0[14]
    SLICE_X64Y54         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.509    14.850    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X64Y54         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[14]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y54         FDCE (Setup_fdce_C_D)        0.077    15.164    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.943ns (58.229%)  route 1.394ns (41.771%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X64Y52         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/Q
                         net (fo=2, routed)           0.587     6.253    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[1]
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.909 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.376 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.807     8.183    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__2_n_5
    SLICE_X64Y54         LUT5 (Prop_lut5_I4_O)        0.302     8.485 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.485    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_0[15]
    SLICE_X64Y54         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.509    14.850    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X64Y54         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[15]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y54         FDCE (Setup_fdce_C_D)        0.081    15.168    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.064ns (34.878%)  route 1.987ns (65.122%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.716     6.315    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.781     7.220    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4_n_0
    SLICE_X58Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.372 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.288     7.660    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.332     7.992 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.203     8.194    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X58Y59         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    U_SPI_Slave_Reg/CLK
    SLICE_X58Y59         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y59         FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_SPI_Slave_Reg/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.064ns (34.878%)  route 1.987ns (65.122%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.716     6.315    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.781     7.220    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4_n_0
    SLICE_X58Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.372 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.288     7.660    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.332     7.992 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.203     8.194    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X58Y59         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    U_SPI_Slave_Reg/CLK
    SLICE_X58Y59         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y59         FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_SPI_Slave_Reg/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.064ns (34.878%)  route 1.987ns (65.122%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.716     6.315    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.781     7.220    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_4_n_0
    SLICE_X58Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.372 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.288     7.660    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.332     7.992 r  U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.203     8.194    U_SPI_Slave_Reg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X58Y59         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    U_SPI_Slave_Reg/CLK
    SLICE_X58Y59         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y59         FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_SPI_Slave_Reg/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Reg/slv_reg_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 1.146ns (35.231%)  route 2.107ns (64.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    U_SPI_Slave_Reg/CLK
    SLICE_X60Y56         FDCE                                         r  U_SPI_Slave_Reg/slv_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_SPI_Slave_Reg/slv_reg_reg[3][7]/Q
                         net (fo=1, routed)           0.798     6.462    U_SPI_Slave_Reg/slv_reg_reg[3][7]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.614 r  U_SPI_Slave_Reg/so_data_reg[7]_i_3/O
                         net (fo=1, routed)           0.439     7.053    U_SPI_Slave_Reg/so_data_reg[7]_i_3_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I1_O)        0.326     7.379 r  U_SPI_Slave_Reg/so_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.870     8.249    U_SPI_Slave_Intf/so_data_reg_reg[7]_2
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.150     8.399 r  U_SPI_Slave_Intf/so_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.399    U_SPI_Slave_Intf/so_data_next[7]
    SLICE_X60Y61         FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.846    U_SPI_Slave_Intf/CLK
    SLICE_X60Y61         FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[7]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y61         FDCE (Setup_fdce_C_D)        0.118    15.201    U_SPI_Slave_Intf/so_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.923ns (60.776%)  route 1.241ns (39.224%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X64Y52         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/Q
                         net (fo=2, routed)           0.587     6.253    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[1]
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.909 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.359 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.654     8.013    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__2_n_7
    SLICE_X63Y54         LUT5 (Prop_lut5_I4_O)        0.299     8.312 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.312    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_0[13]
    SLICE_X63Y54         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.509    14.850    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X63Y54         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[13]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y54         FDCE (Setup_fdce_C_D)        0.031    15.118    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.925ns (60.884%)  route 1.237ns (39.116%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X64Y52         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[1]/Q
                         net (fo=2, routed)           0.587     6.253    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[1]
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.909 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__0_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.357 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.649     8.007    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter0_carry__1_n_6
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.303     8.310 r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.310    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_0[10]
    SLICE_X63Y53         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.509    14.850    U_fnd_ctrl/U_Clk_Div_1Khz/CLK
    SLICE_X63Y53         FDCE                                         r  U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.031    15.118    U_fnd_ctrl/U_Clk_Div_1Khz/div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/so_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    U_SPI_Slave_Intf/CLK
    SLICE_X61Y59         FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_SPI_Slave_Intf/so_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.087     1.702    U_SPI_Slave_Intf/so_data_reg_reg_n_0_[2]
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.747 r  U_SPI_Slave_Intf/so_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    U_SPI_Slave_Intf/so_data_next[3]
    SLICE_X60Y59         FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.988    U_SPI_Slave_Intf/CLK
    SLICE_X60Y59         FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.120     1.607    U_SPI_Slave_Intf/so_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_SPI_Slave_Reg/CLK
    SLICE_X58Y56         FDPE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.077     1.694    U_SPI_Slave_Reg/FSM_onehot_state_reg_n_0_[0]
    SLICE_X58Y56         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     1.989    U_SPI_Slave_Reg/CLK
    SLICE_X58Y56         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y56         FDCE (Hold_fdce_C_D)         0.075     1.550    U_SPI_Slave_Reg/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/sclk_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/sclk_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.023%)  route 0.141ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_SPI_Slave_Intf/CLK
    SLICE_X62Y62         FDRE                                         r  U_SPI_Slave_Intf/sclk_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_SPI_Slave_Intf/sclk_sync0_reg/Q
                         net (fo=9, routed)           0.141     1.755    U_SPI_Slave_Intf/sclk_sync0
    SLICE_X61Y61         FDRE                                         r  U_SPI_Slave_Intf/sclk_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    U_SPI_Slave_Intf/CLK
    SLICE_X61Y61         FDRE                                         r  U_SPI_Slave_Intf/sclk_sync1_reg/C
                         clock pessimism             -0.478     1.509    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.070     1.579    U_SPI_Slave_Intf/sclk_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.454%)  route 0.150ns (51.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    U_SPI_Slave_Intf/CLK
    SLICE_X62Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_SPI_Slave_Intf/si_data_reg_reg[0]/Q
                         net (fo=6, routed)           0.150     1.765    U_SPI_Slave_Intf/Q[0]
    SLICE_X58Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    U_SPI_Slave_Intf/CLK
    SLICE_X58Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X58Y61         FDCE (Hold_fdce_C_D)         0.070     1.579    U_SPI_Slave_Intf/si_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.956%)  route 0.136ns (49.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_SPI_Slave_Intf/CLK
    SLICE_X58Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_SPI_Slave_Intf/si_data_reg_reg[3]/Q
                         net (fo=5, routed)           0.136     1.750    U_SPI_Slave_Intf/Q[3]
    SLICE_X59Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    U_SPI_Slave_Intf/CLK
    SLICE_X59Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.070     1.556    U_SPI_Slave_Intf/si_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/clk_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_SPI_Slave_Reg/clk_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.115     1.729    U_SPI_Slave_Reg/clk_counter_reg[0]
    SLICE_X58Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  U_SPI_Slave_Reg/clk_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    U_SPI_Slave_Reg/clk_counter_next__0[1]
    SLICE_X58Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    U_SPI_Slave_Reg/CLK
    SLICE_X58Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X58Y60         FDCE (Hold_fdce_C_D)         0.092     1.578    U_SPI_Slave_Reg/clk_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/slv_reg_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.798%)  route 0.148ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    U_SPI_Slave_Intf/CLK
    SLICE_X62Y61         FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_SPI_Slave_Intf/si_data_reg_reg[0]/Q
                         net (fo=6, routed)           0.148     1.763    U_SPI_Slave_Reg/D[0]
    SLICE_X62Y59         FDCE                                         r  U_SPI_Slave_Reg/slv_reg_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    U_SPI_Slave_Reg/CLK
    SLICE_X62Y59         FDCE                                         r  U_SPI_Slave_Reg/slv_reg_reg[2][0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y59         FDCE (Hold_fdce_C_D)         0.070     1.561    U_SPI_Slave_Reg/slv_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/clk_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.141     1.756    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  U_SPI_Slave_Reg/clk_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_SPI_Slave_Reg/clk_counter_next__0[4]
    SLICE_X58Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    U_SPI_Slave_Reg/CLK
    SLICE_X58Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X58Y60         FDCE (Hold_fdce_C_D)         0.091     1.577    U_SPI_Slave_Reg/clk_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/clk_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_SPI_Slave_Reg/CLK
    SLICE_X59Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_SPI_Slave_Reg/clk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.142     1.757    U_SPI_Slave_Reg/clk_counter_reg[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  U_SPI_Slave_Reg/clk_counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_SPI_Slave_Reg/clk_counter_next__0[5]
    SLICE_X58Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    U_SPI_Slave_Reg/CLK
    SLICE_X58Y60         FDCE                                         r  U_SPI_Slave_Reg/clk_counter_reg_reg[5]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X58Y60         FDCE (Hold_fdce_C_D)         0.092     1.578    U_SPI_Slave_Reg/clk_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.154%)  route 0.092ns (28.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_SPI_Slave_Reg/CLK
    SLICE_X58Y56         FDCE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.092     1.695    U_SPI_Slave_Reg/FSM_onehot_state_reg[4]_0[0]
    SLICE_X58Y56         LUT4 (Prop_lut4_I1_O)        0.099     1.794 r  U_SPI_Slave_Reg/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_SPI_Slave_Reg/FSM_onehot_state[0]_i_1_n_0
    SLICE_X58Y56         FDPE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     1.989    U_SPI_Slave_Reg/CLK
    SLICE_X58Y56         FDPE                                         r  U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y56         FDPE (Hold_fdpe_C_D)         0.091     1.566    U_SPI_Slave_Reg/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   U_SPI_Slave_Intf/sclk_sync0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61   U_SPI_Slave_Intf/sclk_sync1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   U_SPI_Slave_Intf/si_bit_cnt_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   U_SPI_Slave_Intf/si_bit_cnt_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   U_SPI_Slave_Intf/si_data_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   U_SPI_Slave_Intf/si_data_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   U_SPI_Slave_Intf/si_data_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   U_SPI_Slave_Intf/si_data_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   U_SPI_Slave_Intf/sclk_sync0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   U_SPI_Slave_Intf/sclk_sync1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   U_SPI_Slave_Intf/si_bit_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   U_SPI_Slave_Intf/si_bit_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   U_SPI_Slave_Intf/si_data_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   U_SPI_Slave_Intf/si_data_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   U_SPI_Slave_Intf/si_data_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   U_SPI_Slave_Intf/si_data_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   U_SPI_Slave_Intf/si_data_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   U_SPI_Slave_Reg/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   U_SPI_Slave_Reg/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   U_SPI_Slave_Reg/addr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   U_SPI_Slave_Reg/addr_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   U_SPI_Slave_Reg/slv_reg_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   U_SPI_Slave_Reg/slv_reg_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   U_SPI_Slave_Reg/slv_reg_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   U_SPI_Slave_Reg/slv_reg_reg[0][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   U_SPI_Slave_Reg/slv_reg_reg[0][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   U_SPI_Slave_Reg/slv_reg_reg[0][6]/C



