#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x148912480 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x148956cb0_0 .var "clk", 0 0;
v0x148956d40_0 .var "debug", 0 0;
v0x148956dd0_0 .var "rst", 0 0;
S_0x1489125f0 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x148912480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x148956590_0 .net "clk", 0 0, v0x148956cb0_0;  1 drivers
v0x148956620_0 .net "debug", 0 0, v0x148956d40_0;  1 drivers
v0x1489566b0_0 .net "instr", 31 0, L_0x148960060;  1 drivers
v0x1489567c0_0 .net "instr_addr", 31 0, L_0x148956ee0;  1 drivers
v0x148956850_0 .net "mem_addr", 31 0, L_0x14895cb50;  1 drivers
v0x1489568e0_0 .net "mem_read_data", 31 0, L_0x1489604c0;  1 drivers
v0x148956970_0 .net "mem_write_data", 31 0, L_0x148956f50;  1 drivers
v0x148956a00_0 .net "ram_write", 0 0, L_0x14895da50;  1 drivers
v0x148956a90_0 .net "rst", 0 0, v0x148956dd0_0;  1 drivers
v0x148956c20_0 .net "write_type", 2 0, L_0x14895db40;  1 drivers
S_0x148912800 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x1489125f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x1489122e0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x148960060 .functor BUFZ 32, L_0x14895fe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148912a90_0 .net *"_ivl_0", 31 0, L_0x14895fe00;  1 drivers
v0x148921b50_0 .net *"_ivl_2", 31 0, L_0x14895ffc0;  1 drivers
v0x148921bf0_0 .net *"_ivl_4", 29 0, L_0x14895fea0;  1 drivers
L_0x118041408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148921c80_0 .net *"_ivl_6", 1 0, L_0x118041408;  1 drivers
v0x148921d10_0 .net "addr", 31 0, L_0x148956ee0;  alias, 1 drivers
v0x148921de0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148921e80_0 .net "data_out", 31 0, L_0x148960060;  alias, 1 drivers
v0x148921f30_0 .var/i "i", 31 0;
v0x148921fe0 .array "mem_core", 65535 0, 31 0;
L_0x14895fe00 .array/port v0x148921fe0, L_0x14895ffc0;
L_0x14895fea0 .part L_0x148956ee0, 2, 30;
L_0x14895ffc0 .concat [ 30 2 0 0], L_0x14895fea0, L_0x118041408;
S_0x148922130 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x1489125f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x1489222f0 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x1489604c0 .functor BUFZ 32, L_0x1489603b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1489224f0_0 .net *"_ivl_10", 31 0, L_0x1489603b0;  1 drivers
v0x1489225b0_0 .net *"_ivl_2", 29 0, L_0x1489600d0;  1 drivers
L_0x118041450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148922650_0 .net *"_ivl_4", 1 0, L_0x118041450;  1 drivers
v0x1489226e0_0 .net "addr", 31 0, L_0x14895cb50;  alias, 1 drivers
v0x148922770_0 .net "base_index", 31 0, L_0x148960170;  1 drivers
v0x148922840_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489228d0_0 .net "data_in", 31 0, L_0x148956f50;  alias, 1 drivers
v0x148922970_0 .net "data_out", 31 0, L_0x1489604c0;  alias, 1 drivers
v0x148922a20_0 .net "debug", 0 0, v0x148956d40_0;  alias, 1 drivers
v0x148922b40_0 .var/i "i", 31 0;
v0x148922bf0 .array "mem_core", 65535 0, 31 0;
v0x148922c90_0 .var/i "out_file", 31 0;
v0x148922d40_0 .var/i "ram_index", 31 0;
v0x148922df0_0 .net "sb_offset", 1 0, L_0x148960250;  1 drivers
v0x148922ea0_0 .net "sh_offset", 0 0, L_0x1489602f0;  1 drivers
v0x148922f40_0 .net "write_enable", 0 0, L_0x14895da50;  alias, 1 drivers
v0x148922fe0_0 .net "write_type", 2 0, L_0x14895db40;  alias, 1 drivers
E_0x148921db0 .event posedge, v0x148921de0_0;
L_0x1489600d0 .part L_0x14895cb50, 2, 30;
L_0x148960170 .concat [ 30 2 0 0], L_0x1489600d0, L_0x118041450;
L_0x148960250 .part L_0x14895cb50, 0, 2;
L_0x1489602f0 .part L_0x14895cb50, 1, 1;
L_0x1489603b0 .array/port v0x148922bf0, L_0x148960170;
S_0x148923200 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x1489125f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x148956ee0 .functor BUFZ 32, v0x14894b3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148956f50 .functor BUFZ 32, L_0x14895d090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14895cb50 .functor BUFZ 32, L_0x14895ccb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14895da50 .functor BUFZ 1, L_0x14895d230, C4<0>, C4<0>, C4<0>;
L_0x14895db40 .functor BUFZ 3, L_0x14895d650, C4<000>, C4<000>, C4<000>;
L_0x14895dcb0 .functor BUFZ 3, L_0x14895d650, C4<000>, C4<000>, C4<000>;
L_0x1489605b0 .functor BUFT 32, L_0x148960060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118040f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148952160_0 .net/2u *"_ivl_16", 1 0, L_0x118040f88;  1 drivers
v0x148952200_0 .net *"_ivl_18", 0 0, L_0x14895dd20;  1 drivers
L_0x118040fd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1489522a0_0 .net/2u *"_ivl_20", 1 0, L_0x118040fd0;  1 drivers
v0x148952330_0 .net *"_ivl_22", 0 0, L_0x14895ddc0;  1 drivers
L_0x118041018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1489523c0_0 .net/2u *"_ivl_24", 1 0, L_0x118041018;  1 drivers
v0x1489524b0_0 .net *"_ivl_26", 0 0, L_0x14895dea0;  1 drivers
v0x148952550_0 .net *"_ivl_28", 31 0, L_0x14895e080;  1 drivers
v0x148952600_0 .net *"_ivl_30", 31 0, L_0x14895e120;  1 drivers
v0x1489526b0_0 .net "alu_result_ex", 31 0, v0x14892b1f0_0;  1 drivers
v0x148952840_0 .net "alu_result_mem", 31 0, L_0x14895ccb0;  1 drivers
v0x148952950_0 .net "alu_result_wb", 31 0, L_0x14895e700;  1 drivers
v0x1489529e0_0 .net "alu_src1_ex", 0 0, L_0x14895bdd0;  1 drivers
v0x148952af0_0 .net "alu_src1_id", 0 0, v0x14893f590_0;  1 drivers
v0x148952c00_0 .net "alu_src2_ex", 0 0, L_0x14895c210;  1 drivers
v0x148952d10_0 .net "alu_src2_id", 0 0, v0x14893f680_0;  1 drivers
v0x148952e20_0 .net "alu_type_ex", 3 0, L_0x14895b460;  1 drivers
v0x148952f30_0 .net "alu_type_id", 3 0, v0x14893f750_0;  1 drivers
v0x1489530c0_0 .net "branch_id", 0 0, L_0x14895a780;  1 drivers
v0x148953150_0 .net "bubble_ex", 0 0, L_0x14895fca0;  1 drivers
v0x1489531e0_0 .net "bubble_id", 0 0, L_0x14895fc30;  1 drivers
L_0x118041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148953270_0 .net "bubble_if", 0 0, L_0x118041330;  1 drivers
L_0x118041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148953300_0 .net "bubble_mem", 0 0, L_0x118041378;  1 drivers
L_0x1180413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148953390_0 .net "bubble_wb", 0 0, L_0x1180413c0;  1 drivers
v0x148953420_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489534b0_0 .net "imm_ex", 31 0, L_0x14895aca0;  1 drivers
v0x148953540_0 .net "imm_id", 31 0, v0x148942830_0;  1 drivers
v0x1489535d0_0 .net "imm_mem", 31 0, L_0x14895cf30;  1 drivers
v0x148953660_0 .net "imm_wb", 31 0, L_0x14895e8a0;  1 drivers
v0x1489536f0_0 .net "instr", 31 0, L_0x148960060;  alias, 1 drivers
v0x148953780_0 .net "instr_addr", 31 0, L_0x148956ee0;  alias, 1 drivers
v0x148953810_0 .net "instr_funct3_ex", 2 0, L_0x14895b710;  1 drivers
v0x148953920_0 .net "instr_funct3_id", 2 0, L_0x14895a980;  1 drivers
v0x1489539b0_0 .net "instr_funct3_mem", 2 0, L_0x14895d650;  1 drivers
v0x148952fc0_0 .net "instr_id", 31 0, L_0x1489570b0;  1 drivers
v0x148953c40_0 .net "instr_if", 31 0, L_0x1489605b0;  1 drivers
v0x148953cd0_0 .net "jal_id", 0 0, L_0x14895a840;  1 drivers
v0x148953d60_0 .net "jalr_id", 0 0, L_0x14895a8b0;  1 drivers
v0x148953df0_0 .net "load_type_mem", 2 0, L_0x14895dcb0;  1 drivers
v0x148953e80_0 .net "mem2reg_data", 31 0, v0x14894c300_0;  1 drivers
v0x148953f10_0 .net "mem2reg_data_wb", 31 0, L_0x14895e5a0;  1 drivers
v0x148953fa0_0 .net "mem_addr", 31 0, L_0x14895cb50;  alias, 1 drivers
v0x148954030_0 .net "mem_read_data", 31 0, L_0x1489604c0;  alias, 1 drivers
v0x1489540c0_0 .net "mem_read_ex", 0 0, L_0x14895c0b0;  1 drivers
v0x148954150_0 .net "mem_read_id", 0 0, v0x1489405d0_0;  1 drivers
v0x148954260_0 .net "mem_read_mem", 0 0, L_0x14895d4f0;  1 drivers
v0x148954370_0 .net "mem_write_data", 31 0, L_0x148956f50;  alias, 1 drivers
v0x148954400_0 .net "mem_write_ex", 0 0, L_0x14895b990;  1 drivers
v0x148954510_0 .net "mem_write_id", 0 0, v0x1489406e0_0;  1 drivers
v0x148954620_0 .net "mem_write_mem", 0 0, L_0x14895d230;  1 drivers
v0x1489546b0_0 .net "new_pc", 31 0, v0x1489434e0_0;  1 drivers
o0x118011dc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1489547c0_0 .net "nxpc_wb", 31 0, o0x118011dc0;  0 drivers
v0x148954850_0 .net "pc_ex", 31 0, L_0x14895aae0;  1 drivers
v0x148954960_0 .net "pc_id", 31 0, L_0x148957190;  1 drivers
v0x1489549f0_0 .net "pc_if", 31 0, v0x14894b3b0_0;  1 drivers
v0x148954a80_0 .net "pc_plus4_ex", 31 0, L_0x14895abc0;  1 drivers
v0x148954b90_0 .net "pc_plus4_id", 31 0, L_0x148957310;  1 drivers
v0x148954c20_0 .net "pc_plus4_if", 31 0, L_0x148953050;  1 drivers
v0x148954cb0_0 .net "pc_plus4_mem", 31 0, L_0x14895cdd0;  1 drivers
v0x148954dc0_0 .net "pc_plus4_wb", 31 0, L_0x14895ea40;  1 drivers
v0x148954e50_0 .net "pc_src", 0 0, v0x148943800_0;  1 drivers
v0x148954ee0_0 .net "ram_write", 0 0, L_0x14895da50;  alias, 1 drivers
v0x148954f70_0 .net "rd_ex", 4 0, L_0x14895afc0;  1 drivers
v0x148955000_0 .net "rd_id", 4 0, L_0x1489573c0;  1 drivers
v0x148955090_0 .net "rd_mem", 4 0, L_0x14895d7b0;  1 drivers
v0x148955120_0 .net "rd_wb", 4 0, L_0x14895ebe0;  1 drivers
v0x148953ac0_0 .net "reg_src_ex", 1 0, L_0x14895b830;  1 drivers
v0x1489551b0_0 .net "reg_src_id", 1 0, v0x148940840_0;  1 drivers
v0x1489552c0_0 .net "reg_src_mem", 1 0, L_0x14895d9a0;  1 drivers
v0x1489553d0_0 .net "reg_src_wb", 1 0, L_0x14895e440;  1 drivers
v0x148955460_0 .net "reg_write_data_mem", 31 0, L_0x14895e2f0;  1 drivers
v0x1489554f0_0 .net "reg_write_data_wb", 31 0, v0x148952050_0;  1 drivers
v0x148955580_0 .net "reg_write_ex", 0 0, L_0x14895baf0;  1 drivers
v0x148955610_0 .net "reg_write_id", 0 0, v0x1489409a0_0;  1 drivers
v0x148955720_0 .net "reg_write_mem", 0 0, L_0x14895d390;  1 drivers
v0x1489557b0_0 .net "reg_write_wb", 0 0, L_0x14895ed40;  1 drivers
v0x1489558c0_0 .net "rs1_data_ex", 31 0, L_0x14895ad80;  1 drivers
v0x148955950_0 .net "rs1_data_id", 31 0, L_0x14895a4a0;  1 drivers
v0x1489559e0_0 .net "rs1_ex", 4 0, L_0x14895b120;  1 drivers
v0x148955a70_0 .net "rs1_fwd_ex", 1 0, v0x14892ed40_0;  1 drivers
v0x148955b80_0 .net "rs1_fwd_id", 1 0, v0x14892f660_0;  1 drivers
v0x148955c10_0 .net "rs1_id", 4 0, L_0x1489574b0;  1 drivers
v0x148955ca0_0 .net "rs2_data_ex", 31 0, L_0x14895ae60;  1 drivers
v0x148955d30_0 .net "rs2_data_ex_new", 31 0, L_0x148934a90;  1 drivers
v0x148955dc0_0 .net "rs2_data_id", 31 0, L_0x14895a590;  1 drivers
v0x148955e50_0 .net "rs2_data_mem", 31 0, L_0x14895d090;  1 drivers
v0x148955ee0_0 .net "rs2_ex", 4 0, L_0x14895b2c0;  1 drivers
v0x148955f70_0 .net "rs2_fwd_ex", 1 0, v0x14892ee80_0;  1 drivers
v0x148956080_0 .net "rs2_fwd_id", 1 0, v0x14892f7b0_0;  1 drivers
v0x148956110_0 .net "rs2_id", 4 0, L_0x148957520;  1 drivers
v0x1489561a0_0 .net "rst", 0 0, v0x148956dd0_0;  alias, 1 drivers
L_0x118041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148956230_0 .net "stall_ex", 0 0, L_0x118041258;  1 drivers
v0x1489562c0_0 .net "stall_id", 0 0, L_0x14895fae0;  1 drivers
v0x148956350_0 .net "stall_if", 0 0, L_0x14895f9f0;  1 drivers
L_0x1180412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1489563e0_0 .net "stall_mem", 0 0, L_0x1180412a0;  1 drivers
L_0x1180412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148956470_0 .net "stall_wb", 0 0, L_0x1180412e8;  1 drivers
v0x148956500_0 .net "write_type", 2 0, L_0x14895db40;  alias, 1 drivers
L_0x14895dd20 .cmp/eq 2, L_0x14895d9a0, L_0x118040f88;
L_0x14895ddc0 .cmp/eq 2, L_0x14895d9a0, L_0x118040fd0;
L_0x14895dea0 .cmp/eq 2, L_0x14895d9a0, L_0x118041018;
L_0x14895e080 .functor MUXZ 32, L_0x14895cdd0, L_0x14895cf30, L_0x14895dea0, C4<>;
L_0x14895e120 .functor MUXZ 32, L_0x14895e080, v0x14894c300_0, L_0x14895ddc0, C4<>;
L_0x14895e2f0 .functor MUXZ 32, L_0x14895e120, L_0x14895ccb0, L_0x14895dd20, C4<>;
S_0x1489234a0 .scope module, "ex_mem" "EX_MEM" 6 150, 7 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x1489295f0_0 .net "alu_result_ex", 31 0, v0x14892b1f0_0;  alias, 1 drivers
v0x1489296a0_0 .net "alu_result_mem", 31 0, L_0x14895ccb0;  alias, 1 drivers
v0x148929730_0 .net "bubble_mem", 0 0, L_0x118041378;  alias, 1 drivers
v0x1489297e0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148929870_0 .net "imm_ex", 31 0, L_0x14895aca0;  alias, 1 drivers
v0x148929940_0 .net "imm_mem", 31 0, L_0x14895cf30;  alias, 1 drivers
v0x1489299f0_0 .net "instr_funct3_ex", 2 0, L_0x14895b710;  alias, 1 drivers
v0x148929aa0_0 .net "instr_funct3_mem", 2 0, L_0x14895d650;  alias, 1 drivers
v0x148929b50_0 .net "mem_addr", 31 0, L_0x14895cb50;  alias, 1 drivers
v0x148929c80_0 .net "mem_read_ex", 0 0, L_0x14895c0b0;  alias, 1 drivers
v0x148929d10_0 .net "mem_read_mem", 0 0, L_0x14895d4f0;  alias, 1 drivers
o0x118009b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x148929da0_0 .net "mem_write", 0 0, o0x118009b40;  0 drivers
v0x148929e30_0 .net "mem_write_ex", 0 0, L_0x14895b990;  alias, 1 drivers
v0x148929ee0_0 .net "mem_write_mem", 0 0, L_0x14895d230;  alias, 1 drivers
v0x148929f90_0 .net "pc_plus4_ex", 31 0, L_0x14895abc0;  alias, 1 drivers
v0x14892a040_0 .net "pc_plus4_mem", 31 0, L_0x14895cdd0;  alias, 1 drivers
v0x14892a0f0_0 .net "rd_ex", 4 0, L_0x14895afc0;  alias, 1 drivers
v0x14892a2a0_0 .net "rd_mem", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x14892a330_0 .net "reg_src_ex", 1 0, L_0x14895b830;  alias, 1 drivers
v0x14892a3c0_0 .net "reg_src_mem", 1 0, L_0x14895d9a0;  alias, 1 drivers
v0x14892a450_0 .net "reg_write_ex", 0 0, L_0x14895baf0;  alias, 1 drivers
v0x14892a4e0_0 .net "reg_write_mem", 0 0, L_0x14895d390;  alias, 1 drivers
v0x14892a590_0 .net "rs2_data_ex", 31 0, L_0x148934a90;  alias, 1 drivers
v0x14892a640_0 .net "rs2_data_mem", 31 0, L_0x14895d090;  alias, 1 drivers
v0x14892a6f0_0 .net "stall_mem", 0 0, L_0x1180412a0;  alias, 1 drivers
v0x14892a780_0 .net "write_data", 31 0, L_0x148956f50;  alias, 1 drivers
v0x14892a830_0 .net "write_type", 2 0, L_0x14895db40;  alias, 1 drivers
S_0x1489239d0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1489223f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895ccb0 .functor BUFZ 32, v0x148924070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148923d30_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148923de0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148923e80_0 .net "data_in", 31 0, v0x14892b1f0_0;  alias, 1 drivers
v0x148923f10_0 .net "data_out", 31 0, L_0x14895ccb0;  alias, 1 drivers
v0x148923fa0_0 .net "data_out_wire", 31 0, v0x148924070_0;  1 drivers
v0x148924070_0 .var "data_reg", 31 0;
L_0x118040cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148924120_0 .net "default_val", 31 0, L_0x118040cb8;  1 drivers
v0x1489241d0_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x148924300 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1489244c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895cf30 .functor BUFZ 32, v0x148924970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148924680_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148924730_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489247c0_0 .net "data_in", 31 0, L_0x14895aca0;  alias, 1 drivers
v0x148924850_0 .net "data_out", 31 0, L_0x14895cf30;  alias, 1 drivers
v0x1489248e0_0 .net "data_out_wire", 31 0, v0x148924970_0;  1 drivers
v0x148924970_0 .var "data_reg", 31 0;
L_0x118040d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148924a20_0 .net "default_val", 31 0, L_0x118040d48;  1 drivers
v0x148924ad0_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x148924be0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x148924dc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x14895d650 .functor BUFZ 3, v0x1489252d0_0, C4<000>, C4<000>, C4<000>;
v0x148924f80_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148925050_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489250e0_0 .net "data_in", 2 0, L_0x14895b710;  alias, 1 drivers
v0x148925170_0 .net "data_out", 2 0, L_0x14895d650;  alias, 1 drivers
v0x148925200_0 .net "data_out_wire", 2 0, v0x1489252d0_0;  1 drivers
v0x1489252d0_0 .var "data_reg", 2 0;
L_0x118040eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x148925380_0 .net "default_val", 2 0, L_0x118040eb0;  1 drivers
v0x148925430_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x148925570 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148925730 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895d4f0 .functor BUFZ 1, v0x148925bd0_0, C4<0>, C4<0>, C4<0>;
v0x1489258c0_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148925960_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148925a00_0 .net "data_in", 0 0, L_0x14895c0b0;  alias, 1 drivers
v0x148925a90_0 .net "data_out", 0 0, L_0x14895d4f0;  alias, 1 drivers
v0x148925b20_0 .net "data_out_wire", 0 0, v0x148925bd0_0;  1 drivers
v0x148925bd0_0 .var "data_reg", 0 0;
L_0x118040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148925c80_0 .net "default_val", 0 0, L_0x118040e68;  1 drivers
v0x148925d30_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x148925e50 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148926050 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895d230 .functor BUFZ 1, v0x148926510_0, C4<0>, C4<0>, C4<0>;
v0x1489261e0_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148926270_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148926300_0 .net "data_in", 0 0, L_0x14895b990;  alias, 1 drivers
v0x148926390_0 .net "data_out", 0 0, L_0x14895d230;  alias, 1 drivers
v0x148926420_0 .net "data_out_wire", 0 0, v0x148926510_0;  1 drivers
v0x148926510_0 .var "data_reg", 0 0;
L_0x118040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1489265c0_0 .net "default_val", 0 0, L_0x118040dd8;  1 drivers
v0x148926670_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x1489267f0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1489254c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895cdd0 .functor BUFZ 32, v0x148926e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148926b20_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148926bc0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148926c60_0 .net "data_in", 31 0, L_0x14895abc0;  alias, 1 drivers
v0x148926cf0_0 .net "data_out", 31 0, L_0x14895cdd0;  alias, 1 drivers
v0x148926d80_0 .net "data_out_wire", 31 0, v0x148926e30_0;  1 drivers
v0x148926e30_0 .var "data_reg", 31 0;
L_0x118040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148926ee0_0 .net "default_val", 31 0, L_0x118040d00;  1 drivers
v0x148926f90_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x1489270b0 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x148927270 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14895d7b0 .functor BUFZ 5, v0x1489277f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x148927400_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x1489274a0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148927640_0 .net "data_in", 4 0, L_0x14895afc0;  alias, 1 drivers
v0x1489276d0_0 .net "data_out", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x148927760_0 .net "data_out_wire", 4 0, v0x1489277f0_0;  1 drivers
v0x1489277f0_0 .var "data_reg", 4 0;
L_0x118040ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x148927880_0 .net "default_val", 4 0, L_0x118040ef8;  1 drivers
v0x148927910_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x148927a10 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x148927bd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14895d9a0 .functor BUFZ 2, v0x148928070_0, C4<00>, C4<00>, C4<00>;
v0x148927d60_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148927e00_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148927ea0_0 .net "data_in", 1 0, L_0x14895b830;  alias, 1 drivers
v0x148927f30_0 .net "data_out", 1 0, L_0x14895d9a0;  alias, 1 drivers
v0x148927fc0_0 .net "data_out_wire", 1 0, v0x148928070_0;  1 drivers
v0x148928070_0 .var "data_reg", 1 0;
L_0x118040f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148928120_0 .net "default_val", 1 0, L_0x118040f40;  1 drivers
v0x1489281d0_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x1489282f0 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148926010 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895d390 .functor BUFZ 1, v0x148928a60_0, C4<0>, C4<0>, C4<0>;
v0x148928680_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148928820_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489288b0_0 .net "data_in", 0 0, L_0x14895baf0;  alias, 1 drivers
v0x148928940_0 .net "data_out", 0 0, L_0x14895d390;  alias, 1 drivers
v0x1489289d0_0 .net "data_out_wire", 0 0, v0x148928a60_0;  1 drivers
v0x148928a60_0 .var "data_reg", 0 0;
L_0x118040e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148928af0_0 .net "default_val", 0 0, L_0x118040e20;  1 drivers
v0x148928b80_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x148928d70 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x1489234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x148928ee0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895d090 .functor BUFZ 32, v0x148929370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148929070_0 .net "bubble", 0 0, L_0x118041378;  alias, 1 drivers
v0x148929100_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489291a0_0 .net "data_in", 31 0, L_0x148934a90;  alias, 1 drivers
v0x148929230_0 .net "data_out", 31 0, L_0x14895d090;  alias, 1 drivers
v0x1489292c0_0 .net "data_out_wire", 31 0, v0x148929370_0;  1 drivers
v0x148929370_0 .var "data_reg", 31 0;
L_0x118040d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148929420_0 .net "default_val", 31 0, L_0x118040d90;  1 drivers
v0x1489294d0_0 .net "stall", 0 0, L_0x1180412a0;  alias, 1 drivers
S_0x14892aaf0 .scope module, "ex_module" "EX_MODULE" 6 123, 9 3 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x14895ca60 .functor BUFZ 32, v0x14892b1f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148934a90 .functor BUFZ 32, L_0x14895c550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14892d660_0 .net "alu_result", 31 0, v0x14892b1f0_0;  alias, 1 drivers
v0x14892d710_0 .net "alu_result_wire", 31 0, L_0x14895ca60;  1 drivers
v0x14892d7b0_0 .net "alu_src1", 0 0, L_0x14895bdd0;  alias, 1 drivers
v0x14892d840_0 .net "alu_src2", 0 0, L_0x14895c210;  alias, 1 drivers
v0x14892d8d0_0 .net "alu_type", 3 0, L_0x14895b460;  alias, 1 drivers
v0x14892d9a0_0 .net "imm", 31 0, L_0x14895aca0;  alias, 1 drivers
v0x14892da30_0 .net "less_than", 0 0, v0x14892b390_0;  1 drivers
v0x14892dae0_0 .net "op1", 31 0, L_0x14895c6f0;  1 drivers
v0x14892dbb0_0 .net "op2", 31 0, L_0x14895c880;  1 drivers
v0x14892dcc0_0 .net "pc", 31 0, L_0x14895aae0;  alias, 1 drivers
o0x11800aa70 .functor BUFZ 1, C4<z>; HiZ drive
v0x14892dd50_0 .net "pc_src", 0 0, o0x11800aa70;  0 drivers
v0x14892dde0_0 .net "reg_write_data_mem", 31 0, L_0x14895e2f0;  alias, 1 drivers
v0x14892de70_0 .net "reg_write_data_wb", 31 0, v0x148952050_0;  alias, 1 drivers
v0x14892df00_0 .net "rs1_data", 31 0, L_0x14895ad80;  alias, 1 drivers
v0x14892dfe0_0 .net "rs1_data_new", 31 0, L_0x14895c460;  1 drivers
v0x14892e080_0 .net "rs1_fwd_ex", 1 0, v0x14892ed40_0;  alias, 1 drivers
v0x14892e150_0 .net "rs2_data", 31 0, L_0x14895ae60;  alias, 1 drivers
v0x14892e320_0 .net "rs2_data_ex_new", 31 0, L_0x148934a90;  alias, 1 drivers
v0x14892e3b0_0 .net "rs2_data_new", 31 0, L_0x14895c550;  1 drivers
v0x14892e440_0 .net "rs2_fwd_ex", 1 0, v0x14892ee80_0;  alias, 1 drivers
v0x14892e4d0_0 .net "zero", 0 0, v0x14892b460_0;  1 drivers
S_0x14892ae10 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x14892aaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x14892b090_0 .net "alu_in1", 31 0, L_0x14895c6f0;  alias, 1 drivers
v0x14892b140_0 .net "alu_in2", 31 0, L_0x14895c880;  alias, 1 drivers
v0x14892b1f0_0 .var "alu_result", 31 0;
v0x14892b2e0_0 .net "alu_type", 3 0, L_0x14895b460;  alias, 1 drivers
v0x14892b390_0 .var "less_than", 0 0;
v0x14892b460_0 .var "zero", 0 0;
E_0x14892b040 .event edge, v0x14892b2e0_0, v0x14892b090_0, v0x14892b140_0, v0x148923e80_0;
S_0x14892b580 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x14892aaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x14895c460 .functor BUFZ 32, v0x14892bdc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14895c550 .functor BUFZ 32, v0x14892c4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14895c640 .functor XNOR 1, L_0x14895bdd0, L_0x118040c28, C4<0>, C4<0>;
L_0x118040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14895c7d0 .functor XNOR 1, L_0x14895c210, L_0x118040c70, C4<0>, C4<0>;
v0x14892c6b0_0 .net/2u *"_ivl_10", 0 0, L_0x118040c70;  1 drivers
v0x14892c750_0 .net *"_ivl_12", 0 0, L_0x14895c7d0;  1 drivers
v0x14892c7f0_0 .net/2u *"_ivl_4", 0 0, L_0x118040c28;  1 drivers
v0x14892c880_0 .net *"_ivl_6", 0 0, L_0x14895c640;  1 drivers
v0x14892c920_0 .net "alu_src1", 0 0, L_0x14895bdd0;  alias, 1 drivers
v0x14892ca00_0 .net "alu_src2", 0 0, L_0x14895c210;  alias, 1 drivers
v0x14892caa0_0 .net "data_op1", 31 0, v0x14892bdc0_0;  1 drivers
v0x14892cb40_0 .net "data_op2", 31 0, v0x14892c4b0_0;  1 drivers
v0x14892cbf0_0 .net "fwd_ex1", 1 0, v0x14892ed40_0;  alias, 1 drivers
v0x14892cd20_0 .net "fwd_ex2", 1 0, v0x14892ee80_0;  alias, 1 drivers
v0x14892cdb0_0 .net "imm", 31 0, L_0x14895aca0;  alias, 1 drivers
v0x14892ce80_0 .net "op1", 31 0, L_0x14895c6f0;  alias, 1 drivers
v0x14892cf10_0 .net "op2", 31 0, L_0x14895c880;  alias, 1 drivers
v0x14892cfc0_0 .net "pc", 31 0, L_0x14895aae0;  alias, 1 drivers
v0x14892d050_0 .net "reg_write_data_mem", 31 0, L_0x14895e2f0;  alias, 1 drivers
v0x14892d130_0 .net "reg_write_data_wb", 31 0, v0x148952050_0;  alias, 1 drivers
v0x14892d210_0 .net "rs1_data", 31 0, L_0x14895ad80;  alias, 1 drivers
v0x14892d3a0_0 .net "rs1_data_new", 31 0, L_0x14895c460;  alias, 1 drivers
v0x14892d430_0 .net "rs2_data", 31 0, L_0x14895ae60;  alias, 1 drivers
v0x14892d4c0_0 .net "rs2_data_new", 31 0, L_0x14895c550;  alias, 1 drivers
L_0x14895c6f0 .functor MUXZ 32, L_0x14895aae0, v0x14892bdc0_0, L_0x14895c640, C4<>;
L_0x14895c880 .functor MUXZ 32, L_0x14895aca0, v0x14892c4b0_0, L_0x14895c7d0, C4<>;
S_0x14892b900 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x14892b580;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x14892bb90_0 .net "Data_EX", 31 0, L_0x14895ad80;  alias, 1 drivers
v0x14892bc50_0 .net "Data_MEM", 31 0, L_0x14895e2f0;  alias, 1 drivers
v0x14892bd00_0 .net "Data_WB", 31 0, v0x148952050_0;  alias, 1 drivers
v0x14892bdc0_0 .var "Data_out", 31 0;
v0x14892be70_0 .net "fwd_ex", 1 0, v0x14892ed40_0;  alias, 1 drivers
E_0x14892bb40 .event edge, v0x14892be70_0, v0x14892bb90_0, v0x14892bc50_0, v0x14892bd00_0;
S_0x14892bfe0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x14892b580;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x14892c270_0 .net "Data_EX", 31 0, L_0x14895ae60;  alias, 1 drivers
v0x14892c320_0 .net "Data_MEM", 31 0, L_0x14895e2f0;  alias, 1 drivers
v0x14892c3e0_0 .net "Data_WB", 31 0, v0x148952050_0;  alias, 1 drivers
v0x14892c4b0_0 .var "Data_out", 31 0;
v0x14892c540_0 .net "fwd_ex", 1 0, v0x14892ee80_0;  alias, 1 drivers
E_0x14892c220 .event edge, v0x14892c540_0, v0x14892c270_0, v0x14892bc50_0, v0x14892bd00_0;
S_0x14892e690 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 252, 13 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x14892e960_0 .net "rd_mem", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x14892ea50_0 .net "rd_wb", 4 0, L_0x14895ebe0;  alias, 1 drivers
v0x14892eaf0_0 .net "reg_write_mem", 0 0, L_0x14895d390;  alias, 1 drivers
v0x14892ebe0_0 .net "reg_write_wb", 0 0, L_0x14895ed40;  alias, 1 drivers
v0x14892ec70_0 .net "rs1_ex", 4 0, L_0x14895b120;  alias, 1 drivers
v0x14892ed40_0 .var "rs1_fwd_ex", 1 0;
v0x14892edd0_0 .net "rs2_ex", 4 0, L_0x14895b2c0;  alias, 1 drivers
v0x14892ee80_0 .var "rs2_fwd_ex", 1 0;
E_0x1489236a0/0 .event edge, v0x148928940_0, v0x1489276d0_0, v0x14892ec70_0, v0x14892ebe0_0;
E_0x1489236a0/1 .event edge, v0x14892ea50_0, v0x14892edd0_0;
E_0x1489236a0 .event/or E_0x1489236a0/0, E_0x1489236a0/1;
S_0x14892efe0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 243, 14 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x14892f330_0 .net "branch_id", 0 0, L_0x14895a780;  alias, 1 drivers
v0x14892f3d0_0 .net "jal_id", 0 0, L_0x14895a840;  alias, 1 drivers
v0x14892f470_0 .net "jalr_id", 0 0, L_0x14895a8b0;  alias, 1 drivers
v0x14892f500_0 .net "rd_mem", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x14892f590_0 .net "reg_write_mem", 0 0, L_0x14895d390;  alias, 1 drivers
v0x14892f660_0 .var "rs1_fwd_id", 1 0;
v0x14892f700_0 .net "rs1_id", 4 0, L_0x1489574b0;  alias, 1 drivers
v0x14892f7b0_0 .var "rs2_fwd_id", 1 0;
v0x14892f860_0 .net "rs2_id", 4 0, L_0x148957520;  alias, 1 drivers
E_0x14892f2d0/0 .event edge, v0x148928940_0, v0x14892f330_0, v0x1489276d0_0, v0x14892f700_0;
E_0x14892f2d0/1 .event edge, v0x14892f470_0, v0x14892f860_0;
E_0x14892f2d0 .event/or E_0x14892f2d0/0, E_0x14892f2d0/1;
S_0x14892fa50 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 228, 15 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x14895b510 .functor OR 1, L_0x14895a780, L_0x14895a8b0, C4<0>, C4<0>;
L_0x14895b6a0 .functor OR 1, L_0x14895b5c0, L_0x14895edf0, C4<0>, C4<0>;
L_0x14895efd0 .functor AND 1, L_0x14895baf0, L_0x14895b6a0, C4<1>, C4<1>;
L_0x14895f3c0 .functor OR 1, L_0x14895f080, L_0x14895f220, C4<0>, C4<0>;
L_0x14895f430 .functor AND 1, L_0x14895d4f0, L_0x14895f3c0, C4<1>, C4<1>;
L_0x14895f510 .functor OR 1, L_0x14895efd0, L_0x14895f430, C4<0>, C4<0>;
L_0x14895f600 .functor AND 1, L_0x14895b510, L_0x14895f510, C4<1>, C4<1>;
L_0x14895f730 .functor OR 1, L_0x14895a780, L_0x14895a8b0, C4<0>, C4<0>;
L_0x148946060 .functor OR 1, L_0x14895f730, L_0x14895a840, C4<0>, C4<0>;
L_0x14895f9f0 .functor BUFZ 1, L_0x14895f600, C4<0>, C4<0>, C4<0>;
L_0x14895fae0 .functor BUFZ 1, L_0x14895f600, C4<0>, C4<0>, C4<0>;
L_0x14895fc30 .functor BUFZ 1, L_0x148946060, C4<0>, C4<0>, C4<0>;
L_0x14895fca0 .functor BUFZ 1, L_0x14895f600, C4<0>, C4<0>, C4<0>;
v0x14892fe80_0 .net *"_ivl_1", 0 0, L_0x14895b510;  1 drivers
v0x14892ff30_0 .net *"_ivl_10", 0 0, L_0x14895f080;  1 drivers
v0x14892ffd0_0 .net *"_ivl_12", 0 0, L_0x14895f220;  1 drivers
v0x148930060_0 .net *"_ivl_15", 0 0, L_0x14895f3c0;  1 drivers
v0x148930100_0 .net *"_ivl_17", 0 0, L_0x14895f430;  1 drivers
v0x1489301e0_0 .net *"_ivl_19", 0 0, L_0x14895f510;  1 drivers
v0x148930280_0 .net *"_ivl_2", 0 0, L_0x14895b5c0;  1 drivers
v0x148930320_0 .net *"_ivl_23", 0 0, L_0x14895f730;  1 drivers
v0x1489303c0_0 .net *"_ivl_4", 0 0, L_0x14895edf0;  1 drivers
v0x1489304d0_0 .net *"_ivl_7", 0 0, L_0x14895b6a0;  1 drivers
v0x148930560_0 .net *"_ivl_9", 0 0, L_0x14895efd0;  1 drivers
v0x148930600_0 .net "branch_id", 0 0, L_0x14895a780;  alias, 1 drivers
v0x1489306b0_0 .net "bubble", 0 0, L_0x148946060;  1 drivers
v0x148930740_0 .net "bubble_ex", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489307d0_0 .net "bubble_id", 0 0, L_0x14895fc30;  alias, 1 drivers
v0x148930860_0 .net "bubble_if", 0 0, L_0x118041330;  alias, 1 drivers
v0x1489308f0_0 .net "bubble_mem", 0 0, L_0x118041378;  alias, 1 drivers
v0x148930a80_0 .net "bubble_wb", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x148930b10_0 .net "jal_id", 0 0, L_0x14895a840;  alias, 1 drivers
v0x148930bc0_0 .net "jalr_id", 0 0, L_0x14895a8b0;  alias, 1 drivers
v0x148930c50_0 .net "mem_read_ex", 0 0, L_0x14895c0b0;  alias, 1 drivers
v0x148930ce0_0 .net "mem_read_mem", 0 0, L_0x14895d4f0;  alias, 1 drivers
v0x148930db0_0 .net "pc_src_id", 0 0, v0x148943800_0;  alias, 1 drivers
v0x148930e40_0 .net "rd_ex", 4 0, L_0x14895afc0;  alias, 1 drivers
v0x148930f10_0 .net "rd_mem", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x148931020_0 .net "reg_write_ex", 0 0, L_0x14895baf0;  alias, 1 drivers
v0x1489310b0_0 .net "rs1_id", 4 0, L_0x1489574b0;  alias, 1 drivers
v0x148931140_0 .net "rs2_id", 4 0, L_0x148957520;  alias, 1 drivers
v0x1489311d0_0 .net "rst", 0 0, v0x148956dd0_0;  alias, 1 drivers
v0x148931260_0 .net "stall", 0 0, L_0x14895f600;  1 drivers
v0x1489312f0_0 .net "stall_ex", 0 0, L_0x118041258;  alias, 1 drivers
v0x148931380_0 .net "stall_id", 0 0, L_0x14895fae0;  alias, 1 drivers
v0x148931410_0 .net "stall_if", 0 0, L_0x14895f9f0;  alias, 1 drivers
v0x148930980_0 .net "stall_mem", 0 0, L_0x1180412a0;  alias, 1 drivers
v0x1489316a0_0 .net "stall_wb", 0 0, L_0x1180412e8;  alias, 1 drivers
L_0x14895b5c0 .cmp/eq 5, L_0x14895afc0, L_0x1489574b0;
L_0x14895edf0 .cmp/eq 5, L_0x14895afc0, L_0x148957520;
L_0x14895f080 .cmp/eq 5, L_0x14895d7b0, L_0x1489574b0;
L_0x14895f220 .cmp/eq 5, L_0x14895d7b0, L_0x148957520;
S_0x1489318e0 .scope module, "id_ex" "ID_EX" 6 98, 16 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x14893ce30_0 .net "alu_src1_ex", 0 0, L_0x14895bdd0;  alias, 1 drivers
v0x14893cec0_0 .net "alu_src1_id", 0 0, v0x14893f590_0;  alias, 1 drivers
v0x14893cf50_0 .net "alu_src2_ex", 0 0, L_0x14895c210;  alias, 1 drivers
v0x14893d000_0 .net "alu_src2_id", 0 0, v0x14893f680_0;  alias, 1 drivers
v0x14893d0b0_0 .net "alu_type_ex", 3 0, L_0x14895b460;  alias, 1 drivers
v0x14893d180_0 .net "alu_type_id", 3 0, v0x14893f750_0;  alias, 1 drivers
v0x14893d210_0 .net "branch_ex", 0 0, L_0x14895bf30;  1 drivers
v0x14893d2a0_0 .net "branch_id", 0 0, L_0x14895a780;  alias, 1 drivers
v0x14893d330_0 .net "bubble_ex", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x14893d440_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148933ee0_0 .net "imm_ex", 31 0, L_0x14895aca0;  alias, 1 drivers
v0x148933f70_0 .net "imm_id", 31 0, v0x148942830_0;  alias, 1 drivers
v0x148934020_0 .net "instr_funct3_ex", 2 0, L_0x14895b710;  alias, 1 drivers
v0x14893d4d0_0 .net "instr_funct3_id", 2 0, L_0x14895a980;  alias, 1 drivers
v0x14893d560_0 .net "jal_ex", 0 0, L_0x14895c370;  1 drivers
v0x14893d5f0_0 .net "jal_id", 0 0, L_0x14895a840;  alias, 1 drivers
v0x14893d680_0 .net "jalr_ex", 0 0, L_0x14895bc50;  1 drivers
v0x14893d810_0 .net "jalr_id", 0 0, L_0x14895a8b0;  alias, 1 drivers
v0x14893d8a0_0 .net "mem_read_ex", 0 0, L_0x14895c0b0;  alias, 1 drivers
v0x14893d930_0 .net "mem_read_id", 0 0, v0x1489405d0_0;  alias, 1 drivers
v0x14893d9e0_0 .net "mem_write_ex", 0 0, L_0x14895b990;  alias, 1 drivers
v0x14893da70_0 .net "mem_write_id", 0 0, v0x1489406e0_0;  alias, 1 drivers
v0x14893db00_0 .net "pc_ex", 31 0, L_0x14895aae0;  alias, 1 drivers
v0x14893db90_0 .net "pc_id", 31 0, L_0x148957190;  alias, 1 drivers
v0x14893dc20_0 .net "pc_plus4_ex", 31 0, L_0x14895abc0;  alias, 1 drivers
v0x14893dcb0_0 .net "pc_plus4_id", 31 0, L_0x148957310;  alias, 1 drivers
v0x14893dd60_0 .net "rd_ex", 4 0, L_0x14895afc0;  alias, 1 drivers
v0x14893de70_0 .net "rd_id", 4 0, L_0x1489573c0;  alias, 1 drivers
v0x14893df20_0 .net "reg_src_ex", 1 0, L_0x14895b830;  alias, 1 drivers
v0x14893dfb0_0 .net "reg_src_id", 1 0, v0x148940840_0;  alias, 1 drivers
v0x14893e040_0 .net "reg_write_ex", 0 0, L_0x14895baf0;  alias, 1 drivers
v0x14893e150_0 .net "reg_write_id", 0 0, v0x1489409a0_0;  alias, 1 drivers
v0x14893e1e0_0 .net "rs1_data_ex", 31 0, L_0x14895ad80;  alias, 1 drivers
v0x14893e470_0 .net "rs1_data_id", 31 0, L_0x14895a4a0;  alias, 1 drivers
v0x14893e500_0 .net "rs1_ex", 4 0, L_0x14895b120;  alias, 1 drivers
v0x14893e590_0 .net "rs1_id", 4 0, L_0x1489574b0;  alias, 1 drivers
v0x14893e620_0 .net "rs2_data_ex", 31 0, L_0x14895ae60;  alias, 1 drivers
v0x14893e6b0_0 .net "rs2_data_id", 31 0, L_0x14895a590;  alias, 1 drivers
v0x14893e740_0 .net "rs2_ex", 4 0, L_0x14895b2c0;  alias, 1 drivers
v0x14893e7d0_0 .net "rs2_id", 4 0, L_0x148957520;  alias, 1 drivers
v0x14893e870_0 .net "stall_ex", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148931f60 .scope module, "ID_EX_alu_src1" "PipeDff" 16 41, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148932130 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895bdd0 .functor BUFZ 1, v0x1489325b0_0, C4<0>, C4<0>, C4<0>;
v0x1489322e0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148932370_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148932400_0 .net "data_in", 0 0, v0x14893f590_0;  alias, 1 drivers
v0x148932490_0 .net "data_out", 0 0, L_0x14895bdd0;  alias, 1 drivers
v0x148932520_0 .net "data_out_wire", 0 0, v0x1489325b0_0;  1 drivers
v0x1489325b0_0 .var "data_reg", 0 0;
L_0x118040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148932640_0 .net "default_val", 0 0, L_0x118040ac0;  1 drivers
v0x1489326f0_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148932800 .scope module, "ID_EX_alu_src2" "PipeDff" 16 44, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1489329d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895c210 .functor BUFZ 1, v0x148932ee0_0, C4<0>, C4<0>, C4<0>;
v0x148932b90_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148932c60_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148932cf0_0 .net "data_in", 0 0, v0x14893f680_0;  alias, 1 drivers
v0x148932d80_0 .net "data_out", 0 0, L_0x14895c210;  alias, 1 drivers
v0x148932e10_0 .net "data_out_wire", 0 0, v0x148932ee0_0;  1 drivers
v0x148932ee0_0 .var "data_reg", 0 0;
L_0x118040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148932f70_0 .net "default_val", 0 0, L_0x118040b98;  1 drivers
v0x148933010_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148933150 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x148933310 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x14895b460 .functor BUFZ 4, v0x1489337e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1489334d0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148933560_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489335f0_0 .net "data_in", 3 0, v0x14893f750_0;  alias, 1 drivers
v0x148933680_0 .net "data_out", 3 0, L_0x14895b460;  alias, 1 drivers
v0x148933710_0 .net "data_out_wire", 3 0, v0x1489337e0_0;  1 drivers
v0x1489337e0_0 .var "data_reg", 3 0;
L_0x118040910 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x148933880_0 .net "default_val", 3 0, L_0x118040910;  1 drivers
v0x148933930_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148933a50 .scope module, "ID_EX_branch" "PipeDff" 16 42, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148933c10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895bf30 .functor BUFZ 1, v0x148934240_0, C4<0>, C4<0>, C4<0>;
v0x148933da0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148933e40_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148927540_0 .net "data_in", 0 0, L_0x14895a780;  alias, 1 drivers
v0x1489340e0_0 .net "data_out", 0 0, L_0x14895bf30;  alias, 1 drivers
v0x148934170_0 .net "data_out_wire", 0 0, v0x148934240_0;  1 drivers
v0x148934240_0 .var "data_reg", 0 0;
L_0x118040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1489342d0_0 .net "default_val", 0 0, L_0x118040b08;  1 drivers
v0x148934360_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x1489344e0 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1489346a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895aca0 .functor BUFZ 32, v0x148934ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148934830_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489348d0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148934970_0 .net "data_in", 31 0, v0x148942830_0;  alias, 1 drivers
v0x148934a00_0 .net "data_out", 31 0, L_0x14895aca0;  alias, 1 drivers
v0x148934b10_0 .net "data_out_wire", 31 0, v0x148934ba0_0;  1 drivers
v0x148934ba0_0 .var "data_reg", 31 0;
L_0x118040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148934c30_0 .net "default_val", 31 0, L_0x118040760;  1 drivers
v0x148934cd0_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148934df0 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x148934fb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x14895b710 .functor BUFZ 3, v0x148935470_0, C4<000>, C4<000>, C4<000>;
v0x148935140_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489351e0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148935280_0 .net "data_in", 2 0, L_0x14895a980;  alias, 1 drivers
v0x148935310_0 .net "data_out", 2 0, L_0x14895b710;  alias, 1 drivers
v0x1489353a0_0 .net "data_out_wire", 2 0, v0x148935470_0;  1 drivers
v0x148935470_0 .var "data_reg", 2 0;
L_0x118040958 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x148935510_0 .net "default_val", 2 0, L_0x118040958;  1 drivers
v0x1489355c0_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x1489356e0 .scope module, "ID_EX_jal" "PipeDff" 16 45, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1489358a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895c370 .functor BUFZ 1, v0x148935d60_0, C4<0>, C4<0>, C4<0>;
v0x148935a30_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148935ad0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148935b70_0 .net "data_in", 0 0, L_0x14895a840;  alias, 1 drivers
v0x148935c00_0 .net "data_out", 0 0, L_0x14895c370;  alias, 1 drivers
v0x148935c90_0 .net "data_out_wire", 0 0, v0x148935d60_0;  1 drivers
v0x148935d60_0 .var "data_reg", 0 0;
L_0x118040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148935e00_0 .net "default_val", 0 0, L_0x118040be0;  1 drivers
v0x148935eb0_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148935fd0 .scope module, "ID_EX_jalr" "PipeDff" 16 40, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148936190 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895bc50 .functor BUFZ 1, v0x148936700_0, C4<0>, C4<0>, C4<0>;
v0x148936320_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489364c0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148936550_0 .net "data_in", 0 0, L_0x14895a8b0;  alias, 1 drivers
v0x1489365e0_0 .net "data_out", 0 0, L_0x14895bc50;  alias, 1 drivers
v0x148936670_0 .net "data_out_wire", 0 0, v0x148936700_0;  1 drivers
v0x148936700_0 .var "data_reg", 0 0;
L_0x118040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148936790_0 .net "default_val", 0 0, L_0x118040a78;  1 drivers
v0x148936820_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148936a20 .scope module, "ID_EX_mem_read" "PipeDff" 16 43, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1489330a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895c0b0 .functor BUFZ 1, v0x148937050_0, C4<0>, C4<0>, C4<0>;
v0x148936d60_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148936df0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148936e90_0 .net "data_in", 0 0, v0x1489405d0_0;  alias, 1 drivers
v0x148936f20_0 .net "data_out", 0 0, L_0x14895c0b0;  alias, 1 drivers
v0x148936fb0_0 .net "data_out_wire", 0 0, v0x148937050_0;  1 drivers
v0x148937050_0 .var "data_reg", 0 0;
L_0x118040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148937100_0 .net "default_val", 0 0, L_0x118040b50;  1 drivers
v0x1489371b0_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x1489372d0 .scope module, "ID_EX_mem_write" "PipeDff" 16 38, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148937490 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895b990 .functor BUFZ 1, v0x148937950_0, C4<0>, C4<0>, C4<0>;
v0x148937620_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489376c0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148937760_0 .net "data_in", 0 0, v0x1489406e0_0;  alias, 1 drivers
v0x1489377f0_0 .net "data_out", 0 0, L_0x14895b990;  alias, 1 drivers
v0x148937880_0 .net "data_out_wire", 0 0, v0x148937950_0;  1 drivers
v0x148937950_0 .var "data_reg", 0 0;
L_0x1180409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1489379f0_0 .net "default_val", 0 0, L_0x1180409e8;  1 drivers
v0x148937aa0_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148937bc0 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x148937d80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895aae0 .functor BUFZ 32, v0x148938240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148937f10_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148937fb0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148938050_0 .net "data_in", 31 0, L_0x148957190;  alias, 1 drivers
v0x1489380e0_0 .net "data_out", 31 0, L_0x14895aae0;  alias, 1 drivers
v0x148938170_0 .net "data_out_wire", 31 0, v0x148938240_0;  1 drivers
v0x148938240_0 .var "data_reg", 31 0;
L_0x1180406d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1489382e0_0 .net "default_val", 31 0, L_0x1180406d0;  1 drivers
v0x148938390_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x1489384b0 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x148938670 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895abc0 .functor BUFZ 32, v0x148938b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148938800_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489388a0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148938940_0 .net "data_in", 31 0, L_0x148957310;  alias, 1 drivers
v0x1489389d0_0 .net "data_out", 31 0, L_0x14895abc0;  alias, 1 drivers
v0x148938a60_0 .net "data_out_wire", 31 0, v0x148938b30_0;  1 drivers
v0x148938b30_0 .var "data_reg", 31 0;
L_0x118040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148938bd0_0 .net "default_val", 31 0, L_0x118040718;  1 drivers
v0x148938c80_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148938da0 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x148938f60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14895afc0 .functor BUFZ 5, v0x1489393f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1489390f0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148939190_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148939230_0 .net "data_in", 4 0, L_0x1489573c0;  alias, 1 drivers
v0x1489392c0_0 .net "data_out", 4 0, L_0x14895afc0;  alias, 1 drivers
v0x148939350_0 .net "data_out_wire", 4 0, v0x1489393f0_0;  1 drivers
v0x1489393f0_0 .var "data_reg", 4 0;
L_0x118040838 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1489394a0_0 .net "default_val", 4 0, L_0x118040838;  1 drivers
v0x148939550_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148939670 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x148939830 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14895b830 .functor BUFZ 2, v0x148939cf0_0, C4<00>, C4<00>, C4<00>;
v0x1489399c0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x148939a60_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148939b00_0 .net "data_in", 1 0, v0x148940840_0;  alias, 1 drivers
v0x148939b90_0 .net "data_out", 1 0, L_0x14895b830;  alias, 1 drivers
v0x148939c20_0 .net "data_out_wire", 1 0, v0x148939cf0_0;  1 drivers
v0x148939cf0_0 .var "data_reg", 1 0;
L_0x1180409a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148939d90_0 .net "default_val", 1 0, L_0x1180409a0;  1 drivers
v0x148939e40_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x148939f60 .scope module, "ID_EX_reg_write" "PipeDff" 16 39, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14893a120 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895baf0 .functor BUFZ 1, v0x14893a5b0_0, C4<0>, C4<0>, C4<0>;
v0x14893a2b0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x14893a350_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14893a3f0_0 .net "data_in", 0 0, v0x1489409a0_0;  alias, 1 drivers
v0x14893a480_0 .net "data_out", 0 0, L_0x14895baf0;  alias, 1 drivers
v0x14893a510_0 .net "data_out_wire", 0 0, v0x14893a5b0_0;  1 drivers
v0x14893a5b0_0 .var "data_reg", 0 0;
L_0x118040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14893a660_0 .net "default_val", 0 0, L_0x118040a30;  1 drivers
v0x14893a710_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x14893a830 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14893a9f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14895b120 .functor BUFZ 5, v0x14893afd0_0, C4<00000>, C4<00000>, C4<00000>;
v0x14893ab80_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x1489363c0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14893ae20_0 .net "data_in", 4 0, L_0x1489574b0;  alias, 1 drivers
v0x14893aeb0_0 .net "data_out", 4 0, L_0x14895b120;  alias, 1 drivers
v0x14893af40_0 .net "data_out_wire", 4 0, v0x14893afd0_0;  1 drivers
v0x14893afd0_0 .var "data_reg", 4 0;
L_0x118040880 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14893b060_0 .net "default_val", 4 0, L_0x118040880;  1 drivers
v0x14893b100_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x14893b390 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14893b600 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895ad80 .functor BUFZ 32, v0x14893b9f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14893b710_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x14893b7a0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14893b830_0 .net "data_in", 31 0, L_0x14895a4a0;  alias, 1 drivers
v0x14893b8c0_0 .net "data_out", 31 0, L_0x14895ad80;  alias, 1 drivers
v0x14893b950_0 .net "data_out_wire", 31 0, v0x14893b9f0_0;  1 drivers
v0x14893b9f0_0 .var "data_reg", 31 0;
L_0x1180407a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14893baa0_0 .net "default_val", 31 0, L_0x1180407a8;  1 drivers
v0x14893bb50_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x14893bc70 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14893be30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14895b2c0 .functor BUFZ 5, v0x14893c2f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x14893bfc0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x14893c060_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14893c100_0 .net "data_in", 4 0, L_0x148957520;  alias, 1 drivers
v0x14893c190_0 .net "data_out", 4 0, L_0x14895b2c0;  alias, 1 drivers
v0x14893c220_0 .net "data_out_wire", 4 0, v0x14893c2f0_0;  1 drivers
v0x14893c2f0_0 .var "data_reg", 4 0;
L_0x1180408c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14893c390_0 .net "default_val", 4 0, L_0x1180408c8;  1 drivers
v0x14893c440_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x14893c560 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x1489318e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14893c720 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895ae60 .functor BUFZ 32, v0x14893cbb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14893c8b0_0 .net "bubble", 0 0, L_0x14895fca0;  alias, 1 drivers
v0x14893c950_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14893c9f0_0 .net "data_in", 31 0, L_0x14895a590;  alias, 1 drivers
v0x14893ca80_0 .net "data_out", 31 0, L_0x14895ae60;  alias, 1 drivers
v0x14893cb10_0 .net "data_out_wire", 31 0, v0x14893cbb0_0;  1 drivers
v0x14893cbb0_0 .var "data_reg", 31 0;
L_0x1180407f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14893cc60_0 .net "default_val", 31 0, L_0x1180407f0;  1 drivers
v0x14893cd10_0 .net "stall", 0 0, L_0x118041258;  alias, 1 drivers
S_0x14893ec90 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x1489573c0 .functor BUFZ 5, v0x148940910_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1489574b0 .functor BUFZ 5, v0x148940a70_0, C4<00000>, C4<00000>, C4<00000>;
L_0x148957520 .functor BUFZ 5, v0x148940b00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x148957720 .functor OR 1, L_0x14895ed40, L_0x148957600, C4<0>, C4<0>;
L_0x148957910 .functor OR 1, L_0x148957720, L_0x1489577d0, C4<0>, C4<0>;
L_0x148958100 .functor OR 1, L_0x148957f60, L_0x148958000, C4<0>, C4<0>;
RS_0x11800e550 .resolv tri, L_0x148959460, L_0x148959a60;
L_0x14895a4a0 .functor BUFZ 32, RS_0x11800e550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x11800e580 .resolv tri, L_0x1489597a0, L_0x148959ca0;
L_0x14895a590 .functor BUFZ 32, RS_0x11800e580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14895a780 .functor BUFZ 1, v0x148940030_0, C4<0>, C4<0>, C4<0>;
L_0x14895a840 .functor BUFZ 1, v0x1489403e0_0, C4<0>, C4<0>, C4<0>;
L_0x14895a8b0 .functor BUFZ 1, v0x148940480_0, C4<0>, C4<0>, C4<0>;
L_0x14895a980 .functor BUFZ 3, v0x148940300_0, C4<000>, C4<000>, C4<000>;
v0x1489450d0_0 .net "R_Addr1", 4 0, v0x148940a70_0;  1 drivers
v0x148945180_0 .net "R_Addr2", 4 0, v0x148940b00_0;  1 drivers
v0x148945260_0 .net "W_Addr", 4 0, v0x148940910_0;  1 drivers
v0x1489452f0_0 .net *"_ivl_11", 0 0, L_0x148957720;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148945380_0 .net/2u *"_ivl_12", 1 0, L_0x118040178;  1 drivers
v0x148945470_0 .net *"_ivl_14", 0 0, L_0x1489577d0;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148945510_0 .net/2u *"_ivl_18", 1 0, L_0x1180401c0;  1 drivers
v0x1489455c0_0 .net *"_ivl_20", 0 0, L_0x148957f60;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148945660_0 .net/2u *"_ivl_22", 1 0, L_0x118040208;  1 drivers
v0x148945770_0 .net *"_ivl_24", 0 0, L_0x148958000;  1 drivers
v0x148945810_0 .net *"_ivl_27", 0 0, L_0x148958100;  1 drivers
L_0x118040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1489458b0_0 .net/2u *"_ivl_30", 1 0, L_0x118040250;  1 drivers
v0x148945960_0 .net *"_ivl_32", 0 0, L_0x1489583e0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148945a00_0 .net/2u *"_ivl_34", 1 0, L_0x118040298;  1 drivers
v0x148945ab0_0 .net *"_ivl_36", 0 0, L_0x148958480;  1 drivers
v0x148945b50_0 .net *"_ivl_38", 4 0, L_0x1489585a0;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148945c00_0 .net/2u *"_ivl_6", 1 0, L_0x118040130;  1 drivers
v0x148945d90_0 .net *"_ivl_8", 0 0, L_0x148957600;  1 drivers
v0x148945e20_0 .net "alu_src1", 0 0, v0x14893f590_0;  alias, 1 drivers
v0x148945eb0_0 .net "alu_src2", 0 0, v0x14893f680_0;  alias, 1 drivers
v0x148945f40_0 .net "alu_type", 3 0, v0x14893f750_0;  alias, 1 drivers
v0x148945fd0_0 .net "branch", 0 0, L_0x14895a780;  alias, 1 drivers
v0x1489460e0_0 .net "branch_inn", 0 0, v0x148940030_0;  1 drivers
v0x148946170_0 .net "branch_type", 2 0, L_0x148957a70;  1 drivers
v0x148946200_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148946290_0 .net "funct3_inn", 2 0, v0x148940300_0;  1 drivers
v0x148946360_0 .net "imm", 31 0, v0x148942830_0;  alias, 1 drivers
v0x1489463f0_0 .net "instr", 31 0, L_0x1489570b0;  alias, 1 drivers
v0x148946480_0 .net "instr_funct3", 2 0, L_0x14895a980;  alias, 1 drivers
v0x148946550_0 .net "jal", 0 0, L_0x14895a840;  alias, 1 drivers
v0x148946660_0 .net "jal_inn", 0 0, v0x1489403e0_0;  1 drivers
v0x1489466f0_0 .net "jalr", 0 0, L_0x14895a8b0;  alias, 1 drivers
v0x148946800_0 .net "jalr_inn", 0 0, v0x148940480_0;  1 drivers
v0x148945c90_0 .net "less_than", 0 0, L_0x14895a400;  1 drivers
v0x148946a90_0 .net "load_type", 2 0, L_0x148957ae0;  1 drivers
v0x148946b20_0 .net "mem_read", 0 0, v0x1489405d0_0;  alias, 1 drivers
v0x148946bb0_0 .net "mem_write", 0 0, v0x1489406e0_0;  alias, 1 drivers
v0x148946c40_0 .net "new_pc", 31 0, v0x1489434e0_0;  alias, 1 drivers
v0x148946cd0_0 .net "pc", 31 0, L_0x148957190;  alias, 1 drivers
v0x148946d60_0 .net "pc_plus4", 31 0, L_0x148957310;  alias, 1 drivers
v0x148946df0_0 .net "pc_src", 0 0, v0x148943800_0;  alias, 1 drivers
v0x148946ec0_0 .net "rd", 4 0, L_0x1489573c0;  alias, 1 drivers
v0x148946f90_0 .net "rd_wb", 4 0, L_0x14895ebe0;  alias, 1 drivers
v0x148947020_0 .net "reg_src", 1 0, v0x148940840_0;  alias, 1 drivers
v0x1489470b0_0 .net "reg_write_addr", 4 0, L_0x148958700;  1 drivers
v0x148947140_0 .net "reg_write_data_chosen", 31 0, L_0x148958210;  1 drivers
v0x1489471d0_0 .net "reg_write_data_mem", 31 0, L_0x14895e2f0;  alias, 1 drivers
v0x148947260_0 .net "reg_write_data_wb", 31 0, v0x148952050_0;  alias, 1 drivers
v0x148947370_0 .net "reg_write_enable", 0 0, L_0x148957910;  1 drivers
v0x148947400_0 .net "reg_write_in", 0 0, L_0x14895ed40;  alias, 1 drivers
v0x148947490_0 .net "reg_write_out", 0 0, v0x1489409a0_0;  alias, 1 drivers
v0x148947520_0 .net "rs1", 4 0, L_0x1489574b0;  alias, 1 drivers
v0x148947630_0 .net "rs1_data", 31 0, L_0x14895a4a0;  alias, 1 drivers
v0x1489476c0_0 .net8 "rs1_data_new", 31 0, RS_0x11800e550;  2 drivers
v0x148947750_0 .net "rs1_data_old", 31 0, L_0x148958c30;  1 drivers
v0x148947820_0 .net "rs1_fwd_id", 1 0, v0x14892f660_0;  alias, 1 drivers
v0x1489478f0_0 .net "rs2", 4 0, L_0x148957520;  alias, 1 drivers
v0x148947a00_0 .net "rs2_data", 31 0, L_0x14895a590;  alias, 1 drivers
v0x148947a90_0 .net8 "rs2_data_new", 31 0, RS_0x11800e580;  2 drivers
v0x148947b60_0 .net "rs2_data_old", 31 0, L_0x1489592a0;  1 drivers
v0x148947c30_0 .net "rs2_fwd_id", 1 0, v0x14892f7b0_0;  alias, 1 drivers
v0x148947d00_0 .net "store_type", 2 0, L_0x148957bd0;  1 drivers
v0x148947d90_0 .net "zero", 0 0, L_0x148959dc0;  1 drivers
L_0x148957600 .cmp/ne 2, v0x14892f660_0, L_0x118040130;
L_0x1489577d0 .cmp/ne 2, v0x14892f7b0_0, L_0x118040178;
L_0x148957f60 .cmp/ne 2, v0x14892f660_0, L_0x1180401c0;
L_0x148958000 .cmp/ne 2, v0x14892f7b0_0, L_0x118040208;
L_0x148958210 .functor MUXZ 32, v0x148952050_0, L_0x14895e2f0, L_0x148958100, C4<>;
L_0x1489583e0 .cmp/ne 2, v0x14892f660_0, L_0x118040250;
L_0x148958480 .cmp/ne 2, v0x14892f7b0_0, L_0x118040298;
L_0x1489585a0 .functor MUXZ 5, L_0x14895ebe0, v0x148940b00_0, L_0x148958480, C4<>;
L_0x148958700 .functor MUXZ 5, L_0x1489585a0, v0x148940a70_0, L_0x1489583e0, C4<>;
S_0x14893f200 .scope module, "ID_ALU_Control" "ALUControl" 17 66, 18 3 0, S_0x14893ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x14893f420_0 .net8 "R_Data1", 31 0, RS_0x11800e550;  alias, 2 drivers
v0x14893f4e0_0 .net8 "R_Data2", 31 0, RS_0x11800e580;  alias, 2 drivers
v0x14893f590_0 .var "alu_src1", 0 0;
v0x14893f680_0 .var "alu_src2", 0 0;
v0x14893f750_0 .var "alu_type", 3 0;
v0x14893f860_0 .net "funct3", 2 0, L_0x148957e20;  1 drivers
v0x14893f8f0_0 .net "funct7", 6 0, L_0x148957ec0;  1 drivers
v0x14893f980_0 .net "imm", 31 0, v0x148942830_0;  alias, 1 drivers
v0x14893fa50_0 .net "instr", 31 0, L_0x1489570b0;  alias, 1 drivers
v0x14893fb60_0 .net "opcode", 6 0, L_0x148957c80;  1 drivers
E_0x148931b90 .event edge, v0x14893fb60_0, v0x14893f860_0, v0x14893f8f0_0;
L_0x148957c80 .part L_0x1489570b0, 0, 7;
L_0x148957e20 .part L_0x1489570b0, 12, 3;
L_0x148957ec0 .part L_0x1489570b0, 25, 7;
S_0x14893fc50 .scope module, "ID_Control_Unit" "ControlUnit" 17 46, 19 3 0, S_0x14893ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x148957a70 .functor BUFZ 3, v0x148940180_0, C4<000>, C4<000>, C4<000>;
L_0x148957ae0 .functor BUFZ 3, v0x148940180_0, C4<000>, C4<000>, C4<000>;
L_0x148957bd0 .functor BUFZ 3, v0x148940180_0, C4<000>, C4<000>, C4<000>;
v0x148940030_0 .var "branch", 0 0;
v0x1489400d0_0 .net "branch_type", 2 0, L_0x148957a70;  alias, 1 drivers
v0x148940180_0 .var "funct3", 2 0;
v0x148940240_0 .net "instr", 31 0, L_0x1489570b0;  alias, 1 drivers
v0x148940300_0 .var "instr_funct3", 2 0;
v0x1489403e0_0 .var "jal", 0 0;
v0x148940480_0 .var "jalr", 0 0;
v0x148940520_0 .net "load_type", 2 0, L_0x148957ae0;  alias, 1 drivers
v0x1489405d0_0 .var "mem_read", 0 0;
v0x1489406e0_0 .var "mem_write", 0 0;
v0x1489407b0_0 .var "opcode", 6 0;
v0x148940840_0 .var "reg_src", 1 0;
v0x148940910_0 .var "reg_write_addr", 4 0;
v0x1489409a0_0 .var "reg_write_enable", 0 0;
v0x148940a70_0 .var "rs1_read_addr", 4 0;
v0x148940b00_0 .var "rs2_read_addr", 4 0;
v0x148940ba0_0 .net "store_type", 2 0, L_0x148957bd0;  alias, 1 drivers
E_0x148931b50 .event edge, v0x14893fa50_0, v0x148940180_0, v0x1489407b0_0;
S_0x148940e20 .scope module, "ID_ID_Control" "ID_Control" 17 93, 20 2 0, S_0x14893ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x14895a060 .functor OR 1, L_0x148959e60, L_0x148959f40, C4<0>, C4<0>;
L_0x118040520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x148941120_0 .net/2u *"_ivl_0", 1 0, L_0x118040520;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1489411b0_0 .net/2u *"_ivl_12", 1 0, L_0x1180405b0;  1 drivers
v0x148941260_0 .net *"_ivl_14", 0 0, L_0x1489598c0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x148941310_0 .net/2u *"_ivl_18", 1 0, L_0x1180405f8;  1 drivers
v0x1489413c0_0 .net *"_ivl_2", 0 0, L_0x148959380;  1 drivers
v0x1489414a0_0 .net *"_ivl_20", 0 0, L_0x148959b00;  1 drivers
L_0x118040640 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x148941540_0 .net/2u *"_ivl_26", 2 0, L_0x118040640;  1 drivers
v0x1489415f0_0 .net *"_ivl_28", 0 0, L_0x148959e60;  1 drivers
L_0x118040688 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x148941690_0 .net/2u *"_ivl_30", 2 0, L_0x118040688;  1 drivers
v0x1489417a0_0 .net *"_ivl_32", 0 0, L_0x148959f40;  1 drivers
v0x148941840_0 .net *"_ivl_35", 0 0, L_0x14895a060;  1 drivers
v0x1489418e0_0 .net *"_ivl_36", 0 0, L_0x14895a150;  1 drivers
v0x148941980_0 .net *"_ivl_38", 0 0, L_0x14895a1f0;  1 drivers
L_0x118040568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x148941a20_0 .net/2u *"_ivl_6", 1 0, L_0x118040568;  1 drivers
v0x148941ad0_0 .net *"_ivl_8", 0 0, L_0x148959700;  1 drivers
v0x148941b70_0 .net "alu_type", 3 0, v0x14893f750_0;  alias, 1 drivers
v0x148941c10_0 .net "branch", 0 0, v0x148940030_0;  alias, 1 drivers
v0x148941da0_0 .net "funct3", 2 0, v0x148940300_0;  alias, 1 drivers
v0x148941e30_0 .net "less_than", 0 0, L_0x14895a400;  alias, 1 drivers
v0x148941ec0_0 .net "reg_write_data_mem", 31 0, L_0x14895e2f0;  alias, 1 drivers
v0x148941fd0_0 .net "rs1_data", 31 0, L_0x148958c30;  alias, 1 drivers
v0x148942060_0 .net8 "rs1_data_update", 31 0, RS_0x11800e550;  alias, 2 drivers
v0x1489420f0_0 .net "rs1_fwd_id", 1 0, v0x14892f660_0;  alias, 1 drivers
v0x148942180_0 .net "rs2_data", 31 0, L_0x1489592a0;  alias, 1 drivers
v0x148942210_0 .net8 "rs2_data_update", 31 0, RS_0x11800e580;  alias, 2 drivers
v0x1489422a0_0 .net "rs2_fwd_id", 1 0, v0x14892f7b0_0;  alias, 1 drivers
v0x148942350_0 .net "zero", 0 0, L_0x148959dc0;  alias, 1 drivers
L_0x148959380 .cmp/eq 2, v0x14892f660_0, L_0x118040520;
L_0x148959460 .functor MUXZ 32, L_0x148958c30, L_0x14895e2f0, L_0x148959380, C4<>;
L_0x148959700 .cmp/eq 2, v0x14892f7b0_0, L_0x118040568;
L_0x1489597a0 .functor MUXZ 32, L_0x1489592a0, L_0x14895e2f0, L_0x148959700, C4<>;
L_0x1489598c0 .cmp/eq 2, v0x14892f660_0, L_0x1180405b0;
L_0x148959a60 .functor MUXZ 32, L_0x148958c30, L_0x14895e2f0, L_0x1489598c0, C4<>;
L_0x148959b00 .cmp/eq 2, v0x14892f7b0_0, L_0x1180405f8;
L_0x148959ca0 .functor MUXZ 32, L_0x1489592a0, L_0x14895e2f0, L_0x148959b00, C4<>;
L_0x148959dc0 .cmp/eq 32, RS_0x11800e550, RS_0x11800e580;
L_0x148959e60 .cmp/eq 3, v0x148940300_0, L_0x118040640;
L_0x148959f40 .cmp/eq 3, v0x148940300_0, L_0x118040688;
L_0x14895a150 .cmp/gt 32, RS_0x11800e580, RS_0x11800e550;
L_0x14895a1f0 .cmp/gt.s 32, RS_0x11800e580, RS_0x11800e550;
L_0x14895a400 .functor MUXZ 1, L_0x14895a1f0, L_0x14895a150, L_0x14895a060, C4<>;
S_0x148942500 .scope module, "ID_Imm_Gen" "ImmGen" 17 38, 21 3 0, S_0x14893ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x148942770_0 .var "funct3", 2 0;
v0x148942830_0 .var "imm", 31 0;
v0x1489428d0_0 .var "imm12", 11 0;
v0x148942960_0 .var "imm20", 20 0;
v0x1489429f0_0 .var "immtemp", 31 0;
v0x148942ad0_0 .net "instr", 31 0, L_0x1489570b0;  alias, 1 drivers
v0x148942bb0_0 .var "opcode", 6 0;
E_0x148942700/0 .event edge, v0x14893fa50_0, v0x148942bb0_0, v0x148942770_0, v0x1489429f0_0;
E_0x148942700/1 .event edge, v0x1489428d0_0, v0x148942960_0;
E_0x148942700 .event/or E_0x148942700/0, E_0x148942700/1;
S_0x148942c70 .scope module, "ID_PC_EX" "PC_EX" 17 106, 22 2 0, S_0x14893ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x148943080_0 .net "branch", 0 0, v0x148940030_0;  alias, 1 drivers
v0x148943150_0 .net "branch_type", 2 0, L_0x148957a70;  alias, 1 drivers
v0x1489431e0_0 .net "imm", 31 0, v0x148942830_0;  alias, 1 drivers
v0x1489432f0_0 .net "jal", 0 0, v0x1489403e0_0;  alias, 1 drivers
v0x1489433a0_0 .net "jalr", 0 0, v0x148940480_0;  alias, 1 drivers
v0x148943430_0 .net "less_than", 0 0, L_0x14895a400;  alias, 1 drivers
v0x1489434e0_0 .var "new_pc", 31 0;
v0x148943570_0 .var "new_pc_temp", 31 0;
v0x148943600_0 .net "pc", 31 0, L_0x148957190;  alias, 1 drivers
v0x148943720_0 .net "pc_plus4", 31 0, L_0x148957310;  alias, 1 drivers
v0x148943800_0 .var "pc_src", 0 0;
v0x148943890_0 .net8 "rs1_data", 31 0, RS_0x11800e550;  alias, 2 drivers
v0x148943960_0 .net "zero", 0 0, L_0x148959dc0;  alias, 1 drivers
E_0x148942ff0/0 .event edge, v0x1489403e0_0, v0x148938050_0, v0x148934970_0, v0x148940480_0;
E_0x148942ff0/1 .event edge, v0x14893f420_0, v0x148940030_0, v0x1489400d0_0, v0x148942350_0;
E_0x148942ff0/2 .event edge, v0x148943570_0, v0x148938940_0, v0x148941e30_0;
E_0x148942ff0 .event/or E_0x148942ff0/0, E_0x148942ff0/1, E_0x148942ff0/2;
S_0x148943ae0 .scope module, "ID_RegFile" "RegFile" 17 82, 23 2 0, S_0x14893ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x148943df0_0 .net *"_ivl_0", 31 0, L_0x1489588b0;  1 drivers
v0x148943eb0_0 .net *"_ivl_10", 6 0, L_0x148958b10;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148943f50_0 .net *"_ivl_13", 1 0, L_0x118040370;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148943fe0_0 .net/2u *"_ivl_14", 31 0, L_0x1180403b8;  1 drivers
v0x148944070_0 .net *"_ivl_18", 31 0, L_0x148958d90;  1 drivers
L_0x118040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148944160_0 .net *"_ivl_21", 26 0, L_0x118040400;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148944210_0 .net/2u *"_ivl_22", 31 0, L_0x118040448;  1 drivers
v0x1489442c0_0 .net *"_ivl_24", 0 0, L_0x148958e70;  1 drivers
v0x148944360_0 .net *"_ivl_26", 31 0, L_0x148958fd0;  1 drivers
v0x148944470_0 .net *"_ivl_28", 6 0, L_0x148959070;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148944520_0 .net *"_ivl_3", 26 0, L_0x1180402e0;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1489445d0_0 .net *"_ivl_31", 1 0, L_0x118040490;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148944680_0 .net/2u *"_ivl_32", 31 0, L_0x1180404d8;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148944730_0 .net/2u *"_ivl_4", 31 0, L_0x118040328;  1 drivers
v0x1489447e0_0 .net *"_ivl_6", 0 0, L_0x148958950;  1 drivers
v0x148944880_0 .net *"_ivl_8", 31 0, L_0x148958a70;  1 drivers
v0x148944930_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148944ac0_0 .var/i "i", 31 0;
v0x148944b50_0 .net "read_addr1", 4 0, v0x148940a70_0;  alias, 1 drivers
v0x148944c00_0 .net "read_addr2", 4 0, v0x148940b00_0;  alias, 1 drivers
v0x148944c90_0 .net "read_data1", 31 0, L_0x148958c30;  alias, 1 drivers
v0x148944d20_0 .net "read_data2", 31 0, L_0x1489592a0;  alias, 1 drivers
v0x148944db0_0 .net "reg_write_addr", 4 0, L_0x148958700;  alias, 1 drivers
v0x148944e40_0 .net "reg_write_data", 31 0, L_0x148958210;  alias, 1 drivers
v0x148944ed0_0 .net "reg_write_enable", 0 0, L_0x148957910;  alias, 1 drivers
v0x148944f70 .array "register_file", 31 0, 31 0;
E_0x148943da0 .event negedge, v0x148921de0_0;
L_0x1489588b0 .concat [ 5 27 0 0], v0x148940a70_0, L_0x1180402e0;
L_0x148958950 .cmp/ne 32, L_0x1489588b0, L_0x118040328;
L_0x148958a70 .array/port v0x148944f70, L_0x148958b10;
L_0x148958b10 .concat [ 5 2 0 0], v0x148940a70_0, L_0x118040370;
L_0x148958c30 .functor MUXZ 32, L_0x1180403b8, L_0x148958a70, L_0x148958950, C4<>;
L_0x148958d90 .concat [ 5 27 0 0], v0x148940b00_0, L_0x118040400;
L_0x148958e70 .cmp/ne 32, L_0x148958d90, L_0x118040448;
L_0x148958fd0 .array/port v0x148944f70, L_0x148959070;
L_0x148959070 .concat [ 5 2 0 0], v0x148940b00_0, L_0x118040490;
L_0x1489592a0 .functor MUXZ 32, L_0x1180404d8, L_0x148958fd0, L_0x148958e70, C4<>;
S_0x148948100 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x148949ed0_0 .net "bubble_id", 0 0, L_0x14895fc30;  alias, 1 drivers
v0x148949fe0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894a070_0 .net "instr_id", 31 0, L_0x1489570b0;  alias, 1 drivers
v0x14894a100_0 .net "instr_if", 31 0, L_0x148960060;  alias, 1 drivers
v0x14894a190_0 .net "pc_id", 31 0, L_0x148957190;  alias, 1 drivers
v0x14894a260_0 .net "pc_if", 31 0, v0x14894b3b0_0;  alias, 1 drivers
v0x14894a2f0_0 .net "pc_plus4_id", 31 0, L_0x148957310;  alias, 1 drivers
v0x14894a380_0 .net "pc_plus4_if", 31 0, L_0x148953050;  alias, 1 drivers
v0x14894a430_0 .net "stall_id", 0 0, L_0x14895fae0;  alias, 1 drivers
S_0x148948350 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x148948100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1489484c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1489570b0 .functor BUFZ 32, v0x148948a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148948680_0 .net "bubble", 0 0, L_0x14895fc30;  alias, 1 drivers
v0x148948740_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x1489487d0_0 .net "data_in", 31 0, L_0x148960060;  alias, 1 drivers
v0x148948860_0 .net "data_out", 31 0, L_0x1489570b0;  alias, 1 drivers
v0x148948970_0 .net "data_out_wire", 31 0, v0x148948a00_0;  1 drivers
v0x148948a00_0 .var "data_reg", 31 0;
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148948a90_0 .net "default_val", 31 0, L_0x118040058;  1 drivers
v0x148948b30_0 .net "stall", 0 0, L_0x14895fae0;  alias, 1 drivers
S_0x148948c40 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x148948100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x148948e10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x148957190 .functor BUFZ 32, v0x148949360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148948fd0_0 .net "bubble", 0 0, L_0x14895fc30;  alias, 1 drivers
v0x1489490a0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148949130_0 .net "data_in", 31 0, v0x14894b3b0_0;  alias, 1 drivers
v0x1489491c0_0 .net "data_out", 31 0, L_0x148957190;  alias, 1 drivers
v0x1489492d0_0 .net "data_out_wire", 31 0, v0x148949360_0;  1 drivers
v0x148949360_0 .var "data_reg", 31 0;
L_0x1180400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1489493f0_0 .net "default_val", 31 0, L_0x1180400a0;  1 drivers
v0x148949480_0 .net "stall", 0 0, L_0x14895fae0;  alias, 1 drivers
S_0x1489495b0 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x148948100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x148949770 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x148957310 .functor BUFZ 32, v0x148949c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148949930_0 .net "bubble", 0 0, L_0x14895fc30;  alias, 1 drivers
v0x1489499c0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148949a50_0 .net "data_in", 31 0, L_0x148953050;  alias, 1 drivers
v0x148949ae0_0 .net "data_out", 31 0, L_0x148957310;  alias, 1 drivers
v0x148949bf0_0 .net "data_out_wire", 31 0, v0x148949c80_0;  1 drivers
v0x148949c80_0 .var "data_reg", 31 0;
L_0x1180400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148949d10_0 .net "default_val", 31 0, L_0x1180400e8;  1 drivers
v0x148949db0_0 .net "stall", 0 0, L_0x14895fae0;  alias, 1 drivers
S_0x14894a650 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x148953050 .functor BUFZ 32, v0x14894adf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14894b780_0 .net "bubble_if", 0 0, L_0x118041330;  alias, 1 drivers
v0x14894b820_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894b8c0_0 .net "new_pc", 31 0, v0x1489434e0_0;  alias, 1 drivers
v0x14894b950_0 .net "pc", 31 0, v0x14894b3b0_0;  alias, 1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14894ba60_0 .net "pc_incre", 31 0, L_0x118040010;  1 drivers
v0x14894bb00_0 .net "pc_plus4", 31 0, L_0x148953050;  alias, 1 drivers
v0x14894bbd0_0 .net "pc_plus4_inn", 31 0, v0x14894adf0_0;  1 drivers
v0x14894bcb0_0 .net "pc_src", 0 0, v0x148943800_0;  alias, 1 drivers
v0x14894bdc0_0 .net "rst", 0 0, v0x148956dd0_0;  alias, 1 drivers
v0x14894bed0_0 .net "stall_if", 0 0, L_0x14895f9f0;  alias, 1 drivers
S_0x14894a900 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x14894a650;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x14894aac0 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x14894ac70_0 .net "op_num1", 31 0, v0x14894b3b0_0;  alias, 1 drivers
v0x14894ad60_0 .net "op_num2", 31 0, L_0x118040010;  alias, 1 drivers
v0x14894adf0_0 .var "res", 31 0;
E_0x14894ac30 .event edge, v0x148949130_0, v0x14894ad60_0;
S_0x14894ae80 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x14894a650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x14894b180_0 .net "bubble_if", 0 0, L_0x118041330;  alias, 1 drivers
v0x14894b230_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894b2c0_0 .net "new_pc", 31 0, v0x1489434e0_0;  alias, 1 drivers
v0x14894b3b0_0 .var "pc", 31 0;
v0x14894b440_0 .net "pc_plus4", 31 0, v0x14894adf0_0;  alias, 1 drivers
v0x14894b510_0 .net "pc_src", 0 0, v0x148943800_0;  alias, 1 drivers
v0x14894b5a0_0 .net "rst", 0 0, v0x148956dd0_0;  alias, 1 drivers
v0x14894b650_0 .net "stall_if", 0 0, L_0x14895f9f0;  alias, 1 drivers
E_0x14894b150 .event posedge, v0x1489311d0_0, v0x148921de0_0;
S_0x14894bfc0 .scope module, "mem_module" "MEM_MODULE" 6 185, 28 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x14894c240_0 .net "load_type", 2 0, L_0x14895dcb0;  alias, 1 drivers
v0x14894c300_0 .var "mem2reg_data", 31 0;
v0x14894c3a0_0 .net "mem_read", 0 0, L_0x14895d4f0;  alias, 1 drivers
v0x14894c430_0 .net "mem_read_data", 31 0, L_0x1489604c0;  alias, 1 drivers
v0x14894c4e0_0 .var "temp", 31 0;
E_0x14894c1e0 .event edge, v0x148925a90_0, v0x14894c240_0, v0x148922970_0, v0x14894c4e0_0;
S_0x14894c5f0 .scope module, "mem_wb" "MEM_WB" 6 201, 29 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x1489509e0_0 .net "alu_result_mem", 31 0, L_0x14895ccb0;  alias, 1 drivers
v0x148950a70_0 .net "alu_result_wb", 31 0, L_0x14895e700;  alias, 1 drivers
v0x148950b10_0 .net "bubble_wb", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x148950cc0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148950d50_0 .net "imm_mem", 31 0, L_0x14895cf30;  alias, 1 drivers
v0x148950e20_0 .net "imm_wb", 31 0, L_0x14895e8a0;  alias, 1 drivers
v0x148950eb0_0 .net "mem2reg_data_mem", 31 0, v0x14894c300_0;  alias, 1 drivers
v0x148950f40_0 .net "mem2reg_data_wb", 31 0, L_0x14895e5a0;  alias, 1 drivers
v0x148950fd0_0 .net "nxpc_wb", 31 0, o0x118011dc0;  alias, 0 drivers
v0x1489510e0_0 .net "pc_plus4_mem", 31 0, L_0x14895cdd0;  alias, 1 drivers
v0x148951170_0 .net "pc_plus4_wb", 31 0, L_0x14895ea40;  alias, 1 drivers
v0x148951220_0 .net "rd_mem", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x1489512b0_0 .net "rd_wb", 4 0, L_0x14895ebe0;  alias, 1 drivers
v0x148951340_0 .net "reg_src_mem", 1 0, L_0x14895d9a0;  alias, 1 drivers
v0x1489513d0_0 .net "reg_src_wb", 1 0, L_0x14895e440;  alias, 1 drivers
v0x148951460_0 .net "reg_write_mem", 0 0, L_0x14895d390;  alias, 1 drivers
v0x1489514f0_0 .net "reg_write_wb", 0 0, L_0x14895ed40;  alias, 1 drivers
v0x148951680_0 .net "stall_wb", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x14894c9f0 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14894cbc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895e700 .functor BUFZ 32, v0x14894d0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14894cd80_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x14894ce40_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894ced0_0 .net "data_in", 31 0, L_0x14895ccb0;  alias, 1 drivers
v0x14894cf60_0 .net "data_out", 31 0, L_0x14895e700;  alias, 1 drivers
v0x14894cff0_0 .net "data_out_wire", 31 0, v0x14894d0c0_0;  1 drivers
v0x14894d0c0_0 .var "data_reg", 31 0;
L_0x1180410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14894d160_0 .net "default_val", 31 0, L_0x1180410f0;  1 drivers
v0x14894d210_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x14894d320 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14894d4f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895e8a0 .functor BUFZ 32, v0x14894da00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14894d6b0_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x14894d780_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894d810_0 .net "data_in", 31 0, L_0x14895cf30;  alias, 1 drivers
v0x14894d8a0_0 .net "data_out", 31 0, L_0x14895e8a0;  alias, 1 drivers
v0x14894d930_0 .net "data_out_wire", 31 0, v0x14894da00_0;  1 drivers
v0x14894da00_0 .var "data_reg", 31 0;
L_0x118041138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14894da90_0 .net "default_val", 31 0, L_0x118041138;  1 drivers
v0x14894db30_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x14894dc70 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14894de30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895e5a0 .functor BUFZ 32, v0x14894e2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14894dff0_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x14894e080_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894e110_0 .net "data_in", 31 0, v0x14894c300_0;  alias, 1 drivers
v0x14894e1a0_0 .net "data_out", 31 0, L_0x14895e5a0;  alias, 1 drivers
v0x14894e230_0 .net "data_out_wire", 31 0, v0x14894e2e0_0;  1 drivers
v0x14894e2e0_0 .var "data_reg", 31 0;
L_0x1180410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14894e390_0 .net "default_val", 31 0, L_0x1180410a8;  1 drivers
v0x14894e440_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x14894e560 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14894e720 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14895ea40 .functor BUFZ 32, v0x14894ec20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14894e8b0_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x14894e950_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894e9f0_0 .net "data_in", 31 0, L_0x14895cdd0;  alias, 1 drivers
v0x14894eac0_0 .net "data_out", 31 0, L_0x14895ea40;  alias, 1 drivers
v0x14894eb50_0 .net "data_out_wire", 31 0, v0x14894ec20_0;  1 drivers
v0x14894ec20_0 .var "data_reg", 31 0;
L_0x118041180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14894ecc0_0 .net "default_val", 31 0, L_0x118041180;  1 drivers
v0x14894ed70_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x14894eef0 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14894f0b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14895ebe0 .functor BUFZ 5, v0x14894f570_0, C4<00000>, C4<00000>, C4<00000>;
v0x14894f240_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x14894f2e0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894f380_0 .net "data_in", 4 0, L_0x14895d7b0;  alias, 1 drivers
v0x14894f410_0 .net "data_out", 4 0, L_0x14895ebe0;  alias, 1 drivers
v0x14894f4a0_0 .net "data_out_wire", 4 0, v0x14894f570_0;  1 drivers
v0x14894f570_0 .var "data_reg", 4 0;
L_0x1180411c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14894f600_0 .net "default_val", 4 0, L_0x1180411c8;  1 drivers
v0x14894f6b0_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x14894f7d0 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x14894f990 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14895e440 .functor BUFZ 2, v0x14894fe50_0, C4<00>, C4<00>, C4<00>;
v0x14894fb20_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x14894fbc0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x14894fc60_0 .net "data_in", 1 0, L_0x14895d9a0;  alias, 1 drivers
v0x14894fcf0_0 .net "data_out", 1 0, L_0x14895e440;  alias, 1 drivers
v0x14894fd80_0 .net "data_out_wire", 1 0, v0x14894fe50_0;  1 drivers
v0x14894fe50_0 .var "data_reg", 1 0;
L_0x118041060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14894fef0_0 .net "default_val", 1 0, L_0x118041060;  1 drivers
v0x14894ffa0_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x1489500c0 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x14894c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x148950280 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14895ed40 .functor BUFZ 1, v0x148950780_0, C4<0>, C4<0>, C4<0>;
v0x148950410_0 .net "bubble", 0 0, L_0x1180413c0;  alias, 1 drivers
v0x1489504b0_0 .net "clk", 0 0, v0x148956cb0_0;  alias, 1 drivers
v0x148950550_0 .net "data_in", 0 0, L_0x14895d390;  alias, 1 drivers
v0x148950660_0 .net "data_out", 0 0, L_0x14895ed40;  alias, 1 drivers
v0x1489506f0_0 .net "data_out_wire", 0 0, v0x148950780_0;  1 drivers
v0x148950780_0 .var "data_reg", 0 0;
L_0x118041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148950810_0 .net "default_val", 0 0, L_0x118041210;  1 drivers
v0x1489508c0_0 .net "stall", 0 0, L_0x1180412e8;  alias, 1 drivers
S_0x148951930 .scope module, "wb_module" "WB_MODULE" 6 219, 30 2 0, S_0x148923200;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x14894c7b0_0 .net "alu_result", 31 0, L_0x14895e700;  alias, 1 drivers
v0x148951c30_0 .net "imm", 31 0, L_0x14895e8a0;  alias, 1 drivers
v0x148951d10_0 .net "mem2reg_data", 31 0, L_0x14895e5a0;  alias, 1 drivers
v0x148951de0_0 .net "nxpc", 31 0, o0x118011dc0;  alias, 0 drivers
v0x148951e70_0 .net "pc_plus4", 31 0, L_0x14895ea40;  alias, 1 drivers
v0x148951f80_0 .net "reg_src", 1 0, L_0x14895e440;  alias, 1 drivers
v0x148952050_0 .var "reg_write_data", 31 0;
E_0x14894ee50/0 .event edge, v0x14894fcf0_0, v0x14894cf60_0, v0x14894e1a0_0, v0x14894d8a0_0;
E_0x14894ee50/1 .event edge, v0x14894eac0_0;
E_0x14894ee50 .event/or E_0x14894ee50/0, E_0x14894ee50/1;
    .scope S_0x14894ae80;
T_0 ;
    %wait E_0x14894b150;
    %load/vec4 v0x14894b5a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14894b180_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14894b3b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14894b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14894b3b0_0;
    %assign/vec4 v0x14894b3b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14894b510_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x14894b2c0_0;
    %assign/vec4 v0x14894b3b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x14894b440_0;
    %assign/vec4 v0x14894b3b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14894a900;
T_1 ;
    %wait E_0x14894ac30;
    %load/vec4 v0x14894ac70_0;
    %load/vec4 v0x14894ad60_0;
    %add;
    %store/vec4 v0x14894adf0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x148948350;
T_2 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148948b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x148948970_0;
    %assign/vec4 v0x148948a00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x148948680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x148948a90_0;
    %assign/vec4 v0x148948a00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1489487d0_0;
    %assign/vec4 v0x148948a00_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x148948c40;
T_3 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148949480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1489492d0_0;
    %assign/vec4 v0x148949360_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x148948fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1489493f0_0;
    %assign/vec4 v0x148949360_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x148949130_0;
    %assign/vec4 v0x148949360_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1489495b0;
T_4 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148949db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x148949bf0_0;
    %assign/vec4 v0x148949c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x148949930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x148949d10_0;
    %assign/vec4 v0x148949c80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x148949a50_0;
    %assign/vec4 v0x148949c80_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x148942500;
T_5 ;
    %wait E_0x148942700;
    %load/vec4 v0x148942ad0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x148942770_0, 0, 3;
    %load/vec4 v0x148942ad0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x148942bb0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1489429f0_0, 0, 32;
    %load/vec4 v0x148942bb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x148942770_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x148942770_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x148942ad0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 12;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 5;
    %load/vec4 v0x1489429f0_0;
    %store/vec4 v0x148942830_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 7;
    %load/vec4 v0x148942ad0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 5;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 12;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489428d0_0, 4, 1;
    %load/vec4 v0x148942ad0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489428d0_0, 4, 6;
    %load/vec4 v0x148942ad0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489428d0_0, 4, 1;
    %load/vec4 v0x148942ad0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489428d0_0, 4, 4;
    %load/vec4 v0x1489428d0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 12;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 20;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 20;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148942960_0, 4, 1;
    %load/vec4 v0x148942ad0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148942960_0, 4, 8;
    %load/vec4 v0x148942ad0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148942960_0, 4, 1;
    %load/vec4 v0x148942ad0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148942960_0, 4, 10;
    %load/vec4 v0x148942960_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 20;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x148942ad0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1489429f0_0, 4, 12;
    %load/vec4 v0x1489429f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x148942830_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14893fc50;
T_6 ;
    %wait E_0x148931b50;
    %load/vec4 v0x148940240_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1489407b0_0, 0, 7;
    %load/vec4 v0x148940240_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x148940180_0, 0, 3;
    %load/vec4 v0x148940240_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x148940a70_0, 0, 5;
    %load/vec4 v0x148940240_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x148940b00_0, 0, 5;
    %load/vec4 v0x148940240_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x148940910_0, 0, 5;
    %load/vec4 v0x148940180_0;
    %store/vec4 v0x148940300_0, 0, 3;
    %load/vec4 v0x1489407b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148940030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489403e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148940480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489405d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1489406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489409a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x148940840_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14893f200;
T_7 ;
    %wait E_0x148931b90;
    %load/vec4 v0x14893fb60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %load/vec4 v0x14893f860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x14893f8f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x14893f8f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %load/vec4 v0x14893f860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %load/vec4 v0x14893f8f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x14893f8f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %load/vec4 v0x14893f860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.38 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.39 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.40 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.41 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.42 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.43 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.45;
T_7.45 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14893f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14893f680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14893f750_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x148943ae0;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x148944ac0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x148944ac0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x148944ac0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x148944f70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148944ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x148944ac0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x148943ae0;
T_9 ;
    %wait E_0x148943da0;
    %load/vec4 v0x148944ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x148944e40_0;
    %load/vec4 v0x148944db0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148944f70, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x148942c70;
T_10 ;
    %wait E_0x148942ff0;
    %load/vec4 v0x1489432f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x148943600_0;
    %load/vec4 v0x1489431e0_0;
    %add;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148943800_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1489433a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x148943890_0;
    %load/vec4 v0x1489431e0_0;
    %add;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148943800_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x148943080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x148943600_0;
    %load/vec4 v0x1489431e0_0;
    %add;
    %store/vec4 v0x148943570_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148943800_0, 0, 1;
    %load/vec4 v0x148943150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x148943720_0;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x148943960_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x148943570_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x148943720_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x148943960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x148943570_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x148943720_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x148943430_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x148943570_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x148943720_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x148943430_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x148943570_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x148943720_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x148943430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x148943570_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x148943720_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x148943430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x148943570_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x148943720_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x1489434e0_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148943800_0, 0, 1;
    %load/vec4 v0x148943720_0;
    %store/vec4 v0x1489434e0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x148937bc0;
T_11 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148938390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x148938170_0;
    %assign/vec4 v0x148938240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x148937f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1489382e0_0;
    %assign/vec4 v0x148938240_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x148938050_0;
    %assign/vec4 v0x148938240_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1489384b0;
T_12 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148938c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x148938a60_0;
    %assign/vec4 v0x148938b30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x148938800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x148938bd0_0;
    %assign/vec4 v0x148938b30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x148938940_0;
    %assign/vec4 v0x148938b30_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1489344e0;
T_13 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148934cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x148934b10_0;
    %assign/vec4 v0x148934ba0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x148934830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x148934c30_0;
    %assign/vec4 v0x148934ba0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x148934970_0;
    %assign/vec4 v0x148934ba0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14893b390;
T_14 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14893bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x14893b950_0;
    %assign/vec4 v0x14893b9f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14893b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x14893baa0_0;
    %assign/vec4 v0x14893b9f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x14893b830_0;
    %assign/vec4 v0x14893b9f0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14893c560;
T_15 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14893cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x14893cb10_0;
    %assign/vec4 v0x14893cbb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x14893c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x14893cc60_0;
    %assign/vec4 v0x14893cbb0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x14893c9f0_0;
    %assign/vec4 v0x14893cbb0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x148938da0;
T_16 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148939550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x148939350_0;
    %assign/vec4 v0x1489393f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1489390f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1489394a0_0;
    %assign/vec4 v0x1489393f0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x148939230_0;
    %assign/vec4 v0x1489393f0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14893a830;
T_17 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14893b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x14893af40_0;
    %assign/vec4 v0x14893afd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x14893ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x14893b060_0;
    %assign/vec4 v0x14893afd0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x14893ae20_0;
    %assign/vec4 v0x14893afd0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14893bc70;
T_18 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14893c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x14893c220_0;
    %assign/vec4 v0x14893c2f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x14893bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x14893c390_0;
    %assign/vec4 v0x14893c2f0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x14893c100_0;
    %assign/vec4 v0x14893c2f0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x148933150;
T_19 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148933930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x148933710_0;
    %assign/vec4 v0x1489337e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1489334d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x148933880_0;
    %assign/vec4 v0x1489337e0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x1489335f0_0;
    %assign/vec4 v0x1489337e0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x148934df0;
T_20 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489355c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1489353a0_0;
    %assign/vec4 v0x148935470_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x148935140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x148935510_0;
    %assign/vec4 v0x148935470_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x148935280_0;
    %assign/vec4 v0x148935470_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x148939670;
T_21 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148939e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x148939c20_0;
    %assign/vec4 v0x148939cf0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1489399c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x148939d90_0;
    %assign/vec4 v0x148939cf0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x148939b00_0;
    %assign/vec4 v0x148939cf0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1489372d0;
T_22 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148937aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x148937880_0;
    %assign/vec4 v0x148937950_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x148937620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1489379f0_0;
    %assign/vec4 v0x148937950_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x148937760_0;
    %assign/vec4 v0x148937950_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x148939f60;
T_23 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14893a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x14893a510_0;
    %assign/vec4 v0x14893a5b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x14893a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x14893a660_0;
    %assign/vec4 v0x14893a5b0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x14893a3f0_0;
    %assign/vec4 v0x14893a5b0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x148935fd0;
T_24 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148936820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x148936670_0;
    %assign/vec4 v0x148936700_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x148936320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x148936790_0;
    %assign/vec4 v0x148936700_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x148936550_0;
    %assign/vec4 v0x148936700_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x148931f60;
T_25 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489326f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x148932520_0;
    %assign/vec4 v0x1489325b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1489322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x148932640_0;
    %assign/vec4 v0x1489325b0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x148932400_0;
    %assign/vec4 v0x1489325b0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x148933a50;
T_26 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148934360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x148934170_0;
    %assign/vec4 v0x148934240_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x148933da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1489342d0_0;
    %assign/vec4 v0x148934240_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x148927540_0;
    %assign/vec4 v0x148934240_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x148936a20;
T_27 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489371b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x148936fb0_0;
    %assign/vec4 v0x148937050_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x148936d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x148937100_0;
    %assign/vec4 v0x148937050_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x148936e90_0;
    %assign/vec4 v0x148937050_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x148932800;
T_28 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148933010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x148932e10_0;
    %assign/vec4 v0x148932ee0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x148932b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x148932f70_0;
    %assign/vec4 v0x148932ee0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x148932cf0_0;
    %assign/vec4 v0x148932ee0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1489356e0;
T_29 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148935eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x148935c90_0;
    %assign/vec4 v0x148935d60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x148935a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x148935e00_0;
    %assign/vec4 v0x148935d60_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x148935b70_0;
    %assign/vec4 v0x148935d60_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14892b900;
T_30 ;
    %wait E_0x14892bb40;
    %load/vec4 v0x14892be70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x14892bb90_0;
    %store/vec4 v0x14892bdc0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x14892bb90_0;
    %store/vec4 v0x14892bdc0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x14892bc50_0;
    %store/vec4 v0x14892bdc0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x14892bd00_0;
    %store/vec4 v0x14892bdc0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14892bfe0;
T_31 ;
    %wait E_0x14892c220;
    %load/vec4 v0x14892c540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x14892c270_0;
    %store/vec4 v0x14892c4b0_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x14892c270_0;
    %store/vec4 v0x14892c4b0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x14892c320_0;
    %store/vec4 v0x14892c4b0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x14892c3e0_0;
    %store/vec4 v0x14892c4b0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14892ae10;
T_32 ;
    %wait E_0x14892b040;
    %load/vec4 v0x14892b2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %add;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x14892b090_0;
    %ix/getv 4, v0x14892b140_0;
    %shiftl 4;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %xor;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x14892b090_0;
    %ix/getv 4, v0x14892b140_0;
    %shiftr 4;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %or;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %and;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %sub;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x14892b090_0;
    %ix/getv 4, v0x14892b140_0;
    %shiftr/s 4;
    %store/vec4 v0x14892b1f0_0, 0, 32;
    %load/vec4 v0x14892b1f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14892b460_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x14892b090_0;
    %load/vec4 v0x14892b140_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14892b390_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1489239d0;
T_33 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489241d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x148923fa0_0;
    %assign/vec4 v0x148924070_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x148923d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x148924120_0;
    %assign/vec4 v0x148924070_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x148923e80_0;
    %assign/vec4 v0x148924070_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1489267f0;
T_34 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148926f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x148926d80_0;
    %assign/vec4 v0x148926e30_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x148926b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x148926ee0_0;
    %assign/vec4 v0x148926e30_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x148926c60_0;
    %assign/vec4 v0x148926e30_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x148924300;
T_35 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148924ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1489248e0_0;
    %assign/vec4 v0x148924970_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x148924680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x148924a20_0;
    %assign/vec4 v0x148924970_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x1489247c0_0;
    %assign/vec4 v0x148924970_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x148928d70;
T_36 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489294d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1489292c0_0;
    %assign/vec4 v0x148929370_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x148929070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x148929420_0;
    %assign/vec4 v0x148929370_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x1489291a0_0;
    %assign/vec4 v0x148929370_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x148925e50;
T_37 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148926670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x148926420_0;
    %assign/vec4 v0x148926510_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1489261e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1489265c0_0;
    %assign/vec4 v0x148926510_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x148926300_0;
    %assign/vec4 v0x148926510_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1489282f0;
T_38 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148928b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1489289d0_0;
    %assign/vec4 v0x148928a60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x148928680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x148928af0_0;
    %assign/vec4 v0x148928a60_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1489288b0_0;
    %assign/vec4 v0x148928a60_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x148925570;
T_39 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148925d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x148925b20_0;
    %assign/vec4 v0x148925bd0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1489258c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x148925c80_0;
    %assign/vec4 v0x148925bd0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x148925a00_0;
    %assign/vec4 v0x148925bd0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x148924be0;
T_40 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148925430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x148925200_0;
    %assign/vec4 v0x1489252d0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x148924f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x148925380_0;
    %assign/vec4 v0x1489252d0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x1489250e0_0;
    %assign/vec4 v0x1489252d0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1489270b0;
T_41 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148927910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x148927760_0;
    %assign/vec4 v0x1489277f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x148927400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x148927880_0;
    %assign/vec4 v0x1489277f0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x148927640_0;
    %assign/vec4 v0x1489277f0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x148927a10;
T_42 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489281d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x148927fc0_0;
    %assign/vec4 v0x148928070_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x148927d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x148928120_0;
    %assign/vec4 v0x148928070_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x148927ea0_0;
    %assign/vec4 v0x148928070_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x14894bfc0;
T_43 ;
    %wait E_0x14894c1e0;
    %load/vec4 v0x14894c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14894c300_0, 0, 32;
    %load/vec4 v0x14894c240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14894c300_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x14894c430_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14894c4e0_0, 4, 8;
    %load/vec4 v0x14894c4e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14894c300_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x14894c430_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14894c4e0_0, 4, 8;
    %load/vec4 v0x14894c4e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14894c300_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x14894c430_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14894c4e0_0, 4, 16;
    %load/vec4 v0x14894c4e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14894c300_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x14894c430_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14894c4e0_0, 4, 16;
    %load/vec4 v0x14894c4e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14894c300_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x14894c430_0;
    %store/vec4 v0x14894c300_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14894f7d0;
T_44 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14894ffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x14894fd80_0;
    %assign/vec4 v0x14894fe50_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x14894fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x14894fef0_0;
    %assign/vec4 v0x14894fe50_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x14894fc60_0;
    %assign/vec4 v0x14894fe50_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x14894dc70;
T_45 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14894e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x14894e230_0;
    %assign/vec4 v0x14894e2e0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x14894dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x14894e390_0;
    %assign/vec4 v0x14894e2e0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x14894e110_0;
    %assign/vec4 v0x14894e2e0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x14894c9f0;
T_46 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14894d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x14894cff0_0;
    %assign/vec4 v0x14894d0c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x14894cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x14894d160_0;
    %assign/vec4 v0x14894d0c0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x14894ced0_0;
    %assign/vec4 v0x14894d0c0_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x14894d320;
T_47 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14894db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x14894d930_0;
    %assign/vec4 v0x14894da00_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x14894d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x14894da90_0;
    %assign/vec4 v0x14894da00_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x14894d810_0;
    %assign/vec4 v0x14894da00_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x14894e560;
T_48 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14894ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x14894eb50_0;
    %assign/vec4 v0x14894ec20_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x14894e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x14894ecc0_0;
    %assign/vec4 v0x14894ec20_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x14894e9f0_0;
    %assign/vec4 v0x14894ec20_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x14894eef0;
T_49 ;
    %wait E_0x148921db0;
    %load/vec4 v0x14894f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x14894f4a0_0;
    %assign/vec4 v0x14894f570_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x14894f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x14894f600_0;
    %assign/vec4 v0x14894f570_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x14894f380_0;
    %assign/vec4 v0x14894f570_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1489500c0;
T_50 ;
    %wait E_0x148921db0;
    %load/vec4 v0x1489508c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1489506f0_0;
    %assign/vec4 v0x148950780_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x148950410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x148950810_0;
    %assign/vec4 v0x148950780_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x148950550_0;
    %assign/vec4 v0x148950780_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x148951930;
T_51 ;
    %wait E_0x14894ee50;
    %load/vec4 v0x148951f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148952050_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x14894c7b0_0;
    %store/vec4 v0x148952050_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x148951d10_0;
    %store/vec4 v0x148952050_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x148951c30_0;
    %store/vec4 v0x148952050_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x148951e70_0;
    %store/vec4 v0x148952050_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14892efe0;
T_52 ;
    %wait E_0x14892f2d0;
    %load/vec4 v0x14892f590_0;
    %load/vec4 v0x14892f330_0;
    %and;
    %load/vec4 v0x14892f500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14892f500_0;
    %load/vec4 v0x14892f700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14892f660_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x14892f590_0;
    %load/vec4 v0x14892f470_0;
    %and;
    %load/vec4 v0x14892f500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14892f500_0;
    %load/vec4 v0x14892f700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14892f660_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14892f660_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x14892f590_0;
    %load/vec4 v0x14892f330_0;
    %and;
    %load/vec4 v0x14892f500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14892f500_0;
    %load/vec4 v0x14892f860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14892f7b0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14892f7b0_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14892e690;
T_53 ;
    %wait E_0x1489236a0;
    %load/vec4 v0x14892eaf0_0;
    %load/vec4 v0x14892e960_0;
    %load/vec4 v0x14892ec70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14892ed40_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x14892ebe0_0;
    %load/vec4 v0x14892e960_0;
    %load/vec4 v0x14892ec70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14892ea50_0;
    %load/vec4 v0x14892ec70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14892ed40_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14892ed40_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x14892eaf0_0;
    %load/vec4 v0x14892e960_0;
    %load/vec4 v0x14892edd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14892ee80_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x14892ebe0_0;
    %load/vec4 v0x14892e960_0;
    %load/vec4 v0x14892edd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14892ea50_0;
    %load/vec4 v0x14892edd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14892ee80_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14892ee80_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x148912800;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x148921f30_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x148921f30_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x148921f30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x148921fe0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148921f30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x148921f30_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x148921fe0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x148922130;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148922d40_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x148922130;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x148922b40_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x148922b40_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x148922b40_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x148922bf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148922b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x148922b40_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x148922bf0 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x148922c90_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x148922130;
T_57 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148922f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x148922fe0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x148922df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x1489228d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x148922770_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x148922bf0, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x148922df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x1489228d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x148922770_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x148922bf0, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x148922df0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x1489228d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x148922770_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x148922bf0, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x148922df0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x1489228d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x148922770_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x148922bf0, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x148922fe0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x148922ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x1489228d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x148922770_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x148922bf0, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x148922ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x1489228d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x148922770_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x148922bf0, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x148922fe0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x1489228d0_0;
    %ix/getv 3, v0x148922770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148922bf0, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x148922130;
T_58 ;
    %wait E_0x148921db0;
    %load/vec4 v0x148922a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148922b40_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x148922b40_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x148922c90_0, "%8h\012", &A<v0x148922bf0, v0x148922b40_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148922b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x148922b40_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x148912480;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x148912480 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x148912480;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148956cb0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x148912480;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x148956cb0_0;
    %inv;
    %store/vec4 v0x148956cb0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x148912480;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148956dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148956d40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148956dd0_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148956d40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148956d40_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
