#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564381352700 .scope module, "fifo_tb" "fifo_tb" 2 5;
 .timescale 0 0;
v0x564381373970_0 .net "RESET_L", 0 0, v0x564381373170_0;  1 drivers
v0x564381373a30_0 .net "clk", 0 0, v0x564381373260_0;  1 drivers
v0x564381373af0_0 .net "data_in", 5 0, v0x564381373370_0;  1 drivers
v0x564381373bc0_0 .net "data_out", 5 0, v0x564381351b10_0;  1 drivers
v0x564381373c60_0 .net "err_full", 0 0, v0x5643813724f0_0;  1 drivers
v0x564381373d50_0 .net "fifo_empty", 0 0, v0x5643813725b0_0;  1 drivers
v0x564381373e40_0 .net "fifo_full", 0 0, v0x564381372670_0;  1 drivers
v0x564381373f30_0 .net "fifo_rd", 0 0, v0x564381373780_0;  1 drivers
v0x564381374020_0 .net "fifo_wr", 0 0, v0x564381373820_0;  1 drivers
S_0x564381352ec0 .scope module, "fifo" "fifo" 2 21, 3 3 0, S_0x564381352700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /OUTPUT 1 "fifo_full"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /OUTPUT 1 "err_full"
P_0x56438132ab30 .param/l "FIFO_SIZE" 0 3 14, +C4<00000000000000000000000000001000>;
v0x564381372110_0 .net "RESET_L", 0 0, v0x564381373170_0;  alias, 1 drivers
v0x5643813721d0_0 .net "clk", 0 0, v0x564381373260_0;  alias, 1 drivers
v0x564381372270_0 .var "counter", 7 0;
v0x564381372310_0 .net "data_in", 5 0, v0x564381373370_0;  alias, 1 drivers
v0x5643813723b0_0 .net "data_out", 5 0, v0x564381351b10_0;  alias, 1 drivers
v0x564381372450_0 .var "err", 0 0;
v0x5643813724f0_0 .var "err_full", 0 0;
v0x5643813725b0_0 .var "fifo_empty", 0 0;
v0x564381372670_0 .var "fifo_full", 0 0;
v0x564381372730_0 .net "fifo_rd", 0 0, v0x564381373780_0;  alias, 1 drivers
v0x5643813727f0_0 .net "fifo_wr", 0 0, v0x564381373820_0;  alias, 1 drivers
v0x5643813728b0_0 .net "nada", 0 0, v0x56438134a510_0;  1 drivers
v0x564381372980_0 .net "ok", 0 0, v0x564381371e50_0;  1 drivers
v0x564381372a50_0 .var "rd", 0 0;
v0x564381372b20_0 .var "rd_ptr", 7 0;
v0x564381372bc0_0 .var "wr", 0 0;
v0x564381372c90_0 .var "wr_ptr", 7 0;
E_0x56438132c6d0 .event posedge, v0x564381351310_0;
E_0x56438132bf30/0 .event edge, v0x564381372270_0, v0x5643813727f0_0, v0x564381372670_0, v0x564381372730_0;
E_0x56438132bf30/1 .event edge, v0x5643813725b0_0;
E_0x56438132bf30 .event/or E_0x56438132bf30/0, E_0x56438132bf30/1;
L_0x564381374150 .part v0x564381372b20_0, 0, 3;
L_0x5643813741f0 .part v0x564381372c90_0, 0, 3;
S_0x564381353040 .scope module, "lul" "mem" 3 31, 4 2 0, S_0x564381352ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "address_read"
    .port_info 2 /INPUT 3 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x56438134d6b0 .param/l "ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x56438134d6f0 .param/l "DATA_WIDTH" 0 4 16, +C4<00000000000000000000000000000110>;
P_0x56438134d730 .param/l "RAM_DEPTH" 0 4 18, +C4<00000000000000000000000000001000>;
v0x5643813509b0_0 .net "RESET_L", 0 0, v0x564381373170_0;  alias, 1 drivers
v0x564381350cd0_0 .net "address_read", 2 0, L_0x564381374150;  1 drivers
v0x564381350ff0_0 .net "address_write", 2 0, L_0x5643813741f0;  1 drivers
v0x564381351310_0 .net "clk", 0 0, v0x564381373260_0;  alias, 1 drivers
v0x564381351740_0 .net "data", 5 0, v0x564381373370_0;  alias, 1 drivers
v0x564381351b10_0 .var "data_out", 5 0;
v0x56438134a510_0 .var "err", 0 0;
v0x564381371bf0_0 .var/i "i", 31 0;
v0x564381371cd0 .array "mem", 7 0, 5 0;
v0x564381371d90_0 .net "read", 0 0, v0x564381372a50_0;  1 drivers
v0x564381371e50_0 .var "valid_out", 0 0;
v0x564381371f10_0 .net "write", 0 0, v0x564381372bc0_0;  1 drivers
E_0x56438132c560/0 .event negedge, v0x5643813509b0_0;
E_0x56438132c560/1 .event posedge, v0x564381351310_0;
E_0x56438132c560 .event/or E_0x56438132c560/0, E_0x56438132c560/1;
S_0x564381372e50 .scope module, "prob" "fifo_t" 2 34, 5 1 0, S_0x564381352700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "RESET_L"
    .port_info 2 /OUTPUT 6 "data_in"
    .port_info 3 /OUTPUT 1 "fifo_rd"
    .port_info 4 /OUTPUT 1 "fifo_wr"
    .port_info 5 /INPUT 1 "fifo_empty"
    .port_info 6 /INPUT 1 "fifo_full"
    .port_info 7 /INPUT 6 "data_out"
    .port_info 8 /INPUT 1 "err_full"
v0x564381373170_0 .var "RESET_L", 0 0;
v0x564381373260_0 .var "clk", 0 0;
v0x564381373370_0 .var "data_in", 5 0;
v0x564381373460_0 .net "data_out", 5 0, v0x564381351b10_0;  alias, 1 drivers
v0x564381373550_0 .net "err_full", 0 0, v0x5643813724f0_0;  alias, 1 drivers
v0x564381373640_0 .net "fifo_empty", 0 0, v0x5643813725b0_0;  alias, 1 drivers
v0x5643813736e0_0 .net "fifo_full", 0 0, v0x564381372670_0;  alias, 1 drivers
v0x564381373780_0 .var "fifo_rd", 0 0;
v0x564381373820_0 .var "fifo_wr", 0 0;
    .scope S_0x564381353040;
T_0 ;
    %wait E_0x56438132c560;
    %load/vec4 v0x5643813509b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564381371bf0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x564381371bf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x564381371bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564381371cd0, 0, 4;
    %load/vec4 v0x564381371bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564381371bf0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564381351b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381371e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56438134a510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564381371f10_0;
    %load/vec4 v0x564381371d90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x564381351740_0;
    %load/vec4 v0x564381350ff0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564381371cd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381371e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56438134a510_0, 0;
T_0.4 ;
    %load/vec4 v0x564381371d90_0;
    %load/vec4 v0x564381371f10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x564381350cd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x564381371cd0, 4;
    %assign/vec4 v0x564381351b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381371e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56438134a510_0, 0;
T_0.6 ;
    %load/vec4 v0x564381371f10_0;
    %load/vec4 v0x564381371d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x564381350cd0_0;
    %load/vec4 v0x564381350ff0_0;
    %cmp/ne;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x564381350cd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x564381371cd0, 4;
    %assign/vec4 v0x564381351b10_0, 0;
    %load/vec4 v0x564381351740_0;
    %load/vec4 v0x564381350ff0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564381371cd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381371e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56438134a510_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381371e50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564381351b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56438134a510_0, 0;
T_0.11 ;
T_0.8 ;
    %load/vec4 v0x564381371f10_0;
    %inv;
    %load/vec4 v0x564381371d90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56438134a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381371e50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564381351b10_0, 0;
T_0.12 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564381352ec0;
T_1 ;
    %wait E_0x56438132c6d0;
    %load/vec4 v0x564381372110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564381372c90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564381372270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381372450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381372a50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5643813727f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5643813725b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564381372c90_0, 0;
    %load/vec4 v0x564381372270_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564381372270_0, 0;
T_1.4 ;
    %load/vec4 v0x564381372270_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x564381372270_0;
    %assign/vec4 v0x564381372270_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x564381372c90_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564381372c90_0, 0;
    %load/vec4 v0x564381372270_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564381372270_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x564381372c90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564381372c90_0, 0;
    %load/vec4 v0x564381372270_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564381372270_0, 0;
T_1.9 ;
T_1.7 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564381352ec0;
T_2 ;
    %wait E_0x56438132bf30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643813725b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564381372670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564381372bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564381372a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564381372270_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643813725b0_0, 0, 1;
T_2.0 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564381372270_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564381372670_0, 0, 1;
T_2.2 ;
    %load/vec4 v0x5643813727f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x564381372670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643813724f0_0, 0, 1;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564381372bc0_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x564381372730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5643813725b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643813724f0_0, 0, 1;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564381372a50_0, 0, 1;
T_2.8 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564381352ec0;
T_3 ;
    %wait E_0x56438132c6d0;
    %load/vec4 v0x564381372110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564381372b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564381372730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x564381372b20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564381372b20_0, 0;
    %load/vec4 v0x564381372270_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x564381372270_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x564381372b20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564381372b20_0, 0;
    %load/vec4 v0x564381372270_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x564381372270_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564381372e50;
T_4 ;
    %vpi_call 5 13 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 5 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x564381373820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564381373780_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x564381373370_0, 0;
    %assign/vec4 v0x564381373170_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373170_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373820_0, 0;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381373820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373780_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381373780_0, 0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 48, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381373820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373780_0, 0;
    %wait E_0x56438132c6d0;
    %wait E_0x56438132c6d0;
    %wait E_0x56438132c6d0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381373780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373820_0, 0;
    %pushi/vec4 50, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 39, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 48, 0, 6;
    %assign/vec4 v0x564381373370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381373820_0, 0;
    %wait E_0x56438132c6d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564381373780_0, 0;
    %pushi/vec4 9, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56438132c6d0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call 5 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x564381372e50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564381373260_0, 0;
    %end;
    .thread T_5;
    .scope S_0x564381372e50;
T_6 ;
    %delay 2, 0;
    %load/vec4 v0x564381373260_0;
    %inv;
    %assign/vec4 v0x564381373260_0, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "./fifo.v";
    "./mem.v";
    "./fifo_t.v";
