// Seed: 2967806338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = {1{id_4}} == (1);
  wor  id_5 = id_4;
  wire id_6;
  assign id_5 = 1'b0 || (id_3) + 1 - 1;
  wire id_7;
  initial id_1 = id_3;
  genvar id_8;
endmodule
macromodule module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output tri   id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output logic id_5,
    input  wor   id_6,
    input  logic id_7,
    output tri0  id_8
);
  always id_5 <= id_7;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
