5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate2.1.vcd -o generate2.1.cdd -v generate2.1.v
3 0 $root $root NA 0 0 1
3 0 main main generate2.1.v 1 19 1
1 a 0 80000 1 0 31 0 32 1 4 0 0 0 0 0 0 0
