INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/new/util.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/imports/new/CTL.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'CTL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/imports/new/CLATCH.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'CLATCH'
WARNING: [VRFC 10-3093] actual for formal port 'inputs' is neither a static name nor a globally static expression [/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/imports/new/CLATCH.vhd:47]
WARNING: [VRFC 10-3093] actual for formal port 'inputs' is neither a static name nor a globally static expression [/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/imports/new/CLATCH.vhd:49]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/imports/new/adder.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/sources_1/imports/new/and_gate.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'and_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/ctl/new/tb_ctl.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'tb_ctl'
