{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528185201561 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Controller_ASK2 EP3C25E144I7 " "Selected device EP3C25E144I7 for design \"Controller_ASK2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528185201705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528185201860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528185201860 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 21.67 MHz 10.0 MHz " "Input frequency of PLL \"pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" must be in the frequency range of 10.0 MHz to 21.67 MHz for locking" {  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Quartus II" 0 -1 1528185202053 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1528185202053 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AD7687:inst1\|HOLD_1CLK 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for AD7687:inst1\|HOLD_1CLK port" {  } { { "AD7687/AD7687.v" "" { Text "D:/git/Diplom/Controller_ASK2/AD7687/AD7687.v" 37 -1 0 } } { "" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1528185202053 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] 6 1 0 0 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4012 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1528185202053 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1528185202053 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528185202326 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C7 " "Device EP3C5E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Device EP3C5E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C7 " "Device EP3C10E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Device EP3C10E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Device EP3C16E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Device EP3C16E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C7 " "Device EP3C25E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528185203079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528185203079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 10995 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528185203124 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 10997 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528185203124 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 10999 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528185203124 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 11001 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528185203124 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 11003 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528185203124 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528185203124 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528185203137 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528185203233 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1528185207913 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1528185207913 ""}
{ "Info" "ISTA_SDC_FOUND" "Controller_ASK2.out.sdc " "Reading SDC File: 'Controller_ASK2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1528185208024 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1528185208026 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_clk_10MHz " "Node: in_clk_10MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1528185208068 "|Controller_ASK2|in_clk_10MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_ver:inst7\|Count\[0\] " "Node: pwm_ver:inst7\|Count\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1528185208068 "|Controller_ASK2|pwm_ver:inst7|Count[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1528185208240 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1528185208240 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1528185208240 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1528185208240 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1528185208323 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1528185208323 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1528185208323 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1528185208323 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1528185208324 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1528185208325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1528185208325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1528185208325 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1528185208325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7687:inst1\|HOLD_1CLK (placed in counter C1 of PLL_4) " "Automatically promoted node AD7687:inst1\|HOLD_1CLK (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209536 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 80 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:inst|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209536 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 80 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:inst|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209537 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 80 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:inst|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209537 ""}  } { { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4618 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7687:inst1\|wireCLK  " "Automatically promoted node AD7687:inst1\|wireCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209537 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK~output " "Destination node ADC_CLK~output" {  } { { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 16 488 664 32 "ADC_CLK" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 10937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209537 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528185209537 ""}  } { { "AD7687/AD7687.v" "" { Text "D:/git/Diplom/Controller_ASK2/AD7687/AD7687.v" 43 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7687:inst1|wireCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209538 ""}  } { { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4861 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_ASK2:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cpu_ASK2:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209539 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_ASK2:inst2\|cpu_ASK2_nios2_qsys_0:nios2_qsys_0\|cpu_ASK2_nios2_qsys_0_nios2_oci:the_cpu_ASK2_nios2_qsys_0_nios2_oci\|cpu_ASK2_nios2_qsys_0_nios2_oci_debug:the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node cpu_ASK2:inst2\|cpu_ASK2_nios2_qsys_0:nios2_qsys_0\|cpu_ASK2_nios2_qsys_0_nios2_oci:the_cpu_ASK2_nios2_qsys_0_nios2_oci\|cpu_ASK2_nios2_qsys_0_nios2_oci_debug:the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "d:/install/quartus_13/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_nios2_oci:the_cpu_ASK2_nios2_qsys_0_nios2_oci|cpu_ASK2_nios2_qsys_0_nios2_oci_debug:the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 7475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209539 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528185209539 ""}  } { { "db/ip/cpu_ASK2/submodules/altera_reset_synchronizer.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_ASK2:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_ASK2:inst2\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cpu_ASK2:inst2\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209540 ""}  } { { "db/ip/cpu_ASK2/submodules/altera_reset_synchronizer.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_ASK2:inst2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REST_Global:inst3\|n_RESET  " "Automatically promoted node REST_Global:inst3\|n_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7687:inst1\|state.S6 " "Destination node AD7687:inst1\|state.S6" {  } { { "AD7687/AD7687.v" "" { Text "D:/git/Diplom/Controller_ASK2/AD7687/AD7687.v" 32 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7687:inst1|state.S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7687:inst1\|state.S5 " "Destination node AD7687:inst1\|state.S5" {  } { { "AD7687/AD7687.v" "" { Text "D:/git/Diplom/Controller_ASK2/AD7687/AD7687.v" 32 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7687:inst1|state.S5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7687:inst1\|state.S3 " "Destination node AD7687:inst1\|state.S3" {  } { { "AD7687/AD7687.v" "" { Text "D:/git/Diplom/Controller_ASK2/AD7687/AD7687.v" 32 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7687:inst1|state.S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[1\] " "Destination node REST_Global:inst3\|ST_REST\[1\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[2\] " "Destination node REST_Global:inst3\|ST_REST\[2\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4036 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[3\] " "Destination node REST_Global:inst3\|ST_REST\[3\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4035 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[4\] " "Destination node REST_Global:inst3\|ST_REST\[4\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4034 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[5\] " "Destination node REST_Global:inst3\|ST_REST\[5\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4033 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[6\] " "Destination node REST_Global:inst3\|ST_REST\[6\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4032 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REST_Global:inst3\|ST_REST\[7\] " "Destination node REST_Global:inst3\|ST_REST\[7\]" {  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 35 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|ST_REST[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4031 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528185209541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1528185209541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528185209541 ""}  } { { "REST_Global.v" "" { Text "D:/git/Diplom/Controller_ASK2/REST_Global.v" 16 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REST_Global:inst3|n_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 4039 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_ASK2:inst2\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cpu_ASK2:inst2\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528185209544 ""}  } { { "db/ip/cpu_ASK2/submodules/altera_reset_controller.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_reset_controller.v" 61 -1 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_ASK2:inst2|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 5907 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528185209544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528185212108 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528185212140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528185212143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528185212181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528185212221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528185212258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528185214091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1528185214119 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1528185214119 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1528185214119 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1528185214119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528185214119 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 clk\[1\] out_clk_resolver~output " "PLL \"pll0:inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"out_clk_resolver~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "D:/git/Diplom/Controller_ASK2/db/pll0_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/install/quartus_13/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll0.vhd" "" { Text "D:/git/Diplom/Controller_ASK2/pll0.vhd" 154 0 0 } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 632 280 536 816 "inst" "" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 944 912 1089 960 "out_clk_resolver" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1528185214389 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528185214692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528185218454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528185220746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528185221004 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528185223923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528185223923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528185226235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528185232409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528185232409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528185234685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528185234695 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1528185234695 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528185234695 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528185235143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528185235239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528185236993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528185237089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528185238697 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528185241492 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 Cyclone III " "33 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_pio_res_nSOE 3.3-V LVCMOS 135 " "Pin out_pio_res_nSOE uses I/O standard 3.3-V LVCMOS at 135" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { out_pio_res_nSOE } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_pio_res_nSOE" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 288 1672 1858 304 "out_pio_res_nSOE" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_pio_res_nSOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[15\] 3.3-V LVCMOS 83 " "Pin bidir_angle\[15\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[15] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[15\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[14\] 3.3-V LVCMOS 80 " "Pin bidir_angle\[14\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[14] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[14\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[13\] 3.3-V LVCMOS 79 " "Pin bidir_angle\[13\] uses I/O standard 3.3-V LVCMOS at 79" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[13] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[13\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[12\] 3.3-V LVCMOS 77 " "Pin bidir_angle\[12\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[12] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[12\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[11\] 3.3-V LVCMOS 76 " "Pin bidir_angle\[11\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[11] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[11\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[10\] 3.3-V LVCMOS 72 " "Pin bidir_angle\[10\] uses I/O standard 3.3-V LVCMOS at 72" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[10] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[10\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[9\] 3.3-V LVCMOS 71 " "Pin bidir_angle\[9\] uses I/O standard 3.3-V LVCMOS at 71" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[9] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[9\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[8\] 3.3-V LVCMOS 69 " "Pin bidir_angle\[8\] uses I/O standard 3.3-V LVCMOS at 69" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[8] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[8\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[7\] 3.3-V LVCMOS 68 " "Pin bidir_angle\[7\] uses I/O standard 3.3-V LVCMOS at 68" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[7] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[7\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[6\] 3.3-V LVCMOS 67 " "Pin bidir_angle\[6\] uses I/O standard 3.3-V LVCMOS at 67" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[6] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[6\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[5\] 3.3-V LVCMOS 66 " "Pin bidir_angle\[5\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[5] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[5\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[4\] 3.3-V LVCMOS 65 " "Pin bidir_angle\[4\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[4] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[4\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[3\] 3.3-V LVCMOS 64 " "Pin bidir_angle\[3\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[3] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[3\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[2\] 3.3-V LVCMOS 60 " "Pin bidir_angle\[2\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[2] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[2\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[1\] 3.3-V LVCMOS 59 " "Pin bidir_angle\[1\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[1] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[1\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_angle\[0\] 3.3-V LVCMOS 58 " "Pin bidir_angle\[0\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_angle[0] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_angle\[0\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 80 1672 1851 96 "bidir_angle" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_angle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[7\] 3.3-V LVCMOS 51 " "Pin bidir_port_lcd_data\[7\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[7] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[7\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[6\] 3.3-V LVCMOS 50 " "Pin bidir_port_lcd_data\[6\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[6] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[6\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[5\] 3.3-V LVCMOS 49 " "Pin bidir_port_lcd_data\[5\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[5] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[5\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[4\] 3.3-V LVCMOS 46 " "Pin bidir_port_lcd_data\[4\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[4] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[4\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[3\] 3.3-V LVCMOS 44 " "Pin bidir_port_lcd_data\[3\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[3] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[3\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[2\] 3.3-V LVCMOS 43 " "Pin bidir_port_lcd_data\[2\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[2] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[2\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[1\] 3.3-V LVCMOS 42 " "Pin bidir_port_lcd_data\[1\] uses I/O standard 3.3-V LVCMOS at 42" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[1] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[1\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bidir_port_lcd_data\[0\] 3.3-V LVCMOS 39 " "Pin bidir_port_lcd_data\[0\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bidir_port_lcd_data[0] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bidir_port_lcd_data\[0\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 128 1664 1878 144 "bidir_port_lcd_data" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bidir_port_lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_clk_10MHz 3.3-V LVCMOS 53 " "Pin in_clk_10MHz uses I/O standard 3.3-V LVCMOS at 53" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_clk_10MHz } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_clk_10MHz" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 688 -40 128 704 "in_clk_10MHz" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_clk_10MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDO 3.3-V LVCMOS 31 " "Pin ADC_SDO uses I/O standard 3.3-V LVCMOS at 31" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ADC_SDO } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 32 -128 40 48 "ADC_SDO" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_SDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pio_keyboard\[0\] 3.3-V LVCMOS 112 " "Pin in_pio_keyboard\[0\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_pio_keyboard[0] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pio_keyboard\[0\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 536 248 448 552 "in_pio_keyboard" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_pio_keyboard[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pio_keyboard\[5\] 3.3-V LVCMOS 111 " "Pin in_pio_keyboard\[5\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_pio_keyboard[5] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pio_keyboard\[5\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 536 248 448 552 "in_pio_keyboard" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_pio_keyboard[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pio_keyboard\[4\] 3.3-V LVCMOS 119 " "Pin in_pio_keyboard\[4\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_pio_keyboard[4] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pio_keyboard\[4\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 536 248 448 552 "in_pio_keyboard" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_pio_keyboard[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pio_keyboard\[3\] 3.3-V LVCMOS 115 " "Pin in_pio_keyboard\[3\] uses I/O standard 3.3-V LVCMOS at 115" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_pio_keyboard[3] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pio_keyboard\[3\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 536 248 448 552 "in_pio_keyboard" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_pio_keyboard[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pio_keyboard\[2\] 3.3-V LVCMOS 114 " "Pin in_pio_keyboard\[2\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_pio_keyboard[2] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pio_keyboard\[2\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 536 248 448 552 "in_pio_keyboard" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_pio_keyboard[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pio_keyboard\[1\] 3.3-V LVCMOS 113 " "Pin in_pio_keyboard\[1\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { in_pio_keyboard[1] } } } { "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pio_keyboard\[1\]" } } } } { "Controller_ASK2.bdf" "" { Schematic "D:/git/Diplom/Controller_ASK2/Controller_ASK2.bdf" { { 536 248 448 552 "in_pio_keyboard" "" } } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_pio_keyboard[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/Diplom/Controller_ASK2/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1528185242890 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1528185242890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/Diplom/Controller_ASK2/output_files/Controller_ASK2.fit.smsg " "Generated suppressed messages file D:/git/Diplom/Controller_ASK2/output_files/Controller_ASK2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528185244149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1204 " "Peak virtual memory: 1204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528185246939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 10:54:06 2018 " "Processing ended: Tue Jun 05 10:54:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528185246939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528185246939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528185246939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528185246939 ""}
