#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_00000264b307dad0 .scope module, "regfile_tb" "regfile_tb" 2 3;
 .timescale -9 -12;
v00000264b300f0e0_0 .var "clk", 0 0;
v00000264b300ea00_0 .var "rd", 4 0;
v00000264b300f220_0 .net "rd1", 31 0, L_00000264b300fdd0;  1 drivers
v00000264b300f2c0_0 .net "rd2", 31 0, L_00000264b30114f0;  1 drivers
v00000264b30100f0_0 .var "rs1", 4 0;
v00000264b30104b0_0 .var "rs2", 4 0;
v00000264b3011270_0 .var "wd", 31 0;
v00000264b3010550_0 .var "we", 0 0;
S_00000264b307dc60 .scope module, "uut" "regfile" 2 10, 3 1 0, S_00000264b307dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000264b2f86dc0_0 .net *"_ivl_0", 31 0, L_00000264b3011310;  1 drivers
v00000264b307b710_0 .net *"_ivl_10", 31 0, L_00000264b30105f0;  1 drivers
v00000264b307ddf0_0 .net *"_ivl_12", 6 0, L_00000264b3010a50;  1 drivers
L_00000264b3011970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264b307de90_0 .net *"_ivl_15", 1 0, L_00000264b3011970;  1 drivers
v00000264b300f040_0 .net *"_ivl_18", 31 0, L_00000264b3010ff0;  1 drivers
L_00000264b30119b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264b300f360_0 .net *"_ivl_21", 26 0, L_00000264b30119b8;  1 drivers
L_00000264b3011a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264b300f7c0_0 .net/2u *"_ivl_22", 31 0, L_00000264b3011a00;  1 drivers
v00000264b300f540_0 .net *"_ivl_24", 0 0, L_00000264b3010690;  1 drivers
L_00000264b3011a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264b300e8c0_0 .net/2u *"_ivl_26", 31 0, L_00000264b3011a48;  1 drivers
v00000264b300f400_0 .net *"_ivl_28", 31 0, L_00000264b3010e10;  1 drivers
L_00000264b3011898 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264b300f4a0_0 .net *"_ivl_3", 26 0, L_00000264b3011898;  1 drivers
v00000264b300eaa0_0 .net *"_ivl_30", 6 0, L_00000264b3010730;  1 drivers
L_00000264b3011a90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264b300f180_0 .net *"_ivl_33", 1 0, L_00000264b3011a90;  1 drivers
L_00000264b30118e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264b300edc0_0 .net/2u *"_ivl_4", 31 0, L_00000264b30118e0;  1 drivers
v00000264b300f680_0 .net *"_ivl_6", 0 0, L_00000264b3010d70;  1 drivers
L_00000264b3011928 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264b300eb40_0 .net/2u *"_ivl_8", 31 0, L_00000264b3011928;  1 drivers
v00000264b300ebe0_0 .net "clk", 0 0, v00000264b300f0e0_0;  1 drivers
v00000264b300e960_0 .net "rd", 4 0, v00000264b300ea00_0;  1 drivers
v00000264b300ec80_0 .net "rd1", 31 0, L_00000264b300fdd0;  alias, 1 drivers
v00000264b300ee60_0 .net "rd2", 31 0, L_00000264b30114f0;  alias, 1 drivers
v00000264b300ed20 .array "regs", 31 0, 31 0;
v00000264b300ef00_0 .net "rs1", 4 0, v00000264b30100f0_0;  1 drivers
v00000264b300efa0_0 .net "rs2", 4 0, v00000264b30104b0_0;  1 drivers
v00000264b300f5e0_0 .net "wd", 31 0, v00000264b3011270_0;  1 drivers
v00000264b300f720_0 .net "we", 0 0, v00000264b3010550_0;  1 drivers
E_00000264b2fae1a0 .event posedge, v00000264b300ebe0_0;
L_00000264b3011310 .concat [ 5 27 0 0], v00000264b30100f0_0, L_00000264b3011898;
L_00000264b3010d70 .cmp/eq 32, L_00000264b3011310, L_00000264b30118e0;
L_00000264b30105f0 .array/port v00000264b300ed20, L_00000264b3010a50;
L_00000264b3010a50 .concat [ 5 2 0 0], v00000264b30100f0_0, L_00000264b3011970;
L_00000264b300fdd0 .functor MUXZ 32, L_00000264b30105f0, L_00000264b3011928, L_00000264b3010d70, C4<>;
L_00000264b3010ff0 .concat [ 5 27 0 0], v00000264b30104b0_0, L_00000264b30119b8;
L_00000264b3010690 .cmp/eq 32, L_00000264b3010ff0, L_00000264b3011a00;
L_00000264b3010e10 .array/port v00000264b300ed20, L_00000264b3010730;
L_00000264b3010730 .concat [ 5 2 0 0], v00000264b30104b0_0, L_00000264b3011a90;
L_00000264b30114f0 .functor MUXZ 32, L_00000264b3010e10, L_00000264b3011a48, L_00000264b3010690, C4<>;
    .scope S_00000264b307dc60;
T_0 ;
    %wait E_00000264b2fae1a0;
    %load/vec4 v00000264b300f720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v00000264b300e960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000264b300f5e0_0;
    %load/vec4 v00000264b300e960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264b300ed20, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000264b307dad0;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "sim/regfile.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000264b307dad0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b3010550_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b30100f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b30104b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b300ea00_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264b3011270_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000264b300ea00_0, 0, 5;
    %pushi/vec4 2863315899, 0, 32;
    %store/vec4 v00000264b3011270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264b3010550_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b3010550_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000264b30100f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b30104b0_0, 0, 5;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b300ea00_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000264b3011270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264b3010550_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b3010550_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b30100f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000264b30104b0_0, 0, 5;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264b300f0e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/regfile_tb.v";
    "src/regfile.v";
