{"vcs1":{"timestamp_begin":1726066065.179741040, "rt":1.10, "ut":0.31, "st":0.17}}
{"vcselab":{"timestamp_begin":1726066066.347913609, "rt":0.73, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1726066067.138717006, "rt":0.32, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726066064.622085431}
{"VCS_COMP_START_TIME": 1726066064.622085431}
{"VCS_COMP_END_TIME": 1726066068.629958997}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330176}}
{"stitch_vcselab": {"peak_mem": 223284}}
