

================================================================
== Vitis HLS Report for 'single_heap_sort'
================================================================
* Date:           Wed Apr 26 16:22:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.000 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |                                                       |                                            |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |                        Instance                       |                   Module                   |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94    |single_heap_sort_Pipeline_VITIS_LOOP_44_1   |        9|  25000004|  90.000 ns|  0.250 sec|        9|  25000004|       no|
        |grp_single_heap_sort_Pipeline_output_data_fu_101       |single_heap_sort_Pipeline_output_data       |  5000002|   5000002|  50.000 ms|  50.000 ms|  5000002|   5000002|       no|
        |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109  |single_heap_sort_Pipeline_VITIS_LOOP_44_11  |        ?|         ?|          ?|          ?|        ?|         ?|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+----------+-----------+-----------+---------+----------+---------+

        * Loop: 
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+
        |                       |      Latency (cycles)     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |    min   |       max      |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+
        |- heap_sort_procedure  |  27500000|  62500015000000|  11 ~ 25000006|          -|          -|  2500000|        no|
        |- VITIS_LOOP_79_1      |         ?|               ?|              ?|          -|          -|  5000000|        no|
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      691|     1065|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      243|    -|
|Register             |        -|     -|      160|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      851|     1387|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94    |single_heap_sort_Pipeline_VITIS_LOOP_44_1   |        0|   0|  323|  492|    0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109  |single_heap_sort_Pipeline_VITIS_LOOP_44_11  |        0|   0|  319|  489|    0|
    |grp_single_heap_sort_Pipeline_output_data_fu_101       |single_heap_sort_Pipeline_output_data       |        0|   0|   49|   84|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        0|   0|  691| 1065|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_179_p2               |         +|   0|  0|  31|          24|           2|
    |i_fu_138_p2                      |         +|   0|  0|  30|          23|           2|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_174_p2              |      icmp|   0|  0|  16|          24|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  79|          72|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  54|         10|    1|         10|
    |i_1_fu_60         |   9|          2|   23|         46|
    |input_r_address0  |  31|          6|   23|        138|
    |input_r_address1  |  26|          5|   23|        115|
    |input_r_ce0       |  26|          5|    1|          5|
    |input_r_ce1       |  20|          4|    1|          4|
    |input_r_d0        |  20|          4|   32|        128|
    |input_r_d1        |  14|          3|   32|         96|
    |input_r_we0       |  20|          4|    1|          4|
    |input_r_we1       |  14|          3|    1|          3|
    |j_1_fu_64         |   9|          2|   24|         48|
    +------------------+----+-----------+-----+-----------+
    |Total             | 243|         48|  162|        597|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   9|   0|    9|          0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg    |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg       |   1|   0|    1|          0|
    |i_1_fu_60                                                           |  23|   0|   23|          0|
    |icmp_ln44_reg_240                                                   |   1|   0|    1|          0|
    |input_r_addr_1_reg_229                                              |  23|   0|   23|          0|
    |j_1_fu_64                                                           |  24|   0|   24|          0|
    |temp_reg_235                                                        |  32|   0|   32|          0|
    |trunc_ln70_reg_199                                                  |  22|   0|   22|          0|
    |trunc_ln79_reg_220                                                  |  23|   0|   23|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 160|   0|  160|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|input_r_address0   |  out|   23|   ap_memory|           input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|           input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|           input_r|         array|
|input_r_d0         |  out|   32|   ap_memory|           input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|           input_r|         array|
|input_r_address1   |  out|   23|   ap_memory|           input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|           input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|           input_r|         array|
|input_r_d1         |  out|   32|   ap_memory|           input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|           input_r|         array|
|output_r_address0  |  out|   23|   ap_memory|          output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|          output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|          output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|          output_r|         array|
+-------------------+-----+-----+------------+------------------+--------------+

