

================================================================
== Vivado HLS Report for 'update_knn7'
================================================================
* Date:           Sun Sep  6 01:17:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        update_knn7_prj
* Solution:       update_knn7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.599 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      963|    51367| 4.429 us | 0.236 ms |  963|  51367|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         8|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    46801|    46801|        10|          8|          1|  5850|    yes   |
        |- TRAINING_LOOP_LANES         |      915|      915|        18|          2|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |       20|       20|         6|          3|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8
  * Pipeline-1: initiation interval (II) = 8, depth = 10
  * Pipeline-2: initiation interval (II) = 2, depth = 18
  * Pipeline-3: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 4
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 8, D = 10, States = { 11 12 13 14 15 16 17 18 19 20 }
  Pipeline-2 : II = 2, D = 18, States = { 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-3 : II = 3, D = 6, States = { 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 21 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 21 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 11 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 55 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 37 
55 --> 56 
56 --> 62 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 56 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !119"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !125"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @update_knn7_str) nounwind"   --->   Operation 73 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5451]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5452]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%index_load = load i1* @index, align 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5468]   --->   Operation 76 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %index_load, label %._crit_edge1606, label %.preheader1603.preheader" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5468]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader1603" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471]   --->   Operation 78 'br' <Predicate = (!index_load)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader1603.preheader ]"   --->   Operation 79 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.66ns)   --->   "%icmp_ln5471 = icmp eq i9 %i_0, -62" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471]   --->   Operation 80 'icmp' 'icmp_ln5471' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471]   --->   Operation 82 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5471, label %.preheader1602.preheader, label %STORE_LOCAL" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5474]   --->   Operation 84 'read' 'tmp_V' <Predicate = (!icmp_ln5471)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5475]   --->   Operation 85 'read' 'tmp_V_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5476]   --->   Operation 86 'read' 'tmp_V_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5477]   --->   Operation 87 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5478]   --->   Operation 88 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5479]   --->   Operation 89 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5480]   --->   Operation 90 'read' 'tmp_V_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5472]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5472]   --->   Operation 92 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5473]   --->   Operation 93 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln5474 = zext i9 %i_0 to i64" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5474]   --->   Operation 94 'zext' 'zext_ln5474' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln5474" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5474]   --->   Operation 95 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5481]   --->   Operation 96 'read' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_1, i32 %tmp_V_2, i32 %tmp_V_3, i32 %tmp_V_4, i32 %tmp_V_5, i32 %tmp_V_6, i32 %tmp_V_7)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5481]   --->   Operation 97 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_addr, align 32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5481]   --->   Operation 98 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5482]   --->   Operation 99 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader1603" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 101 [1/1] (1.76ns)   --->   "br label %.preheader1602" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 3.07>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %TRANSFER_LOOP ], [ 0, %.preheader1602.preheader ]"   --->   Operation 102 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (2.09ns)   --->   "%icmp_ln5485 = icmp eq i13 %i1_0, -2342" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485]   --->   Operation 103 'icmp' 'icmp_ln5485' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5850, i64 5850, i64 5850)"   --->   Operation 104 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i1_0, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485]   --->   Operation 105 'add' 'i_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5485, label %0, label %TRANSFER_LOOP" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5488]   --->   Operation 107 'read' 'tmp_V_8' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5489]   --->   Operation 108 'read' 'tmp_V_9' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_8)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5496]   --->   Operation 109 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5490]   --->   Operation 110 'read' 'tmp_V_10' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_13 : Operation 111 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_8)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5496]   --->   Operation 111 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_13 : Operation 112 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_9)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5497]   --->   Operation 112 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_11 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5491]   --->   Operation 113 'read' 'tmp_V_11' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_14 : Operation 114 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_9)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5497]   --->   Operation 114 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_14 : Operation 115 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_10)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5498]   --->   Operation 115 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5492]   --->   Operation 116 'read' 'tmp_V_12' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_15 : Operation 117 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_10)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5498]   --->   Operation 117 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_15 : Operation 118 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_11)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5499]   --->   Operation 118 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5493]   --->   Operation 119 'read' 'tmp_V_13' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_16 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_11)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5499]   --->   Operation 120 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_16 : Operation 121 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_12)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5500]   --->   Operation 121 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5494]   --->   Operation 122 'read' 'tmp_V_14' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_17 : Operation 123 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_12)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5500]   --->   Operation 123 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_17 : Operation 124 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_13)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5501]   --->   Operation 124 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_V_15 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5495]   --->   Operation 125 'read' 'tmp_V_15' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_18 : Operation 126 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_13)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5501]   --->   Operation 126 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_18 : Operation 127 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_14)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5502]   --->   Operation 127 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 128 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_14)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5502]   --->   Operation 128 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_19 : Operation 129 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_15)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503]   --->   Operation 129 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str146) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5486]   --->   Operation 130 'specloopname' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str146)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5486]   --->   Operation 131 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5487]   --->   Operation 132 'specpipeline' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_20 : Operation 133 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_15)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503]   --->   Operation 133 'write' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str146, i32 %tmp_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5504]   --->   Operation 134 'specregionend' 'empty_8' <Predicate = (!icmp_ln5485)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader1602" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485]   --->   Operation 135 'br' <Predicate = (!icmp_ln5485)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.76>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "store i1 true, i1* @index, align 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5506]   --->   Operation 136 'store' <Predicate = (!index_load)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge1606" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5507]   --->   Operation 137 'br' <Predicate = (!index_load)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_16 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5510]   --->   Operation 138 'read' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_16)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5518]   --->   Operation 139 'write' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_0, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552]   --->   Operation 140 'store' <Predicate = true> <Delay = 1.76>
ST_21 : Operation 141 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_1, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552]   --->   Operation 141 'store' <Predicate = true> <Delay = 1.76>
ST_21 : Operation 142 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_2, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.76>
ST_21 : Operation 143 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_3, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552]   --->   Operation 143 'store' <Predicate = true> <Delay = 1.76>
ST_21 : Operation 144 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552]   --->   Operation 144 'store' <Predicate = true> <Delay = 1.76>
ST_21 : Operation 145 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_5, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552]   --->   Operation 145 'store' <Predicate = true> <Delay = 1.76>

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_V_17 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5511]   --->   Operation 146 'read' 'tmp_V_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_17 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5517]   --->   Operation 147 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_16)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5518]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_17)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5519]   --->   Operation 149 'write' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_V_18 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5512]   --->   Operation 150 'read' 'tmp_V_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_17)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5519]   --->   Operation 151 'write' <Predicate = true> <Delay = 0.00>

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_V_19 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5513]   --->   Operation 152 'read' 'tmp_V_19' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_V_20 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5514]   --->   Operation 153 'read' 'tmp_V_20' <Predicate = true> <Delay = 0.00>

State 26 <SV = 9> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_V_21 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5515]   --->   Operation 154 'read' 'tmp_V_21' <Predicate = true> <Delay = 0.00>

State 27 <SV = 10> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_V_22 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5516]   --->   Operation 155 'read' 'tmp_V_22' <Predicate = true> <Delay = 0.00>

State 28 <SV = 11> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_V_23 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5517]   --->   Operation 156 'read' 'tmp_V_23' <Predicate = true> <Delay = 0.00>

State 29 <SV = 12> <Delay = 0.00>
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_V_56_0 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5531]   --->   Operation 157 'read' 'tmp_V_56_0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 13> <Delay = 0.00>
ST_30 : Operation 158 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_18)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5520]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_V_36 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5532]   --->   Operation 159 'read' 'tmp_V_36' <Predicate = true> <Delay = 0.00>

State 31 <SV = 14> <Delay = 0.00>
ST_31 : Operation 160 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_18)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5520]   --->   Operation 160 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_19)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5521]   --->   Operation 161 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_V_37 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5533]   --->   Operation 162 'read' 'tmp_V_37' <Predicate = true> <Delay = 0.00>

State 32 <SV = 15> <Delay = 0.00>
ST_32 : Operation 163 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_19)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5521]   --->   Operation 163 'write' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 164 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_20)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5522]   --->   Operation 164 'write' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_V_38 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5534]   --->   Operation 165 'read' 'tmp_V_38' <Predicate = true> <Delay = 0.00>

State 33 <SV = 16> <Delay = 0.00>
ST_33 : Operation 166 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_20)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5522]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 167 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_21)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5523]   --->   Operation 167 'write' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_V_60_0 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5535]   --->   Operation 168 'read' 'tmp_V_60_0' <Predicate = true> <Delay = 0.00>

State 34 <SV = 17> <Delay = 0.00>
ST_34 : Operation 169 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_21)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5523]   --->   Operation 169 'write' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_22)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5524]   --->   Operation 170 'write' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_V_39 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5536]   --->   Operation 171 'read' 'tmp_V_39' <Predicate = true> <Delay = 0.00>

State 35 <SV = 18> <Delay = 0.00>
ST_35 : Operation 172 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_22)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5524]   --->   Operation 172 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 173 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_23)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5525]   --->   Operation 173 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_V_40 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5537]   --->   Operation 174 'read' 'tmp_V_40' <Predicate = true> <Delay = 0.00>

State 36 <SV = 19> <Delay = 1.76>
ST_36 : Operation 175 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_23)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5525]   --->   Operation 175 'write' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_V_41 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5538]   --->   Operation 176 'read' 'tmp_V_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 177 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_18, i32 %tmp_V_19, i32 %tmp_V_20, i32 %tmp_V_21, i32 %tmp_V_22, i32 %tmp_V_23)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 177 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 178 [1/1] (1.76ns)   --->   "br label %1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5555]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 20> <Delay = 2.79>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%knn_set_4_load_1 = phi i9 [ -256, %._crit_edge1606 ], [ %knn_set_4_load_130, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 179 'phi' 'knn_set_4_load_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%knn_set_3_load_1 = phi i9 [ -256, %._crit_edge1606 ], [ %knn_set_3_load_127, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 180 'phi' 'knn_set_3_load_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%knn_set_2_load_1 = phi i9 [ -256, %._crit_edge1606 ], [ %knn_set_2_load_124, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 181 'phi' 'knn_set_2_load_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%knn_set_1_load_1 = phi i9 [ -256, %._crit_edge1606 ], [ %knn_set_1_load_121, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 182 'phi' 'knn_set_1_load_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%knn_set_0_load_1 = phi i9 [ -256, %._crit_edge1606 ], [ %knn_set_0_load_118, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 183 'phi' 'knn_set_0_load_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%knn_set_5_load_1 = phi i9 [ -256, %._crit_edge1606 ], [ %knn_set_5_load_115, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 184 'phi' 'knn_set_5_load_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge1606 ], [ %add_ln5555, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5555]   --->   Operation 185 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge1606 ], [ %select_ln5561_1, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 186 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %._crit_edge1606 ], [ %i_2, %LANES_end ]"   --->   Operation 187 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln5561 = zext i2 %j_0 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 188 'zext' 'zext_ln5561' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln5561 = trunc i2 %j_0 to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 189 'trunc' 'trunc_ln5561' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln5561, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 190 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (1.65ns)   --->   "%sub_ln5561 = sub i3 %shl_ln, %zext_ln5561" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 191 'sub' 'sub_ln5561' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 192 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln5561" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 192 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [1/1] (1.66ns)   --->   "%icmp_ln5555 = icmp eq i9 %indvar_flatten, -62" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5555]   --->   Operation 193 'icmp' 'icmp_ln5555' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln5555 = add i9 1, %indvar_flatten" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5555]   --->   Operation 194 'add' 'add_ln5555' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5555, label %.preheader93.preheader.preheader, label %LANES_begin" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5555]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (1.55ns)   --->   "%icmp_ln5557 = icmp eq i8 %i4_0, -31" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5557]   --->   Operation 196 'icmp' 'icmp_ln5557' <Predicate = (!icmp_ln5555)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 197 [1/1] (1.24ns)   --->   "%select_ln5561 = select i1 %icmp_ln5557, i8 0, i8 %i4_0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 197 'select' 'select_ln5561' <Predicate = (!icmp_ln5555)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 198 [1/1] (1.56ns)   --->   "%add_ln5555_1 = add i2 1, %j_0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5555]   --->   Operation 198 'add' 'add_ln5555_1' <Predicate = (!icmp_ln5555)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 199 [1/1] (0.99ns)   --->   "%select_ln5561_1 = select i1 %icmp_ln5557, i2 %add_ln5555_1, i2 %j_0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 199 'select' 'select_ln5561_1' <Predicate = (!icmp_ln5555)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln5561_1 = trunc i2 %add_ln5555_1 to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 200 'trunc' 'trunc_ln5561_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>

State 38 <SV = 21> <Delay = 3.34>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln5561_1 = zext i2 %add_ln5555_1 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 201 'zext' 'zext_ln5561_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln5561_2 = zext i2 %select_ln5561_1 to i15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 202 'zext' 'zext_ln5561_2' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_38 : Operation 203 [2/2] (3.34ns)   --->   "%mul_ln5561 = mul i15 -14768, %zext_ln5561_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 203 'mul' 'mul_ln5561' <Predicate = (!icmp_ln5555)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln5561_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln5561_1, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 204 'bitconcatenate' 'shl_ln5561_mid1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (1.65ns)   --->   "%sub_ln5561_1 = sub i3 %shl_ln5561_mid1, %zext_ln5561_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 205 'sub' 'sub_ln5561_1' <Predicate = (!icmp_ln5555 & icmp_ln5557)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 206 [1/1] (0.98ns)   --->   "%select_ln5561_2 = select i1 %icmp_ln5557, i3 %sub_ln5561_1, i3 %sub_ln5561" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 206 'select' 'select_ln5561_2' <Predicate = (!icmp_ln5555)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 207 [1/1] (1.13ns)   --->   "%icmp_ln4141_3 = icmp eq i3 %shl_ln5561_mid1, %zext_ln5561_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 207 'icmp' 'icmp_ln4141_3' <Predicate = (!icmp_ln5555 & icmp_ln5557)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 208 [1/1] (0.99ns)   --->   "%select_ln5561_3 = select i1 %icmp_ln5557, i1 %icmp_ln4141_3, i1 %icmp_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 208 'select' 'select_ln5561_3' <Predicate = (!icmp_ln5555)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 209 [1/1] (1.91ns)   --->   "%i_2 = add i8 %select_ln5561, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5557]   --->   Operation 209 'add' 'i_2' <Predicate = (!icmp_ln5555)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 22> <Delay = 3.34>
ST_39 : Operation 210 [1/2] (3.34ns)   --->   "%mul_ln5561 = mul i15 -14768, %zext_ln5561_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 210 'mul' 'mul_ln5561' <Predicate = (!icmp_ln5555)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 23> <Delay = 3.89>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln5561_3 = zext i15 %mul_ln5561 to i32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 211 'zext' 'zext_ln5561_3' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_40 : Operation 212 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln5561_1 = mul i32 52429, %zext_ln5561_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 212 'mul' 'mul_ln5561_1' <Predicate = (!icmp_ln5555)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 24> <Delay = 3.89>
ST_41 : Operation 213 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln5561_1 = mul i32 52429, %zext_ln5561_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 213 'mul' 'mul_ln5561_1' <Predicate = (!icmp_ln5555)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 25> <Delay = 0.00>
ST_42 : Operation 214 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln5561_1 = mul i32 52429, %zext_ln5561_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 214 'mul' 'mul_ln5561_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 26> <Delay = 1.82>
ST_43 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln5561_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln5561_1, i32 22, i32 30)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 215 'partselect' 'trunc_ln5561_mid2' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln5557 = zext i8 %select_ln5561 to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5557]   --->   Operation 216 'zext' 'zext_ln5557' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_43 : Operation 217 [1/1] (1.82ns)   --->   "%add_ln5560 = add i9 %zext_ln5557, %trunc_ln5561_mid2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560]   --->   Operation 217 'add' 'add_ln5560' <Predicate = (!icmp_ln5555)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 27> <Delay = 3.25>
ST_44 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln5560 = zext i9 %add_ln5560 to i64" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560]   --->   Operation 218 'zext' 'zext_ln5560' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln5560" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560]   --->   Operation 219 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_44 : Operation 220 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560]   --->   Operation 220 'load' 'training_instance_V' <Predicate = (!icmp_ln5555)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 45 <SV = 28> <Delay = 3.25>
ST_45 : Operation 221 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560]   --->   Operation 221 'load' 'training_instance_V' <Predicate = (!icmp_ln5555)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 222 'trunc' 'rhs_V' <Predicate = (!icmp_ln5555)> <Delay = 0.00>

State 46 <SV = 29> <Delay = 3.10>
ST_46 : Operation 223 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4128->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 223 'xor' 'ret_V' <Predicate = (!icmp_ln5555)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 224 [7/7] (2.07ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 224 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 30> <Delay = 3.38>
ST_47 : Operation 225 [6/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 225 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 31> <Delay = 3.38>
ST_48 : Operation 226 [5/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 226 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 32> <Delay = 3.38>
ST_49 : Operation 227 [4/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 227 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 33> <Delay = 3.38>
ST_50 : Operation 228 [3/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 228 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 34> <Delay = 3.38>
ST_51 : Operation 229 [2/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 229 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 230 [1/1] (0.00ns)   --->   "%knn_set_0_load = load i11* @knn_set_0, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 230 'load' 'knn_set_0_load' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_0_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 231 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 232 [1/1] (0.00ns)   --->   "%knn_set_3_load = load i11* @knn_set_3, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 232 'load' 'knn_set_3_load' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln4141_1 = trunc i11 %knn_set_3_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 233 'trunc' 'trunc_ln4141_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 234 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln5561_3, i9 %trunc_ln4141, i9 %trunc_ln4141_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 234 'select' 'select_ln4141' <Predicate = (!icmp_ln5555)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 235 [1/1] (0.00ns)   --->   "%knn_set_1_load = load i11* @knn_set_1, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 235 'load' 'knn_set_1_load' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln4141_2 = trunc i11 %knn_set_1_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 236 'trunc' 'trunc_ln4141_2' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 237 [1/1] (0.00ns)   --->   "%knn_set_4_load = load i11* @knn_set_4, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 237 'load' 'knn_set_4_load' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln4141_3 = trunc i11 %knn_set_4_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 238 'trunc' 'trunc_ln4141_3' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_51 : Operation 239 [1/1] (0.96ns)   --->   "%select_ln4141_1 = select i1 %select_ln5561_3, i9 %trunc_ln4141_2, i9 %trunc_ln4141_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 239 'select' 'select_ln4141_1' <Predicate = (!icmp_ln5555)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 240 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_1, %select_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 240 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln5555)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 35> <Delay = 2.62>
ST_52 : Operation 241 [1/7] (1.87ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 241 'call' 'dist' <Predicate = (!icmp_ln5555)> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 242 [1/1] (0.96ns)   --->   "%select_ln4141_2 = select i1 %icmp_ln4141_1, i9 %select_ln4141_1, i9 %select_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 242 'select' 'select_ln4141_2' <Predicate = (!icmp_ln5555)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 243 [1/1] (0.00ns)   --->   "%knn_set_2_load = load i11* @knn_set_2, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 243 'load' 'knn_set_2_load' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_52 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln4141_4 = trunc i11 %knn_set_2_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 244 'trunc' 'trunc_ln4141_4' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_52 : Operation 245 [1/1] (0.00ns)   --->   "%knn_set_5_load = load i11* @knn_set_5, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 245 'load' 'knn_set_5_load' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_52 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln4141_5 = trunc i11 %knn_set_5_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 246 'trunc' 'trunc_ln4141_5' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_52 : Operation 247 [1/1] (0.96ns)   --->   "%select_ln4141_3 = select i1 %select_ln5561_3, i9 %trunc_ln4141_4, i9 %trunc_ln4141_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 247 'select' 'select_ln4141_3' <Predicate = (!icmp_ln5555)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 248 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_3, %select_ln4141_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 248 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln5555)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 36> <Delay = 4.59>
ST_53 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 249 'specloopname' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 250 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 250 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5558]   --->   Operation 251 'specloopname' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5558]   --->   Operation 252 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5559]   --->   Operation 253 'specpipeline' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%dist_1 = zext i8 %dist to i32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 254 'zext' 'dist_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln4132_1 = zext i8 %dist to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 255 'zext' 'zext_ln4132_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_5 = select i1 %icmp_ln4141_2, i9 %select_ln4141_3, i9 %select_ln4141_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 256 'select' 'select_ln4141_5' <Predicate = (!icmp_ln5555)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i9 %select_ln4141_5 to i32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 257 'zext' 'zext_ln4141' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%select_ln4141_4 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 258 'select' 'select_ln4141_4' <Predicate = (!icmp_ln5555)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 259 'or' 'or_ln4141' <Predicate = (!icmp_ln5555)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_6 = select i1 %or_ln4141, i2 %select_ln4141_4, i2 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 260 'select' 'select_ln4141_6' <Predicate = (!icmp_ln5555)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln4141_1 = zext i2 %select_ln4141_6 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 261 'zext' 'zext_ln4141_1' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_53 : Operation 262 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i32 %dist_1, %zext_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 262 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln5555)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 263 [1/1] (1.76ns)   --->   "br i1 %icmp_ln4149, label %2, label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 263 'br' <Predicate = (!icmp_ln5555)> <Delay = 1.76>
ST_53 : Operation 264 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln5561_2, %zext_ln4141_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 264 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln4150_5 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 265 'zext' 'zext_ln4150_5' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_53 : Operation 266 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_5, i11* @knn_set_4, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 266 'store' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_53 : Operation 267 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 267 'br' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_53 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln4150_4 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 268 'zext' 'zext_ln4150_4' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_53 : Operation 269 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_4, i11* @knn_set_3, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 269 'store' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_53 : Operation 270 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 270 'br' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_53 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln4150_3 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 271 'zext' 'zext_ln4150_3' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_53 : Operation 272 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_3, i11* @knn_set_2, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 272 'store' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_53 : Operation 273 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 273 'br' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_53 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln4150_2 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 274 'zext' 'zext_ln4150_2' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_53 : Operation 275 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_2, i11* @knn_set_1, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 275 'store' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_53 : Operation 276 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 276 'br' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_53 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln4150_1 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 277 'zext' 'zext_ln4150_1' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_53 : Operation 278 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_1, i11* @knn_set_0, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 278 'store' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_53 : Operation 279 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 279 'br' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 280 'zext' 'zext_ln4150' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set_5, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 281 'store' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_53 : Operation 282 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 282 'br' <Predicate = (!icmp_ln5555 & icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>

State 54 <SV = 37> <Delay = 1.30>
ST_54 : Operation 283 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 283 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_54 : Operation 284 [1/1] (0.00ns)   --->   "%knn_set_4_load_130 = phi i9 [ %trunc_ln4141_3, %LANES_begin ], [ %trunc_ln4141_3, %branch17 ], [ %zext_ln4132_1, %branch16 ], [ %trunc_ln4141_3, %branch15 ], [ %trunc_ln4141_3, %branch14 ], [ %trunc_ln4141_3, %branch13 ], [ %trunc_ln4141_3, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 284 'phi' 'knn_set_4_load_130' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 285 [1/1] (0.00ns)   --->   "%knn_set_3_load_127 = phi i9 [ %trunc_ln4141_1, %LANES_begin ], [ %trunc_ln4141_1, %branch17 ], [ %trunc_ln4141_1, %branch16 ], [ %zext_ln4132_1, %branch15 ], [ %trunc_ln4141_1, %branch14 ], [ %trunc_ln4141_1, %branch13 ], [ %trunc_ln4141_1, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 285 'phi' 'knn_set_3_load_127' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 286 [1/1] (0.00ns)   --->   "%knn_set_2_load_124 = phi i9 [ %trunc_ln4141_4, %LANES_begin ], [ %trunc_ln4141_4, %branch17 ], [ %trunc_ln4141_4, %branch16 ], [ %trunc_ln4141_4, %branch15 ], [ %zext_ln4132_1, %branch14 ], [ %trunc_ln4141_4, %branch13 ], [ %trunc_ln4141_4, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 286 'phi' 'knn_set_2_load_124' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 287 [1/1] (0.00ns)   --->   "%knn_set_1_load_121 = phi i9 [ %trunc_ln4141_2, %LANES_begin ], [ %trunc_ln4141_2, %branch17 ], [ %trunc_ln4141_2, %branch16 ], [ %trunc_ln4141_2, %branch15 ], [ %trunc_ln4141_2, %branch14 ], [ %zext_ln4132_1, %branch13 ], [ %trunc_ln4141_2, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 287 'phi' 'knn_set_1_load_121' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 288 [1/1] (0.00ns)   --->   "%knn_set_0_load_118 = phi i9 [ %trunc_ln4141, %LANES_begin ], [ %trunc_ln4141, %branch17 ], [ %trunc_ln4141, %branch16 ], [ %trunc_ln4141, %branch15 ], [ %trunc_ln4141, %branch14 ], [ %trunc_ln4141, %branch13 ], [ %zext_ln4132_1, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 288 'phi' 'knn_set_0_load_118' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 289 [1/1] (0.00ns)   --->   "%knn_set_5_load_115 = phi i9 [ %trunc_ln4141_5, %LANES_begin ], [ %zext_ln4132_1, %branch17 ], [ %trunc_ln4141_5, %branch16 ], [ %trunc_ln4141_5, %branch15 ], [ %trunc_ln4141_5, %branch14 ], [ %trunc_ln4141_5, %branch13 ], [ %trunc_ln4141_5, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561]   --->   Operation 289 'phi' 'knn_set_5_load_115' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_4)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5562]   --->   Operation 290 'specregionend' 'empty_9' <Predicate = (!icmp_ln5555)> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 291 'br' <Predicate = (!icmp_ln5555)> <Delay = 0.00>

State 55 <SV = 21> <Delay = 1.76>
ST_55 : Operation 292 [1/1] (1.76ns)   --->   "br label %.preheader93.preheader" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 292 'br' <Predicate = true> <Delay = 1.76>

State 56 <SV = 22> <Delay = 3.21>
ST_56 : Operation 293 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader93.preheader.preheader ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 293 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 294 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader93.preheader.preheader ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 294 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_V_33 = phi i32 [ %select_ln4474, %INSERTION_SORT_OUTER ], [ %tmp_V_39, %.preheader93.preheader.preheader ]"   --->   Operation 295 'phi' 'tmp_V_33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 296 [1/1] (0.00ns)   --->   "%label_list_2_1 = phi i32 [ %select_ln4474_2, %INSERTION_SORT_OUTER ], [ %tmp_V_40, %.preheader93.preheader.preheader ]"   --->   Operation 296 'phi' 'label_list_2_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 297 [1/1] (0.00ns)   --->   "%label_list_1_1 = phi i32 [ %select_ln4479_4, %INSERTION_SORT_OUTER ], [ %tmp_V_41, %.preheader93.preheader.preheader ]"   --->   Operation 297 'phi' 'label_list_1_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_V_30 = phi i32 [ %min_distance_list_2_4, %INSERTION_SORT_OUTER ], [ %tmp_V_36, %.preheader93.preheader.preheader ]"   --->   Operation 298 'phi' 'tmp_V_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 299 [1/1] (0.00ns)   --->   "%min_distance_list_2_1 = phi i32 [ %select_ln4474_3, %INSERTION_SORT_OUTER ], [ %tmp_V_37, %.preheader93.preheader.preheader ]"   --->   Operation 299 'phi' 'min_distance_list_2_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 300 [1/1] (0.00ns)   --->   "%min_distance_list_1_1 = phi i32 [ %select_ln4479_5, %INSERTION_SORT_OUTER ], [ %tmp_V_38, %.preheader93.preheader.preheader ]"   --->   Operation 300 'phi' 'min_distance_list_1_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 301 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader93.preheader.preheader ]"   --->   Operation 301 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 302 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 303 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 304 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 305 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln1, %zext_ln4463" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 305 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 306 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 306 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 307 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 307 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %knn_vote_small.exit.0, label %INSERTION_SORT_OUTER" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 309 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4456->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 309 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 310 [1/1] (0.99ns)   --->   "%select_ln4463_3 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 310 'select' 'select_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 311 [1/1] (1.56ns)   --->   "%add_ln4454_1 = add i2 1, %i_0_i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 311 'add' 'add_ln4454_1' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln4463_4 = zext i2 %add_ln4454_1 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 312 'zext' 'zext_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_56 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln4463_1 = trunc i2 %add_ln4454_1 to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 313 'trunc' 'trunc_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_56 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_1, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 314 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_56 : Operation 315 [1/1] (1.65ns)   --->   "%sub_ln4463_1 = sub i3 %shl_ln4463_mid1, %zext_ln4463_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 315 'sub' 'sub_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 23> <Delay = 2.78>
ST_57 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_4 = select i1 %icmp_ln4456, i3 %sub_ln4463_1, i3 %sub_ln4463" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 316 'select' 'select_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_1 = zext i2 %select_ln4463_3 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 317 'zext' 'zext_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_57 : Operation 318 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_4, %zext_ln4463_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 318 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 319 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %add_ln4463, 0" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 319 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 320 [1/1] (1.13ns)   --->   "%icmp_ln13_1 = icmp eq i3 %add_ln4463, 1" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 320 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 24> <Delay = 3.06>
ST_58 : Operation 321 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_1, i2 %i_0_i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 321 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%select_ln13 = select i1 %icmp_ln13, i9 %knn_set_0_load_1, i9 %knn_set_5_load_1" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 322 'select' 'select_ln13' <Predicate = (!icmp_ln4454 & !icmp_ln13_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 323 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln13_1 = select i1 %icmp_ln13_1, i9 %knn_set_1_load_1, i9 %select_ln13" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 323 'select' 'select_ln13_1' <Predicate = (!icmp_ln4454)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 324 [1/1] (1.13ns)   --->   "%icmp_ln13_2 = icmp eq i3 %add_ln4463, 2" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 324 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln13_2 = select i1 %icmp_ln13_2, i9 %knn_set_2_load_1, i9 %select_ln13_1" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 325 'select' 'select_ln13_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 326 [1/1] (1.13ns)   --->   "%icmp_ln13_3 = icmp eq i3 %add_ln4463, 3" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 326 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 327 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %icmp_ln13_3, i9 %knn_set_3_load_1, i9 %select_ln13_2" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 327 'select' 'select_ln13_3' <Predicate = (!icmp_ln4454)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 328 [1/1] (1.13ns)   --->   "%icmp_ln13_4 = icmp eq i3 %add_ln4463, -4" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 328 'icmp' 'icmp_ln13_4' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 329 [1/1] (0.96ns) (out node of the LUT)   --->   "%min_distance_list_0 = select i1 %icmp_ln13_4, i9 %knn_set_4_load_1, i9 %select_ln13_3" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 329 'select' 'min_distance_list_0' <Predicate = (!icmp_ln4454)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 330 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4456->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 330 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 25> <Delay = 2.47>
ST_59 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i9 %min_distance_list_0 to i32" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 331 'zext' 'zext_ln13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_59 : Operation 332 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %zext_ln13, %min_distance_list_1_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 332 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %zext_ln13, %min_distance_list_2_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 333 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 2.49>
ST_60 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 334 'select' 'select_ln4463' <Predicate = (!icmp_ln4454 & !icmp_ln4463_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 335 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454 & icmp_ln4463_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%zext_ln4463_2 = zext i1 %not_icmp_ln4463 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 336 'zext' 'zext_ln4463_2' <Predicate = (!icmp_ln4454 & icmp_ln4463_1)> <Delay = 0.00>
ST_60 : Operation 337 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_1 = select i1 %icmp_ln4463_1, i6 %zext_ln4463_2, i6 %select_ln4463" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 337 'select' 'select_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 338 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %zext_ln13, %tmp_V_30" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 338 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_1, i32 2, i32 5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 339 'partselect' 'tmp_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_60 : Operation 340 [1/1] (1.30ns)   --->   "%icmp_ln4463_3 = icmp ne i4 %tmp_2, 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 340 'icmp' 'icmp_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 27> <Delay = 3.31>
ST_61 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 341 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 342 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 342 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4457->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 343 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4457->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 344 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4458->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 345 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%trunc_ln4463_2 = trunc i6 %select_ln4463_1 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 346 'trunc' 'trunc_ln4463_2' <Predicate = (!icmp_ln4454 & !icmp_ln4463_3 & icmp_ln4463_2)> <Delay = 0.00>
ST_61 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_3, i2 -2, i2 %trunc_ln4463_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 347 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454 & icmp_ln4463_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%zext_ln4463_3 = zext i2 %phitmp_i_2 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 348 'zext' 'zext_ln4463_3' <Predicate = (!icmp_ln4454 & icmp_ln4463_2)> <Delay = 0.00>
ST_61 : Operation 349 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_2 = select i1 %icmp_ln4463_2, i6 %zext_ln4463_3, i6 %select_ln4463_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 349 'select' 'select_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_2, i32 1, i32 5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 350 'partselect' 'tmp_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 351 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_3, 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 351 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 352 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_2, 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 352 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474)   --->   "%select_ln4479 = select i1 %icmp_ln4479, i32 3, i32 %tmp_V_33" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 353 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_4)   --->   "%min_distance_list_2_3 = select i1 %icmp_ln4479, i32 %zext_ln13, i32 %tmp_V_30" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 354 'select' 'min_distance_list_2_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 355 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2_1, i32 %select_ln4479" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 355 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 356 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_2_4 = select i1 %icmp_ln4474, i32 %min_distance_list_2_1, i32 %min_distance_list_2_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 356 'select' 'min_distance_list_2_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 357 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_2, 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 357 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 358 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_2, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 358 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_2)   --->   "%label_list_2_2 = select i1 %icmp_ln4479_1, i32 3, i32 %label_list_2_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 359 'select' 'label_list_2_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_3)   --->   "%min_distance_list_2_5 = select i1 %icmp_ln4479_1, i32 %zext_ln13, i32 %min_distance_list_2_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 360 'select' 'min_distance_list_2_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 361 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_2 = select i1 %icmp_ln4474_1, i32 %label_list_1_1, i32 %label_list_2_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 361 'select' 'select_ln4474_2' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 362 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_3 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1_1, i32 %min_distance_list_2_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 362 'select' 'select_ln4474_3' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 363 [1/1] (0.69ns)   --->   "%select_ln4479_4 = select i1 %icmp_ln4474_1, i32 3, i32 %label_list_1_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 363 'select' 'select_ln4479_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 364 [1/1] (0.69ns)   --->   "%select_ln4479_5 = select i1 %icmp_ln4474_1, i32 %zext_ln13, i32 %min_distance_list_1_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 364 'select' 'select_ln4479_5' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 365 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4499->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576]   --->   Operation 365 'specregionend' 'empty_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_61 : Operation 366 [1/1] (0.00ns)   --->   "br label %.preheader93.preheader"   --->   Operation 366 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 62 <SV = 23> <Delay = 0.00>
ST_62 : Operation 367 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5588]   --->   Operation 367 'write' <Predicate = true> <Delay = 0.00>

State 63 <SV = 24> <Delay = 0.00>
ST_63 : Operation 368 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5588]   --->   Operation 368 'write' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 369 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_30)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5589]   --->   Operation 369 'write' <Predicate = true> <Delay = 0.00>

State 64 <SV = 25> <Delay = 0.00>
ST_64 : Operation 370 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_30)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5589]   --->   Operation 370 'write' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 371 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5590]   --->   Operation 371 'write' <Predicate = true> <Delay = 0.00>

State 65 <SV = 26> <Delay = 0.00>
ST_65 : Operation 372 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5590]   --->   Operation 372 'write' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 373 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5591]   --->   Operation 373 'write' <Predicate = true> <Delay = 0.00>

State 66 <SV = 27> <Delay = 0.00>
ST_66 : Operation 374 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5591]   --->   Operation 374 'write' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 375 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5592]   --->   Operation 375 'write' <Predicate = true> <Delay = 0.00>

State 67 <SV = 28> <Delay = 0.00>
ST_67 : Operation 376 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5592]   --->   Operation 376 'write' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 377 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_33)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5593]   --->   Operation 377 'write' <Predicate = true> <Delay = 0.00>

State 68 <SV = 29> <Delay = 0.00>
ST_68 : Operation 378 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_33)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5593]   --->   Operation 378 'write' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 379 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5594]   --->   Operation 379 'write' <Predicate = true> <Delay = 0.00>

State 69 <SV = 30> <Delay = 0.00>
ST_69 : Operation 380 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5594]   --->   Operation 380 'write' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 381 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5595]   --->   Operation 381 'write' <Predicate = true> <Delay = 0.00>

State 70 <SV = 31> <Delay = 0.00>
ST_70 : Operation 382 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5595]   --->   Operation 382 'write' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 383 [1/1] (0.00ns)   --->   "ret void" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5596]   --->   Operation 383 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471) [24]  (1.77 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln5471', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5471) [25]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_set_V_addr', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5474) [35]  (0 ns)
	'store' operation ('store_ln5481', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5481) of variable '__Result__', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5481 on array 'training_set_V' [44]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485) [50]  (1.77 ns)

 <State 11>: 3.08ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln5485', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5485) [51]  (2.1 ns)
	blocking operation 0.978 ns on control path)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln5552', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5552) of constant 256 on static variable 'knn_set_0' [106]  (1.77 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('knn_set_4_load_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) with incoming values : ('zext_ln4132_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) ('trunc_ln4141_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [115]  (1.77 ns)

 <State 37>: 2.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5557) [123]  (0 ns)
	'icmp' operation ('icmp_ln5557', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5557) [135]  (1.55 ns)
	'select' operation ('select_ln5561', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [136]  (1.25 ns)

 <State 38>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln5561', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [141]  (3.35 ns)

 <State 39>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln5561', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [141]  (3.35 ns)

 <State 40>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[143] ('mul_ln5561_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [143]  (3.89 ns)

 <State 41>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[143] ('mul_ln5561_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [143]  (3.89 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln5560', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560) [155]  (1.82 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_set_V_addr_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560) [157]  (0 ns)
	'load' operation ('training_instance.V', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560) on array 'training_set_V' [158]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('training_instance.V', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5560) on array 'training_set_V' [158]  (3.25 ns)

 <State 46>: 3.11ns
The critical path consists of the following:
	'xor' operation ('ret.V', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4128->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [160]  (1.04 ns)
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) to 'popcount' [161]  (2.07 ns)

 <State 47>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) to 'popcount' [161]  (3.38 ns)

 <State 48>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) to 'popcount' [161]  (3.38 ns)

 <State 49>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) to 'popcount' [161]  (3.38 ns)

 <State 50>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) to 'popcount' [161]  (3.38 ns)

 <State 51>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) to 'popcount' [161]  (3.38 ns)

 <State 52>: 2.63ns
The critical path consists of the following:
	'select' operation ('select_ln4141_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [175]  (0.968 ns)
	'icmp' operation ('icmp_ln4141_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [181]  (1.66 ns)

 <State 53>: 4.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4149', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [188]  (1.66 ns)
	multiplexor before 'phi' operation ('knn_set_4_load_130', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) with incoming values : ('zext_ln4132_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) ('trunc_ln4141_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561) [218]  (1.77 ns)
	blocking operation 1.17 ns on control path)

 <State 54>: 1.3ns
The critical path consists of the following:

 <State 55>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) with incoming values : ('add_ln4454', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [230]  (1.77 ns)

 <State 56>: 3.21ns
The critical path consists of the following:
	'phi' operation ('i_0_i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) with incoming values : ('select_ln4454', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [231]  (0 ns)
	'add' operation ('add_ln4454_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [251]  (1.56 ns)
	'sub' operation ('sub_ln4463_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [255]  (1.65 ns)

 <State 57>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln4463_4', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [256]  (0 ns)
	'add' operation ('add_ln4463', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [262]  (1.65 ns)
	'icmp' operation ('icmp_ln13', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [263]  (1.13 ns)

 <State 58>: 3.07ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13_2', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [267]  (1.13 ns)
	'select' operation ('select_ln13_2', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [268]  (0 ns)
	'select' operation ('select_ln13_3', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [270]  (0.968 ns)
	'select' operation ('min_distance_list[0]', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [272]  (0.968 ns)

 <State 59>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4463', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [274]  (2.47 ns)

 <State 60>: 2.49ns
The critical path consists of the following:
	'select' operation ('select_ln4463', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [275]  (0 ns)
	'select' operation ('select_ln4463_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [279]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [283]  (1.3 ns)

 <State 61>: 3.31ns
The critical path consists of the following:
	'select' operation ('phitmp_i_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [284]  (0 ns)
	'select' operation ('select_ln4463_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [286]  (1.19 ns)
	'icmp' operation ('icmp_ln4479', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [289]  (1.43 ns)
	'select' operation ('select_ln4479', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [290]  (0 ns)
	'select' operation ('select_ln4474', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5576) [292]  (0.698 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
