T5B14 8651:029.922   SEGGER J-Link V7.94a Log File
T5B14 8651:029.970   DLL Compiled: Dec  6 2023 16:01:39
T5B14 8651:029.982   Logging started @ 2023-12-14 21:31
T5B14 8651:029.992   Process: C:\Program Files (x86)\Atmel\Studio\7.0\atbackend\atbackend.exe
T5B14 8651:030.002 - 18309.928ms
T5B14 8651:032.469 JLINK_ExecCommand("Device = ATSAMD21G18A", ...). 
T5B14 8651:032.574   Device "ATSAMD21G18A" selected.
T5B14 8651:032.732 - 0.242ms returns 0x00
T5B14 8651:038.008 JLINK_TIF_Select(JLINKARM_TIF_SWD)
T5B14 8651:038.538 - 0.530ms returns 0x00
T5B14 8651:038.558 JLINK_SetSpeed(4000)
T5B14 8651:038.621 - 0.062ms
T5B14 8651:038.646 JLINK_ResetPullsRESET(OFF)
T5B14 8651:038.657 - 0.010ms
T5B14 8651:038.668 JLINK_Connect()
T5B14 8651:038.912   InitTarget() start
T5B14 8651:038.919    J-Link Script File: Executing InitTarget()
T5B14 8651:038.928   InitTarget()
T5B14 8651:041.066   InitTarget() end - Took 2.12ms
T5B14 8651:041.618   Found SW-DP with ID 0x0BC11477
T5B14 8651:043.572   DPIDR: 0x0BC11477
T5B14 8651:043.588   CoreSight SoC-400 or earlier
T5B14 8651:043.598   Scanning AP map to find all available APs
T5B14 8651:044.129   AP[1]: Stopped AP scan as end of AP map has been reached
T5B14 8651:044.146   AP[0]: AHB-AP (IDR: 0x04770031)
T5B14 8651:044.155   Iterating through AP map to find AHB-AP to use
T5B14 8651:045.007   AP[0]: Core found
T5B14 8651:045.019   AP[0]: AHB-AP ROM base: 0x41003000
T5B14 8651:045.445   CPUID register: 0x410CC601. Implementer code: 0x41 (ARM)
T5B14 8651:045.461   Found Cortex-M0 r0p1, Little endian.
T5B14 8651:045.701   -- Max. mem block: 0x00002B08
T5B14 8651:046.071   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5B14 8651:046.324   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T5B14 8651:046.626   CPU_ReadMem(4 bytes @ 0xE0002000)
T5B14 8651:046.975   FPUnit: 4 code (BP) slots and 0 literal slots
T5B14 8651:046.986   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T5B14 8651:047.286   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5B14 8651:047.587   CPU_ReadMem(4 bytes @ 0xE0001000)
T5B14 8651:047.857   CPU_WriteMem(4 bytes @ 0xE0001000)
T5B14 8651:048.167   CoreSight components:
T5B14 8651:048.200   ROMTbl[0] @ 41003000
T5B14 8651:048.206   CPU_ReadMem(64 bytes @ 0x41003000)
T5B14 8651:048.954   CPU_ReadMem(32 bytes @ 0xE00FFFE0)
T5B14 8651:049.422   [0][0]: E00FF000 CID B105100D PID 000BB4C0 ROM Table
T5B14 8651:049.434   ROMTbl[1] @ E00FF000
T5B14 8651:049.441   CPU_ReadMem(64 bytes @ 0xE00FF000)
T5B14 8651:050.112   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T5B14 8651:050.604   [1][0]: E000E000 CID B105E00D PID 000BB008 SCS
T5B14 8651:050.611   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T5B14 8651:051.113   [1][1]: E0001000 CID B105E00D PID 000BB00A DWT
T5B14 8651:051.121   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T5B14 8651:051.583   [1][2]: E0002000 CID B105E00D PID 000BB00B FPB
T5B14 8651:051.590   CPU_ReadMem(32 bytes @ 0x41006FE0)
T5B14 8651:052.084   [0][1]: 41006000 CID B105900D PID 001BB932 MTB-M0+
T5B14 8651:052.095 - 13.427ms returns 0x00
T5B14 8651:052.121 JLINK_ExecCommand("ExcludeFlashCacheRange 0x0 - 0x40000", ...). 
T5B14 8651:052.128 - 0.000ms returns 0x00
T5B14 8651:052.190 JLINK_Halt()
T5B14 8651:054.983 - 2.790ms returns 0x00
T5B14 8651:055.701 JLINK_JTAG_GetDeviceID(DeviceIndex = 0)
T5B14 8651:055.710 - 0.008ms returns 0
T5B14 8651:055.715 JLINK_ReadMemU32(0x41002018, 0x1 Items)
T5B14 8651:055.726   CPU_ReadMem(4 bytes @ 0x41002018)
T5B14 8651:056.065   Data:  05 03 01 10
T5B14 8651:056.072 - 0.356ms returns 1 (0x1)
T33F0 8651:067.495 JLINK_IsHalted()
T33F0 8651:067.828 - 0.333ms returns TRUE
T33F0 8651:067.834 JLINK_GetMOEs(...)
T33F0 8651:067.841   CPU_ReadMem(4 bytes @ 0xE000ED30)
T33F0 8651:068.150 - 0.316ms returns 0x01
T33F0 8651:068.156 JLINK_ReadReg(R15 (PC))
T33F0 8651:068.163 - 0.006ms returns 0x00018B44
T5B14 8651:072.925 JLINK_BeginDownload(Flags = 0x00000000)
T5B14 8651:072.937 - 0.011ms
T5B14 8651:072.947 JLINK_WriteMem(0x00000000, 0xCACC Bytes, ...)
T5B14 8651:072.951   Data:  08 2D 00 20 2D 70 00 00 25 71 00 00 25 71 00 00 ...
T5B14 8651:073.158   completely In flash
T5B14 8651:073.212 - 0.265ms returns 0xCACC
T5B14 8651:073.323 JLINK_WriteMem(0x0000CACC, 0xC4 Bytes, ...)
T5B14 8651:073.329   Data:  40 1F 00 00 08 00 00 00 07 01 00 00 30 3A 73 64 ...
T5B14 8651:073.338   completely In flash
T5B14 8651:073.344 - 0.020ms returns 0xC4
T33F0 8651:270.935 JLINK_IsHalted()
T33F0 8651:270.963 - 0.028ms returns TRUE
T5B14 8651:272.066 JLINK_EndDownload()
T5B14 8651:272.414   CPU_ReadMem(4 bytes @ 0x41006004)
T5B14 8651:272.788   CPU_ReadMem(4 bytes @ 0xE000ED90)
T5B14 8651:273.282    -- --------------------------------------
T5B14 8651:273.297    -- Flash bank @ 0x00000000: Default: L2 verify disabled because algorithm performs L1 verify
T5B14 8651:273.305    -- Start of determining dirty areas in flash cache
T5B14 8651:273.311    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000000 if necessary
T5B14 8651:273.318    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000100 if necessary
T5B14 8651:273.323    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000200 if necessary
T5B14 8651:273.329    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000300 if necessary
T5B14 8651:273.334    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000400 if necessary
T5B14 8651:273.340    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000500 if necessary
T5B14 8651:273.345    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000600 if necessary
T5B14 8651:273.351    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000700 if necessary
T5B14 8651:273.356    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000800 if necessary
T5B14 8651:273.362    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000900 if necessary
T5B14 8651:273.367    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000A00 if necessary
T5B14 8651:273.373    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000B00 if necessary
T5B14 8651:273.378    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000C00 if necessary
T5B14 8651:273.384    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000D00 if necessary
T5B14 8651:273.389    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000E00 if necessary
T5B14 8651:273.399    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00000F00 if necessary
T5B14 8651:273.405    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001000 if necessary
T5B14 8651:273.410    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001100 if necessary
T5B14 8651:273.416    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001200 if necessary
T5B14 8651:273.421    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001300 if necessary
T5B14 8651:273.427    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001400 if necessary
T5B14 8651:273.432    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001500 if necessary
T5B14 8651:273.438    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001600 if necessary
T5B14 8651:273.443    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001700 if necessary
T5B14 8651:273.449    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001800 if necessary
T5B14 8651:273.454    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001900 if necessary
T5B14 8651:273.460    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001A00 if necessary
T5B14 8651:273.465    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001B00 if necessary
T5B14 8651:273.471    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001C00 if necessary
T5B14 8651:273.516    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001D00 if necessary
T5B14 8651:273.521    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001E00 if necessary
T5B14 8651:273.527    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00001F00 if necessary
T5B14 8651:273.532    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002000 if necessary
T5B14 8651:273.538    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002100 if necessary
T5B14 8651:273.543    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002200 if necessary
T5B14 8651:273.548    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002300 if necessary
T5B14 8651:273.554    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002400 if necessary
T5B14 8651:273.559    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002500 if necessary
T5B14 8651:273.565    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002600 if necessary
T5B14 8651:273.570    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002700 if necessary
T5B14 8651:273.576    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002800 if necessary
T5B14 8651:273.581    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002900 if necessary
T5B14 8651:273.587    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002A00 if necessary
T5B14 8651:273.592    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002B00 if necessary
T5B14 8651:273.598    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002C00 if necessary
T5B14 8651:273.603    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002D00 if necessary
T5B14 8651:273.609    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002E00 if necessary
T5B14 8651:273.614    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00002F00 if necessary
T5B14 8651:273.620    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003000 if necessary
T5B14 8651:273.625    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003100 if necessary
T5B14 8651:273.631    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003200 if necessary
T5B14 8651:273.636    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003300 if necessary
T5B14 8651:273.641    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003400 if necessary
T5B14 8651:273.647    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003500 if necessary
T5B14 8651:273.652    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003600 if necessary
T5B14 8651:273.658    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003700 if necessary
T5B14 8651:273.663    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003800 if necessary
T5B14 8651:273.669    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003900 if necessary
T5B14 8651:273.674    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003A00 if necessary
T5B14 8651:273.679    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003B00 if necessary
T5B14 8651:273.685    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003C00 if necessary
T5B14 8651:273.690    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003D00 if necessary
T5B14 8651:273.696    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003E00 if necessary
T5B14 8651:273.701    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00003F00 if necessary
T5B14 8651:273.708    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004000 if necessary
T5B14 8651:273.713    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004100 if necessary
T5B14 8651:273.719    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004200 if necessary
T5B14 8651:273.724    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004300 if necessary
T5B14 8651:273.730    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004400 if necessary
T5B14 8651:273.735    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004500 if necessary
T5B14 8651:273.740    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004600 if necessary
T5B14 8651:273.746    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004700 if necessary
T5B14 8651:273.751    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004800 if necessary
T5B14 8651:273.757    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004900 if necessary
T5B14 8651:273.762    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004A00 if necessary
T5B14 8651:273.768    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004B00 if necessary
T5B14 8651:273.773    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004C00 if necessary
T5B14 8651:273.779    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004D00 if necessary
T5B14 8651:273.784    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004E00 if necessary
T5B14 8651:273.790    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00004F00 if necessary
T5B14 8651:273.795    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005000 if necessary
T5B14 8651:273.801    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005100 if necessary
T5B14 8651:273.806    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005200 if necessary
T5B14 8651:273.812    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005300 if necessary
T5B14 8651:273.817    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005400 if necessary
T5B14 8651:273.823    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005500 if necessary
T5B14 8651:273.828    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005600 if necessary
T5B14 8651:273.833    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005700 if necessary
T5B14 8651:273.839    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005800 if necessary
T5B14 8651:273.844    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005900 if necessary
T5B14 8651:273.850    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005A00 if necessary
T5B14 8651:273.855    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005B00 if necessary
T5B14 8651:273.861    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005C00 if necessary
T5B14 8651:273.866    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005D00 if necessary
T5B14 8651:273.872    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005E00 if necessary
T5B14 8651:273.877    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00005F00 if necessary
T5B14 8651:273.887    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006000 if necessary
T5B14 8651:273.892    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006100 if necessary
T5B14 8651:273.898    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006200 if necessary
T5B14 8651:273.915    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006300 if necessary
T5B14 8651:273.920    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006400 if necessary
T5B14 8651:273.926    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006500 if necessary
T5B14 8651:273.932    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006600 if necessary
T5B14 8651:273.937    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006700 if necessary
T5B14 8651:273.942    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006800 if necessary
T5B14 8651:273.948    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006900 if necessary
T5B14 8651:273.953    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006A00 if necessary
T5B14 8651:273.959    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006B00 if necessary
T5B14 8651:273.964    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006C00 if necessary
T5B14 8651:273.969    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006D00 if necessary
T5B14 8651:273.975    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006E00 if necessary
T5B14 8651:273.980    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00006F00 if necessary
T5B14 8651:273.986    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007000 if necessary
T5B14 8651:273.991    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007100 if necessary
T5B14 8651:273.996    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007200 if necessary
T5B14 8651:274.002    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007300 if necessary
T5B14 8651:274.007    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007400 if necessary
T5B14 8651:274.013    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007500 if necessary
T5B14 8651:274.018    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007600 if necessary
T5B14 8651:274.024    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007700 if necessary
T5B14 8651:274.029    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007800 if necessary
T5B14 8651:274.035    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007900 if necessary
T5B14 8651:274.040    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007A00 if necessary
T5B14 8651:274.045    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007B00 if necessary
T5B14 8651:274.051    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007C00 if necessary
T5B14 8651:274.056    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007D00 if necessary
T5B14 8651:274.062    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007E00 if necessary
T5B14 8651:274.067    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00007F00 if necessary
T5B14 8651:274.072    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008000 if necessary
T5B14 8651:274.085    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008100 if necessary
T5B14 8651:274.091    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008200 if necessary
T5B14 8651:274.097    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008300 if necessary
T5B14 8651:274.102    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008400 if necessary
T5B14 8651:274.107    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008500 if necessary
T5B14 8651:274.114    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008600 if necessary
T5B14 8651:274.119    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008700 if necessary
T5B14 8651:274.125    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008800 if necessary
T5B14 8651:274.130    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008900 if necessary
T5B14 8651:274.136    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008A00 if necessary
T5B14 8651:274.141    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008B00 if necessary
T5B14 8651:274.147    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008C00 if necessary
T5B14 8651:274.152    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008D00 if necessary
T5B14 8651:274.158    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008E00 if necessary
T5B14 8651:274.163    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00008F00 if necessary
T5B14 8651:274.169    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009000 if necessary
T5B14 8651:274.174    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009100 if necessary
T5B14 8651:274.180    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009200 if necessary
T5B14 8651:274.185    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009300 if necessary
T5B14 8651:274.191    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009400 if necessary
T5B14 8651:274.196    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009500 if necessary
T5B14 8651:274.202    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009600 if necessary
T5B14 8651:274.207    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009700 if necessary
T5B14 8651:274.212    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009800 if necessary
T5B14 8651:274.218    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009900 if necessary
T5B14 8651:274.223    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009A00 if necessary
T5B14 8651:274.229    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009B00 if necessary
T5B14 8651:274.234    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009C00 if necessary
T5B14 8651:274.240    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009D00 if necessary
T5B14 8651:274.245    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009E00 if necessary
T5B14 8651:274.251    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00009F00 if necessary
T5B14 8651:274.256    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A000 if necessary
T5B14 8651:274.262    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A100 if necessary
T5B14 8651:274.267    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A200 if necessary
T5B14 8651:274.272    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A300 if necessary
T5B14 8651:274.278    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A400 if necessary
T5B14 8651:274.283    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A500 if necessary
T5B14 8651:274.289    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A600 if necessary
T5B14 8651:274.294    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A700 if necessary
T5B14 8651:274.300    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A800 if necessary
T5B14 8651:274.306    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000A900 if necessary
T5B14 8651:274.311    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000AA00 if necessary
T5B14 8651:274.317    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000AB00 if necessary
T5B14 8651:274.322    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000AC00 if necessary
T5B14 8651:274.328    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000AD00 if necessary
T5B14 8651:274.333    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000AE00 if necessary
T5B14 8651:274.339    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000AF00 if necessary
T5B14 8651:274.344    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B000 if necessary
T5B14 8651:274.353    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B100 if necessary
T5B14 8651:274.359    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B200 if necessary
T5B14 8651:274.364    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B300 if necessary
T5B14 8651:274.370    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B400 if necessary
T5B14 8651:274.375    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B500 if necessary
T5B14 8651:274.381    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B600 if necessary
T5B14 8651:274.386    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B700 if necessary
T5B14 8651:274.392    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B800 if necessary
T5B14 8651:274.397    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000B900 if necessary
T5B14 8651:274.403    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000BA00 if necessary
T5B14 8651:274.409    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000BB00 if necessary
T5B14 8651:274.414    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000BC00 if necessary
T5B14 8651:274.419    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000BD00 if necessary
T5B14 8651:274.425    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000BE00 if necessary
T5B14 8651:274.430    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000BF00 if necessary
T5B14 8651:274.436    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C000 if necessary
T5B14 8651:274.441    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C100 if necessary
T5B14 8651:274.447    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C200 if necessary
T5B14 8651:274.452    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C300 if necessary
T5B14 8651:274.458    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C400 if necessary
T5B14 8651:274.463    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C500 if necessary
T5B14 8651:274.469    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C600 if necessary
T5B14 8651:274.474    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C700 if necessary
T5B14 8651:274.479    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C800 if necessary
T5B14 8651:274.485    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000C900 if necessary
T5B14 8651:274.490    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000CA00 if necessary
T5B14 8651:274.496    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0000CB00 if necessary
T5B14 8651:274.534    -- End of determining dirty areas
T5B14 8651:274.539    -- Start of preparing flash programming
T5B14 8651:274.545    -- Calculating RAM usage
T5B14 8651:274.555    -- RAM usage = 3908 Bytes
T5B14 8651:274.560    -- Preserving CPU registers
T5B14 8651:274.574    -- Preparing target
T5B14 8651:274.580    -- Preserving target RAM temporarily used for programming
T5B14 8651:295.437    -- Downloading RAMCode
T5B14 8651:312.228    -- Preparing RAMCode
T5B14 8651:318.029    -- End of preparing flash programming
T5B14 8651:323.556    -- CPU speed could not be measured.
T5B14 8651:323.571    -- Start of comparing flash
T5B14 8651:323.577    -- CRC check was estimated as fastest method
T5B14 8651:359.282    -- Comparing range 0x0000 - 0x7FFF (128 Sectors, 32 KB), using multi-block CRC calculation
T5B14 8651:390.242    -- All CRCs match
T5B14 8651:390.552    -- Comparing range 0x8000 - 0xCBFF (76 Sectors, 19 KB), using multi-block CRC calculation
T5B14 8651:410.044    -- All CRCs match
T5B14 8651:410.354    -- Comparing range 0x0000 - 0x7FFF (128 Sectors, 32 KB), using alternative multi-block CRC calculation
T5B14 8651:437.862    -- All CRCs match
T5B14 8651:438.091    -- Comparing range 0x8000 - 0xCBFF (76 Sectors, 19 KB), using alternative multi-block CRC calculation
T5B14 8651:454.645    -- All CRCs match
T5B14 8651:454.664    -- End of comparing flash
T5B14 8651:454.671    -- Start of erasing sectors
T5B14 8651:454.679    -- End of erasing sectors
T5B14 8651:454.685    -- Start of flash programming
T5B14 8651:454.691    -- End of flash programming
T5B14 8651:454.697    -- Start of restoring
T5B14 8651:454.703    -- Restoring RAMCode
T5B14 8651:458.722    -- Restoring target memory
T5B14 8651:478.612    -- Restore target
T5B14 8651:478.639    -- Restoring CPU registers
T5B14 8651:478.654    -- End of restoring
T5B14 8651:478.701    -- Bank 0 @ 0x00000000: Skipped. Contents already match
T5B14 8651:478.707    -- Bank 0 @ 0x00000000: Skipped. Contents already match
T5B14 8651:487.917 - 215.849ms returns 0 (0x0)
T5B14 8651:487.987 JLINK_ResetPullsRESET(ON)
T5B14 8651:487.991 - 0.004ms
T5B14 8651:487.995 JLINK_ResetNoHalt()
T5B14 8651:488.168   InitTarget() start
T5B14 8651:488.177    J-Link Script File: Executing InitTarget()
T5B14 8651:488.192   InitTarget()
T5B14 8651:490.498   InitTarget() end - Took 2.29ms
T5B14 8651:491.022   Found SW-DP with ID 0x0BC11477
T5B14 8651:492.942   DPIDR: 0x0BC11477
T5B14 8651:492.963   CoreSight SoC-400 or earlier
T5B14 8651:492.974   AP map detection skipped. Manually configured AP map found.
T5B14 8651:492.998   AP[0]: AHB-AP (IDR: Not set)
T5B14 8651:494.004   AP[0]: Core found
T5B14 8651:494.022   AP[0]: AHB-AP ROM base: 0x41003000
T5B14 8651:494.481   CPUID register: 0x410CC601. Implementer code: 0x41 (ARM)
T5B14 8651:494.495   Found Cortex-M0 r0p1, Little endian.
T5B14 8651:494.638   -- Max. mem block: 0x000027A8
T5B14 8651:494.653   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5B14 8651:494.961   CPU_ReadMem(4 bytes @ 0xE0002000)
T5B14 8651:495.393   FPUnit: 4 code (BP) slots and 0 literal slots
T5B14 8651:495.406   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T5B14 8651:495.704   CPU_ReadMem(4 bytes @ 0xE0001000)
T5B14 8651:496.282   CoreSight components:
T5B14 8651:496.299   ROMTbl[0] @ 41003000
T5B14 8651:496.306   CPU_ReadMem(64 bytes @ 0x41003000)
T5B14 8651:497.024   CPU_ReadMem(32 bytes @ 0xE00FFFE0)
T5B14 8651:497.509   [0][0]: E00FF000 CID B105100D PID 000BB4C0 ROM Table
T5B14 8651:497.659   ROMTbl[1] @ E00FF000
T5B14 8651:497.667   CPU_ReadMem(64 bytes @ 0xE00FF000)
T5B14 8651:498.425   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T5B14 8651:498.904   [1][0]: E000E000 CID B105E00D PID 000BB008 SCS
T5B14 8651:498.918   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T5B14 8651:499.396   [1][1]: E0001000 CID B105E00D PID 000BB00A DWT
T5B14 8651:499.409   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T5B14 8651:499.868   [1][2]: E0002000 CID B105E00D PID 000BB00B FPB
T5B14 8651:499.879   CPU_ReadMem(32 bytes @ 0x41006FE0)
T5B14 8651:500.483   [0][1]: 41006000 CID B105900D PID 001BB932 MTB-M0+
T5B14 8651:500.508   JLINK_Reset()
T5B14 8651:500.515     CPU_ReadMem(4 bytes @ 0x20000000)
T5B14 8651:500.837     CPU_WriteMem(4 bytes @ 0x20000000)
T5B14 8651:501.199     ResetTarget() start
T5B14 8651:501.209      J-Link Script File: Executing ResetTarget()
T5B14 8651:501.218     CPU_ReadMem(4 bytes @ 0xE000EDFC)
T5B14 8651:501.537     CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5B14 8651:501.860     CPU_WriteMem(4 bytes @ 0xE000ED0C)
T5B14 8651:504.050     CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5B14 8651:504.365     CPU_ReadMem(4 bytes @ 0x41002100)
T5B14 8651:504.651     CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5B14 8651:505.005     ResetTarget() end - Took 3.74ms
T5B14 8651:508.491     CPU_WriteMem(4 bytes @ 0xE0002000)
T5B14 8651:508.832     CPU_ReadMem(4 bytes @ 0xE000EDFC)
T5B14 8651:509.112     CPU_ReadMem(4 bytes @ 0xE0001000)
T5B14 8651:509.389     CPU_WriteMem(4 bytes @ 0xE0001000)
T5B14 8651:509.689   - 9.180ms
T5B14 8651:509.695   JLINK_Go()
T5B14 8651:509.717     CPU_ReadMem(4 bytes @ 0xE0001000)
T5B14 8651:510.091     CPU_WriteMem(4 bytes @ 0xE0001000)
T5B14 8651:510.398     CPU_WriteMem(4 bytes @ 0xE0001004)
T5B14 8651:511.284     Memory map 'after startup completion point' is active
T5B14 8651:511.290   - 1.594ms
T5B14 8651:511.293 - 23.297ms
T5B14 8651:517.728 JLINK_Close()
T5B14 8651:525.255 - 7.526ms
T5B14 8651:525.279   
T5B14 8651:525.283   Closed
