
nucleo-h755ziq-power-meter_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbd4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800ce6c  0800ce6c  0000de6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ceac  0800ceac  0000e014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ceac  0800ceac  0000deac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceb4  0800ceb4  0000e014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceb4  0800ceb4  0000deb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ceb8  0800ceb8  0000deb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  24000000  0800cebc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  24000014  0800ced0  0000e014  2**2
                  ALLOC
 10 .dma_buffer   00003020  30000000  30000000  0000f000  2**5
                  ALLOC
 11 ._user_heap_stack 00000604  24000344  24000344  0000e344  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000e014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d648  00000000  00000000  0000e042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033a0  00000000  00000000  0002b68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c0  00000000  00000000  0002ea30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ef  00000000  00000000  0002fff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003d8ce  00000000  00000000  000310df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e742  00000000  00000000  0006e9ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0019cc9a  00000000  00000000  0008d0ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00229d89  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d00  00000000  00000000  00229dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0022facc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000014 	.word	0x24000014
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ce54 	.word	0x0800ce54

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000018 	.word	0x24000018
 80002d4:	0800ce54 	.word	0x0800ce54

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b08a      	sub	sp, #40	@ 0x28
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000796:	f107 031c 	add.w	r3, r7, #28
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]
 80007b2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 80007b4:	4b35      	ldr	r3, [pc, #212]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007b6:	4a36      	ldr	r2, [pc, #216]	@ (8000890 <MX_ADC1_Init+0x100>)
 80007b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80007ba:	4b34      	ldr	r3, [pc, #208]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007bc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007c2:	4b32      	ldr	r3, [pc, #200]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007c8:	4b30      	ldr	r3, [pc, #192]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ce:	4b2f      	ldr	r3, [pc, #188]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007d0:	2204      	movs	r2, #4
 80007d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007d4:	4b2d      	ldr	r3, [pc, #180]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007da:	4b2c      	ldr	r3, [pc, #176]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007dc:	2200      	movs	r2, #0
 80007de:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80007e0:	4b2a      	ldr	r3, [pc, #168]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007e6:	4b29      	ldr	r3, [pc, #164]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80007ec:	4b27      	ldr	r3, [pc, #156]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007ee:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80007f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007f4:	4b25      	ldr	r3, [pc, #148]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80007fc:	4b23      	ldr	r3, [pc, #140]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007fe:	2203      	movs	r2, #3
 8000800:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000802:	4b22      	ldr	r3, [pc, #136]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000804:	2200      	movs	r2, #0
 8000806:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000808:	4b20      	ldr	r3, [pc, #128]	@ (800088c <MX_ADC1_Init+0xfc>)
 800080a:	2200      	movs	r2, #0
 800080c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800080e:	4b1f      	ldr	r3, [pc, #124]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000810:	2200      	movs	r2, #0
 8000812:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000816:	4b1d      	ldr	r3, [pc, #116]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000818:	2201      	movs	r2, #1
 800081a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800081c:	481b      	ldr	r0, [pc, #108]	@ (800088c <MX_ADC1_Init+0xfc>)
 800081e:	f001 fb45 	bl	8001eac <HAL_ADC_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_ADC1_Init+0x9c>
    Error_Handler();
 8000828:	f000 fe16 	bl	8001458 <Error_Handler>
  }

  /** Configure the ADC multi-mode
   */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 800082c:	2306      	movs	r3, #6
 800082e:	61fb      	str	r3, [r7, #28]
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8000830:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000834:	623b      	str	r3, [r7, #32]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	4619      	mov	r1, r3
 8000840:	4812      	ldr	r0, [pc, #72]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000842:	f003 f9f9 	bl	8003c38 <HAL_ADCEx_MultiModeConfigChannel>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_ADC1_Init+0xc0>
    Error_Handler();
 800084c:	f000 fe04 	bl	8001458 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_15; /* PA3 = Arduino A0 */
 8000850:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_ADC1_Init+0x104>)
 8000852:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000854:	2306      	movs	r3, #6
 8000856:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800085c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000860:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000862:	2304      	movs	r3, #4
 8000864:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800086a:	2300      	movs	r3, #0
 800086c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800086e:	463b      	mov	r3, r7
 8000870:	4619      	mov	r1, r3
 8000872:	4806      	ldr	r0, [pc, #24]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000874:	f002 f900 	bl	8002a78 <HAL_ADC_ConfigChannel>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0xf2>
    Error_Handler();
 800087e:	f000 fdeb 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8000882:	bf00      	nop
 8000884:	3728      	adds	r7, #40	@ 0x28
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	24000030 	.word	0x24000030
 8000890:	40022000 	.word	0x40022000
 8000894:	3ef08000 	.word	0x3ef08000

08000898 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
 80008ac:	615a      	str	r2, [r3, #20]
 80008ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
   */
  hadc2.Instance = ADC2;
 80008b0:	4b28      	ldr	r3, [pc, #160]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008b2:	4a29      	ldr	r2, [pc, #164]	@ (8000958 <MX_ADC2_Init+0xc0>)
 80008b4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80008b6:	4b27      	ldr	r3, [pc, #156]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008b8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008bc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80008be:	4b25      	ldr	r3, [pc, #148]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008c4:	4b23      	ldr	r3, [pc, #140]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008ca:	4b22      	ldr	r3, [pc, #136]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008cc:	2204      	movs	r2, #4
 80008ce:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80008d0:	4b20      	ldr	r3, [pc, #128]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008de:	2201      	movs	r2, #1
 80008e0:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008f4:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_ADC2_Init+0xbc>)
 8000904:	2201      	movs	r2, #1
 8000906:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <MX_ADC2_Init+0xbc>)
 800090a:	f001 facf 	bl	8001eac <HAL_ADC_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_ADC2_Init+0x80>
    Error_Handler();
 8000914:	f000 fda0 	bl	8001458 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_10;
 8000918:	4b10      	ldr	r3, [pc, #64]	@ (800095c <MX_ADC2_Init+0xc4>)
 800091a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800091c:	2306      	movs	r3, #6
 800091e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000924:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000928:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800092a:	2304      	movs	r3, #4
 800092c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000932:	2300      	movs	r3, #0
 8000934:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	4619      	mov	r1, r3
 800093a:	4806      	ldr	r0, [pc, #24]	@ (8000954 <MX_ADC2_Init+0xbc>)
 800093c:	f002 f89c 	bl	8002a78 <HAL_ADC_ConfigChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_ADC2_Init+0xb2>
    Error_Handler();
 8000946:	f000 fd87 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */
}
 800094a:	bf00      	nop
 800094c:	3720      	adds	r7, #32
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	24000094 	.word	0x24000094
 8000958:	40022100 	.word	0x40022100
 800095c:	2a000400 	.word	0x2a000400

08000960 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
 8000974:	615a      	str	r2, [r3, #20]
 8000976:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
   */
  hadc3.Instance = ADC3;
 8000978:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 800097a:	4a2c      	ldr	r2, [pc, #176]	@ (8000a2c <MX_ADC3_Init+0xcc>)
 800097c:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 8000980:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000984:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000986:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800098c:	4b26      	ldr	r3, [pc, #152]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 800098e:	2200      	movs	r2, #0
 8000990:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000992:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 8000994:	2204      	movs	r2, #4
 8000996:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000998:	4b23      	ldr	r3, [pc, #140]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 800099a:	2200      	movs	r2, #0
 800099c:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800099e:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 80009a4:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009be:	2200      	movs	r2, #0
 80009c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 80009d6:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009d8:	2201      	movs	r2, #1
 80009da:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 80009dc:	4812      	ldr	r0, [pc, #72]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 80009de:	f001 fa65 	bl	8001eac <HAL_ADC_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_ADC3_Init+0x8c>
    Error_Handler();
 80009e8:	f000 fd36 	bl	8001458 <Error_Handler>
  }

  /** Configure Regular Channel - VREFINT
   */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80009ec:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <MX_ADC3_Init+0xd0>)
 80009ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009f0:	2306      	movs	r3, #6
 80009f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;  // Long sampling time for internal channel
 80009f4:	2307      	movs	r3, #7
 80009f6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009f8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80009fc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009fe:	2304      	movs	r3, #4
 8000a00:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a06:	2300      	movs	r3, #0
 8000a08:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4806      	ldr	r0, [pc, #24]	@ (8000a28 <MX_ADC3_Init+0xc8>)
 8000a10:	f002 f832 	bl	8002a78 <HAL_ADC_ConfigChannel>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_ADC3_Init+0xbe>
    Error_Handler();
 8000a1a:	f000 fd1d 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */
}
 8000a1e:	bf00      	nop
 8000a20:	3720      	adds	r7, #32
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	240000f8 	.word	0x240000f8
 8000a2c:	58026000 	.word	0x58026000
 8000a30:	cfb80000 	.word	0xcfb80000

08000a34 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED = 0;
static uint32_t HAL_RCC_ADC3_CLK_ENABLED = 0;

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b0be      	sub	sp, #248	@ 0xf8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a4c:	f107 0320 	add.w	r3, r7, #32
 8000a50:	22c0      	movs	r2, #192	@ 0xc0
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f00c f9d1 	bl	800cdfc <memset>
  if (adcHandle->Instance == ADC1) {
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a8a      	ldr	r2, [pc, #552]	@ (8000c88 <HAL_ADC_MspInit+0x254>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	f040 8084 	bne.w	8000b6e <HAL_ADC_MspInit+0x13a>

    /* USER CODE END ADC1_MspInit 0 */

    /** Initializes the peripherals clock
     */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a66:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000a6a:	f04f 0300 	mov.w	r3, #0
 8000a6e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000a72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000a7a:	f107 0320 	add.w	r3, r7, #32
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f007 fb34 	bl	80080ec <HAL_RCCEx_PeriphCLKConfig>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <HAL_ADC_MspInit+0x5a>
      Error_Handler();
 8000a8a:	f000 fce5 	bl	8001458 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000a8e:	4b7f      	ldr	r3, [pc, #508]	@ (8000c8c <HAL_ADC_MspInit+0x258>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	3301      	adds	r3, #1
 8000a94:	4a7d      	ldr	r2, [pc, #500]	@ (8000c8c <HAL_ADC_MspInit+0x258>)
 8000a96:	6013      	str	r3, [r2, #0]
    if (HAL_RCC_ADC12_CLK_ENABLED == 1) {
 8000a98:	4b7c      	ldr	r3, [pc, #496]	@ (8000c8c <HAL_ADC_MspInit+0x258>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d10e      	bne.n	8000abe <HAL_ADC_MspInit+0x8a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000aa0:	4b7b      	ldr	r3, [pc, #492]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000aa2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aa6:	4a7a      	ldr	r2, [pc, #488]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000aa8:	f043 0320 	orr.w	r3, r3, #32
 8000aac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ab0:	4b77      	ldr	r3, [pc, #476]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000ab2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ab6:	f003 0320 	and.w	r3, r3, #32
 8000aba:	61fb      	str	r3, [r7, #28]
 8000abc:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	4b74      	ldr	r3, [pc, #464]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac4:	4a72      	ldr	r2, [pc, #456]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ace:	4b70      	ldr	r3, [pc, #448]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	61bb      	str	r3, [r7, #24]
 8000ada:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000adc:	2301      	movs	r3, #1
 8000ade:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000af2:	4619      	mov	r1, r3
 8000af4:	4867      	ldr	r0, [pc, #412]	@ (8000c94 <HAL_ADC_MspInit+0x260>)
 8000af6:	f006 f8d5 	bl	8006ca4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000afa:	4b67      	ldr	r3, [pc, #412]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000afc:	4a67      	ldr	r2, [pc, #412]	@ (8000c9c <HAL_ADC_MspInit+0x268>)
 8000afe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000b00:	4b65      	ldr	r3, [pc, #404]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b02:	2209      	movs	r2, #9
 8000b04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b06:	4b64      	ldr	r3, [pc, #400]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b0c:	4b62      	ldr	r3, [pc, #392]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b12:	4b61      	ldr	r3, [pc, #388]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b1a:	4b5f      	ldr	r3, [pc, #380]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b1c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b22:	4b5d      	ldr	r3, [pc, #372]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b24:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b28:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b2a:	4b5b      	ldr	r3, [pc, #364]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b30:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000b32:	4b59      	ldr	r3, [pc, #356]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b34:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000b38:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b3a:	4b57      	ldr	r3, [pc, #348]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 8000b40:	4855      	ldr	r0, [pc, #340]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b42:	f003 fa67 	bl	8004014 <HAL_DMA_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <HAL_ADC_MspInit+0x11c>
      Error_Handler();
 8000b4c:	f000 fc84 	bl	8001458 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle, DMA_Handle, hdma_adc1);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a51      	ldr	r2, [pc, #324]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b54:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b56:	4a50      	ldr	r2, [pc, #320]	@ (8000c98 <HAL_ADC_MspInit+0x264>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2101      	movs	r1, #1
 8000b60:	2012      	movs	r0, #18
 8000b62:	f003 fa22 	bl	8003faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b66:	2012      	movs	r0, #18
 8000b68:	f003 fa39 	bl	8003fde <HAL_NVIC_EnableIRQ>
    }
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000b6c:	e088      	b.n	8000c80 <HAL_ADC_MspInit+0x24c>
  } else if (adcHandle->Instance == ADC2) {
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a4b      	ldr	r2, [pc, #300]	@ (8000ca0 <HAL_ADC_MspInit+0x26c>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d152      	bne.n	8000c1e <HAL_ADC_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b78:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b7c:	f04f 0300 	mov.w	r3, #0
 8000b80:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000b84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000b8c:	f107 0320 	add.w	r3, r7, #32
 8000b90:	4618      	mov	r0, r3
 8000b92:	f007 faab 	bl	80080ec <HAL_RCCEx_PeriphCLKConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <HAL_ADC_MspInit+0x16c>
      Error_Handler();
 8000b9c:	f000 fc5c 	bl	8001458 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8000c8c <HAL_ADC_MspInit+0x258>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	4a39      	ldr	r2, [pc, #228]	@ (8000c8c <HAL_ADC_MspInit+0x258>)
 8000ba8:	6013      	str	r3, [r2, #0]
    if (HAL_RCC_ADC12_CLK_ENABLED == 1) {
 8000baa:	4b38      	ldr	r3, [pc, #224]	@ (8000c8c <HAL_ADC_MspInit+0x258>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d10e      	bne.n	8000bd0 <HAL_ADC_MspInit+0x19c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000bb2:	4b37      	ldr	r3, [pc, #220]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000bb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000bb8:	4a35      	ldr	r2, [pc, #212]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000bba:	f043 0320 	orr.w	r3, r3, #32
 8000bbe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000bc2:	4b33      	ldr	r3, [pc, #204]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000bc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000bc8:	f003 0320 	and.w	r3, r3, #32
 8000bcc:	617b      	str	r3, [r7, #20]
 8000bce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd6:	4a2e      	ldr	r2, [pc, #184]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000bd8:	f043 0304 	orr.w	r3, r3, #4
 8000bdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be6:	f003 0304 	and.w	r3, r3, #4
 8000bea:	613b      	str	r3, [r7, #16]
 8000bec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c00:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000c04:	4619      	mov	r1, r3
 8000c06:	4827      	ldr	r0, [pc, #156]	@ (8000ca4 <HAL_ADC_MspInit+0x270>)
 8000c08:	f006 f84c 	bl	8006ca4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2101      	movs	r1, #1
 8000c10:	2012      	movs	r0, #18
 8000c12:	f003 f9ca 	bl	8003faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000c16:	2012      	movs	r0, #18
 8000c18:	f003 f9e1 	bl	8003fde <HAL_NVIC_EnableIRQ>
}
 8000c1c:	e030      	b.n	8000c80 <HAL_ADC_MspInit+0x24c>
  } else if (adcHandle->Instance == ADC3) {
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a21      	ldr	r2, [pc, #132]	@ (8000ca8 <HAL_ADC_MspInit+0x274>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d12b      	bne.n	8000c80 <HAL_ADC_MspInit+0x24c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c28:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c2c:	f04f 0300 	mov.w	r3, #0
 8000c30:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000c34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c38:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000c3c:	f107 0320 	add.w	r3, r7, #32
 8000c40:	4618      	mov	r0, r3
 8000c42:	f007 fa53 	bl	80080ec <HAL_RCCEx_PeriphCLKConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_ADC_MspInit+0x21c>
      Error_Handler();
 8000c4c:	f000 fc04 	bl	8001458 <Error_Handler>
    HAL_RCC_ADC3_CLK_ENABLED++;
 8000c50:	4b16      	ldr	r3, [pc, #88]	@ (8000cac <HAL_ADC_MspInit+0x278>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	3301      	adds	r3, #1
 8000c56:	4a15      	ldr	r2, [pc, #84]	@ (8000cac <HAL_ADC_MspInit+0x278>)
 8000c58:	6013      	str	r3, [r2, #0]
    if (HAL_RCC_ADC3_CLK_ENABLED == 1) {
 8000c5a:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <HAL_ADC_MspInit+0x278>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d10e      	bne.n	8000c80 <HAL_ADC_MspInit+0x24c>
      __HAL_RCC_ADC3_CLK_ENABLE();
 8000c62:	4b0b      	ldr	r3, [pc, #44]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a09      	ldr	r2, [pc, #36]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000c6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b07      	ldr	r3, [pc, #28]	@ (8000c90 <HAL_ADC_MspInit+0x25c>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
}
 8000c80:	bf00      	nop
 8000c82:	37f8      	adds	r7, #248	@ 0xf8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40022000 	.word	0x40022000
 8000c8c:	240001d4 	.word	0x240001d4
 8000c90:	58024400 	.word	0x58024400
 8000c94:	58020000 	.word	0x58020000
 8000c98:	2400015c 	.word	0x2400015c
 8000c9c:	40020010 	.word	0x40020010
 8000ca0:	40022100 	.word	0x40022100
 8000ca4:	58020800 	.word	0x58020800
 8000ca8:	58026000 	.word	0x58026000
 8000cac:	240001d8 	.word	0x240001d8

08000cb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cb6:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <MX_DMA_Init+0x4c>)
 8000cb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8000cfc <MX_DMA_Init+0x4c>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_DMA_Init+0x4c>)
 8000cc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ccc:	f003 0301 	and.w	r3, r3, #1
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	200b      	movs	r0, #11
 8000cda:	f003 f966 	bl	8003faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000cde:	200b      	movs	r0, #11
 8000ce0:	f003 f97d 	bl	8003fde <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	200c      	movs	r0, #12
 8000cea:	f003 f95e 	bl	8003faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000cee:	200c      	movs	r0, #12
 8000cf0:	f003 f975 	bl	8003fde <HAL_NVIC_EnableIRQ>

}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	58024400 	.word	0x58024400

08000d00 <MX_GPIO_Init>:
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08c      	sub	sp, #48	@ 0x30
 8000d04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d06:	f107 031c 	add.w	r3, r7, #28
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
 8000d12:	60da      	str	r2, [r3, #12]
 8000d14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d16:	4b6c      	ldr	r3, [pc, #432]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1c:	4a6a      	ldr	r2, [pc, #424]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d1e:	f043 0304 	orr.w	r3, r3, #4
 8000d22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d26:	4b68      	ldr	r3, [pc, #416]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d2c:	f003 0304 	and.w	r3, r3, #4
 8000d30:	61bb      	str	r3, [r7, #24]
 8000d32:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d34:	4b64      	ldr	r3, [pc, #400]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3a:	4a63      	ldr	r2, [pc, #396]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d44:	4b60      	ldr	r3, [pc, #384]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d52:	4b5d      	ldr	r3, [pc, #372]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d58:	4a5b      	ldr	r2, [pc, #364]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d5a:	f043 0302 	orr.w	r3, r3, #2
 8000d5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d62:	4b59      	ldr	r3, [pc, #356]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d68:	f003 0302 	and.w	r3, r3, #2
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d70:	4b55      	ldr	r3, [pc, #340]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d76:	4a54      	ldr	r2, [pc, #336]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d80:	4b51      	ldr	r3, [pc, #324]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	f003 0308 	and.w	r3, r3, #8
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d8e:	4b4e      	ldr	r3, [pc, #312]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d94:	4a4c      	ldr	r2, [pc, #304]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000d96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000da8:	60bb      	str	r3, [r7, #8]
 8000daa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dac:	4b46      	ldr	r3, [pc, #280]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db2:	4a45      	ldr	r2, [pc, #276]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000db4:	f043 0310 	orr.w	r3, r3, #16
 8000db8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dbc:	4b42      	ldr	r3, [pc, #264]	@ (8000ec8 <MX_GPIO_Init+0x1c8>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	f003 0310 	and.w	r3, r3, #16
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_14, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000dd0:	483e      	ldr	r0, [pc, #248]	@ (8000ecc <MX_GPIO_Init+0x1cc>)
 8000dd2:	f006 f917 	bl	8007004 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2102      	movs	r1, #2
 8000dda:	483d      	ldr	r0, [pc, #244]	@ (8000ed0 <MX_GPIO_Init+0x1d0>)
 8000ddc:	f006 f912 	bl	8007004 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5;
 8000de0:	2332      	movs	r3, #50	@ 0x32
 8000de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	2300      	movs	r3, #0
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000df0:	230b      	movs	r3, #11
 8000df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df4:	f107 031c 	add.w	r3, r7, #28
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4836      	ldr	r0, [pc, #216]	@ (8000ed4 <MX_GPIO_Init+0x1d4>)
 8000dfc:	f005 ff52 	bl	8006ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_7;
 8000e00:	2386      	movs	r3, #134	@ 0x86
 8000e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e04:	2302      	movs	r3, #2
 8000e06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e10:	230b      	movs	r3, #11
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 031c 	add.w	r3, r7, #28
 8000e18:	4619      	mov	r1, r3
 8000e1a:	482f      	ldr	r0, [pc, #188]	@ (8000ed8 <MX_GPIO_Init+0x1d8>)
 8000e1c:	f005 ff42 	bl	8006ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e26:	2302      	movs	r3, #2
 8000e28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e32:	230b      	movs	r3, #11
 8000e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e36:	f107 031c 	add.w	r3, r7, #28
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4823      	ldr	r0, [pc, #140]	@ (8000ecc <MX_GPIO_Init+0x1cc>)
 8000e3e:	f005 ff31 	bl	8006ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_12;
 8000e42:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000e46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000e54:	230a      	movs	r3, #10
 8000e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e58:	f107 031c 	add.w	r3, r7, #28
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	481e      	ldr	r0, [pc, #120]	@ (8000ed8 <MX_GPIO_Init+0x1d8>)
 8000e60:	f005 ff20 	bl	8006ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_13;
 8000e64:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e76:	230b      	movs	r3, #11
 8000e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e7a:	f107 031c 	add.w	r3, r7, #28
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4816      	ldr	r0, [pc, #88]	@ (8000edc <MX_GPIO_Init+0x1dc>)
 8000e82:	f005 ff0f 	bl	8006ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 (Green and Red LEDs) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_14;
 8000e86:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e98:	f107 031c 	add.w	r3, r7, #28
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	480b      	ldr	r0, [pc, #44]	@ (8000ecc <MX_GPIO_Init+0x1cc>)
 8000ea0:	f005 ff00 	bl	8006ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 (Yellow LED) */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eb4:	f107 031c 	add.w	r3, r7, #28
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <MX_GPIO_Init+0x1d0>)
 8000ebc:	f005 fef2 	bl	8006ca4 <HAL_GPIO_Init>
}
 8000ec0:	bf00      	nop
 8000ec2:	3730      	adds	r7, #48	@ 0x30
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	58024400 	.word	0x58024400
 8000ecc:	58020400 	.word	0x58020400
 8000ed0:	58021000 	.word	0x58021000
 8000ed4:	58020800 	.word	0x58020800
 8000ed8:	58020000 	.word	0x58020000
 8000edc:	58021800 	.word	0x58021800

08000ee0 <transmit_buffer_uart>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void transmit_buffer_uart(uint32_t *data, uint16_t size) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
  if (uart_tx_busy) {
 8000eec:	4b4d      	ldr	r3, [pc, #308]	@ (8001024 <transmit_buffer_uart+0x144>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f040 8091 	bne.w	800101a <transmit_buffer_uart+0x13a>
    return;
  }

  tx_packet.start_marker = 0xFFFF;
 8000ef8:	4b4b      	ldr	r3, [pc, #300]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000efa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000efe:	801a      	strh	r2, [r3, #0]
  tx_packet.sequence = packet_sequence++;
 8000f00:	4b4a      	ldr	r3, [pc, #296]	@ (800102c <transmit_buffer_uart+0x14c>)
 8000f02:	881b      	ldrh	r3, [r3, #0]
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	b291      	uxth	r1, r2
 8000f08:	4a48      	ldr	r2, [pc, #288]	@ (800102c <transmit_buffer_uart+0x14c>)
 8000f0a:	8011      	strh	r1, [r2, #0]
 8000f0c:	4a46      	ldr	r2, [pc, #280]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000f0e:	8053      	strh	r3, [r2, #2]
  tx_packet.count = size;
 8000f10:	4a45      	ldr	r2, [pc, #276]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000f12:	887b      	ldrh	r3, [r7, #2]
 8000f14:	8093      	strh	r3, [r2, #4]
  tx_packet.vref_mv = vdda_mv;  // Include calibrated VDDA voltage
 8000f16:	4b46      	ldr	r3, [pc, #280]	@ (8001030 <transmit_buffer_uart+0x150>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	4b42      	ldr	r3, [pc, #264]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000f1e:	80da      	strh	r2, [r3, #6]

  for (uint16_t i = 0; i < size; i++) {
 8000f20:	2300      	movs	r3, #0
 8000f22:	82fb      	strh	r3, [r7, #22]
 8000f24:	e01a      	b.n	8000f5c <transmit_buffer_uart+0x7c>
    tx_packet.voltage_data[i] = (uint16_t)(data[i] & 0xFFFF);
 8000f26:	8afb      	ldrh	r3, [r7, #22]
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	8afb      	ldrh	r3, [r7, #22]
 8000f32:	b291      	uxth	r1, r2
 8000f34:	4a3c      	ldr	r2, [pc, #240]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000f36:	3304      	adds	r3, #4
 8000f38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    tx_packet.current_data[i] = (uint16_t)((data[i] >> 16) & 0xFFFF);
 8000f3c:	8afb      	ldrh	r3, [r7, #22]
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	4413      	add	r3, r2
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	0c1a      	lsrs	r2, r3, #16
 8000f48:	8afb      	ldrh	r3, [r7, #22]
 8000f4a:	b291      	uxth	r1, r2
 8000f4c:	4a36      	ldr	r2, [pc, #216]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000f4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8000f52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint16_t i = 0; i < size; i++) {
 8000f56:	8afb      	ldrh	r3, [r7, #22]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	82fb      	strh	r3, [r7, #22]
 8000f5c:	8afa      	ldrh	r2, [r7, #22]
 8000f5e:	887b      	ldrh	r3, [r7, #2]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d3e0      	bcc.n	8000f26 <transmit_buffer_uart+0x46>
  }

  uint8_t *crc_start = (uint8_t *)&tx_packet.sequence;
 8000f64:	4b33      	ldr	r3, [pc, #204]	@ (8001034 <transmit_buffer_uart+0x154>)
 8000f66:	60fb      	str	r3, [r7, #12]
  uint16_t crc_length = sizeof(tx_packet.sequence) + sizeof(tx_packet.count) +
 8000f68:	f241 0306 	movw	r3, #4102	@ 0x1006
 8000f6c:	817b      	strh	r3, [r7, #10]
                        sizeof(tx_packet.vref_mv) +
                        sizeof(tx_packet.voltage_data) +
                        sizeof(tx_packet.current_data);
  uint16_t crc = 0xFFFF;
 8000f6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f72:	82bb      	strh	r3, [r7, #20]
  for (uint16_t i = 0; i < crc_length; i++) {
 8000f74:	2300      	movs	r3, #0
 8000f76:	827b      	strh	r3, [r7, #18]
 8000f78:	e022      	b.n	8000fc0 <transmit_buffer_uart+0xe0>
    crc ^= crc_start[i];
 8000f7a:	8a7b      	ldrh	r3, [r7, #18]
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	4413      	add	r3, r2
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	461a      	mov	r2, r3
 8000f84:	8abb      	ldrh	r3, [r7, #20]
 8000f86:	4053      	eors	r3, r2
 8000f88:	82bb      	strh	r3, [r7, #20]
    for (uint8_t j = 0; j < 8; j++) {
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	747b      	strb	r3, [r7, #17]
 8000f8e:	e011      	b.n	8000fb4 <transmit_buffer_uart+0xd4>
      if (crc & 0x0001) {
 8000f90:	8abb      	ldrh	r3, [r7, #20]
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d006      	beq.n	8000fa8 <transmit_buffer_uart+0xc8>
        crc = (crc >> 1) ^ 0xA001;
 8000f9a:	8abb      	ldrh	r3, [r7, #20]
 8000f9c:	085b      	lsrs	r3, r3, #1
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <transmit_buffer_uart+0x158>)
 8000fa2:	4053      	eors	r3, r2
 8000fa4:	82bb      	strh	r3, [r7, #20]
 8000fa6:	e002      	b.n	8000fae <transmit_buffer_uart+0xce>
      } else {
        crc = crc >> 1;
 8000fa8:	8abb      	ldrh	r3, [r7, #20]
 8000faa:	085b      	lsrs	r3, r3, #1
 8000fac:	82bb      	strh	r3, [r7, #20]
    for (uint8_t j = 0; j < 8; j++) {
 8000fae:	7c7b      	ldrb	r3, [r7, #17]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	747b      	strb	r3, [r7, #17]
 8000fb4:	7c7b      	ldrb	r3, [r7, #17]
 8000fb6:	2b07      	cmp	r3, #7
 8000fb8:	d9ea      	bls.n	8000f90 <transmit_buffer_uart+0xb0>
  for (uint16_t i = 0; i < crc_length; i++) {
 8000fba:	8a7b      	ldrh	r3, [r7, #18]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	827b      	strh	r3, [r7, #18]
 8000fc0:	8a7a      	ldrh	r2, [r7, #18]
 8000fc2:	897b      	ldrh	r3, [r7, #10]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d3d8      	bcc.n	8000f7a <transmit_buffer_uart+0x9a>
      }
    }
  }

  tx_packet.checksum = crc;
 8000fc8:	4b17      	ldr	r3, [pc, #92]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000fce:	461a      	mov	r2, r3
 8000fd0:	8abb      	ldrh	r3, [r7, #20]
 8000fd2:	8113      	strh	r3, [r2, #8]
  tx_packet.end_marker = 0xFFFE;
 8000fd4:	4b14      	ldr	r3, [pc, #80]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000fda:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000fde:	815a      	strh	r2, [r3, #10]

  uart_tx_busy = 1;
 8000fe0:	4b10      	ldr	r3, [pc, #64]	@ (8001024 <transmit_buffer_uart+0x144>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status =
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)&tx_packet, sizeof(tx_packet));
 8000fe6:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000fea:	490f      	ldr	r1, [pc, #60]	@ (8001028 <transmit_buffer_uart+0x148>)
 8000fec:	4813      	ldr	r0, [pc, #76]	@ (800103c <transmit_buffer_uart+0x15c>)
 8000fee:	f009 ffc1 	bl	800af74 <HAL_UART_Transmit_DMA>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	727b      	strb	r3, [r7, #9]

  if (status != HAL_OK) {
 8000ff6:	7a7b      	ldrb	r3, [r7, #9]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d009      	beq.n	8001010 <transmit_buffer_uart+0x130>
    uart_tx_busy = 0;
 8000ffc:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <transmit_buffer_uart+0x144>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Red LED on error
 8001002:	2201      	movs	r2, #1
 8001004:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001008:	480d      	ldr	r0, [pc, #52]	@ (8001040 <transmit_buffer_uart+0x160>)
 800100a:	f005 fffb 	bl	8007004 <HAL_GPIO_WritePin>
 800100e:	e005      	b.n	800101c <transmit_buffer_uart+0x13c>
  } else {
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle Green LED
 8001010:	2101      	movs	r1, #1
 8001012:	480b      	ldr	r0, [pc, #44]	@ (8001040 <transmit_buffer_uart+0x160>)
 8001014:	f006 f80f 	bl	8007036 <HAL_GPIO_TogglePin>
 8001018:	e000      	b.n	800101c <transmit_buffer_uart+0x13c>
    return;
 800101a:	bf00      	nop
  }
}
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	240001dd 	.word	0x240001dd
 8001028:	30002000 	.word	0x30002000
 800102c:	240001de 	.word	0x240001de
 8001030:	24000008 	.word	0x24000008
 8001034:	30002002 	.word	0x30002002
 8001038:	ffffa001 	.word	0xffffa001
 800103c:	24000234 	.word	0x24000234
 8001040:	58020400 	.word	0x58020400

08001044 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
       /* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 800104a:	f000 fbf5 	bl	8001838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104e:	f000 f8f9 	bl	8001244 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001052:	f000 f979 	bl	8001348 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f7ff fe53 	bl	8000d00 <MX_GPIO_Init>
  MX_DMA_Init();
 800105a:	f7ff fe29 	bl	8000cb0 <MX_DMA_Init>
  MX_ADC1_Init();
 800105e:	f7ff fb97 	bl	8000790 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001062:	f7ff fc19 	bl	8000898 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001066:	f7ff fc7b 	bl	8000960 <MX_ADC3_Init>
  MX_TIM6_Init();
 800106a:	f000 fa71 	bl	8001550 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 800106e:	f000 fac7 	bl	8001600 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADCs (H7 needs calibration like L4)
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8001072:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001076:	2100      	movs	r1, #0
 8001078:	4863      	ldr	r0, [pc, #396]	@ (8001208 <main+0x1c4>)
 800107a:	f002 fba1 	bl	80037c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800107e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001082:	2100      	movs	r1, #0
 8001084:	4861      	ldr	r0, [pc, #388]	@ (800120c <main+0x1c8>)
 8001086:	f002 fb9b 	bl	80037c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800108a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800108e:	2100      	movs	r1, #0
 8001090:	485f      	ldr	r0, [pc, #380]	@ (8001210 <main+0x1cc>)
 8001092:	f002 fb95 	bl	80037c0 <HAL_ADCEx_Calibration_Start>

  // Clear buffer before starting to verify ADC is actually writing new data
  for (int i = 0; i < BUFFER_SIZE; i++) {
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
 800109a:	e007      	b.n	80010ac <main+0x68>
    adc_buffer[i] = 0xDEADBEEF; // Known pattern
 800109c:	4a5d      	ldr	r2, [pc, #372]	@ (8001214 <main+0x1d0>)
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	495d      	ldr	r1, [pc, #372]	@ (8001218 <main+0x1d4>)
 80010a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i = 0; i < BUFFER_SIZE; i++) {
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	3301      	adds	r3, #1
 80010aa:	617b      	str	r3, [r7, #20]
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80010b2:	dbf3      	blt.n	800109c <main+0x58>
  }

  // Start TIM6 to trigger ADC conversions at 10 kHz
  HAL_TIM_Base_Start(&htim6);
 80010b4:	4859      	ldr	r0, [pc, #356]	@ (800121c <main+0x1d8>)
 80010b6:	f009 fd6f 	bl	800ab98 <HAL_TIM_Base_Start>

  if (HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t *)adc_buffer,
 80010ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010be:	4955      	ldr	r1, [pc, #340]	@ (8001214 <main+0x1d0>)
 80010c0:	4851      	ldr	r0, [pc, #324]	@ (8001208 <main+0x1c4>)
 80010c2:	f002 fbe1 	bl	8003888 <HAL_ADCEx_MultiModeStart_DMA>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <main+0x8c>
                                   BUFFER_SIZE) != HAL_OK) {
    Error_Handler();
 80010cc:	f000 f9c4 	bl	8001458 <Error_Handler>
  }

  // Debug: Blink green LED 3 times to confirm initialization
  for (int i = 0; i < 3; i++) {
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	e012      	b.n	80010fc <main+0xb8>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80010d6:	2201      	movs	r2, #1
 80010d8:	2101      	movs	r1, #1
 80010da:	4851      	ldr	r0, [pc, #324]	@ (8001220 <main+0x1dc>)
 80010dc:	f005 ff92 	bl	8007004 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 80010e0:	20c8      	movs	r0, #200	@ 0xc8
 80010e2:	f000 fc3b 	bl	800195c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2101      	movs	r1, #1
 80010ea:	484d      	ldr	r0, [pc, #308]	@ (8001220 <main+0x1dc>)
 80010ec:	f005 ff8a 	bl	8007004 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 80010f0:	20c8      	movs	r0, #200	@ 0xc8
 80010f2:	f000 fc33 	bl	800195c <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	3301      	adds	r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	dde9      	ble.n	80010d6 <main+0x92>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    static uint32_t last_tx_time = 0;
    static uint32_t last_vrefint_time = 0;
    uint32_t current_time = HAL_GetTick();
 8001102:	f000 fc1f 	bl	8001944 <HAL_GetTick>
 8001106:	60f8      	str	r0, [r7, #12]

    // Read VREFINT once per second for VDDA calibration
    if (current_time - last_vrefint_time >= 1000) {
 8001108:	4b46      	ldr	r3, [pc, #280]	@ (8001224 <main+0x1e0>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001114:	d324      	bcc.n	8001160 <main+0x11c>
      last_vrefint_time = current_time;
 8001116:	4a43      	ldr	r2, [pc, #268]	@ (8001224 <main+0x1e0>)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	6013      	str	r3, [r2, #0]

      // Start ADC3 conversion for VREFINT
      HAL_ADC_Start(&hadc3);
 800111c:	483c      	ldr	r0, [pc, #240]	@ (8001210 <main+0x1cc>)
 800111e:	f001 f867 	bl	80021f0 <HAL_ADC_Start>
      if (HAL_ADC_PollForConversion(&hadc3, 100) == HAL_OK) {
 8001122:	2164      	movs	r1, #100	@ 0x64
 8001124:	483a      	ldr	r0, [pc, #232]	@ (8001210 <main+0x1cc>)
 8001126:	f001 f961 	bl	80023ec <HAL_ADC_PollForConversion>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d114      	bne.n	800115a <main+0x116>
        uint32_t vrefint_raw = HAL_ADC_GetValue(&hadc3);
 8001130:	4837      	ldr	r0, [pc, #220]	@ (8001210 <main+0x1cc>)
 8001132:	f001 fa4f 	bl	80025d4 <HAL_ADC_GetValue>
 8001136:	60b8      	str	r0, [r7, #8]

        // Calculate VDDA from VREFINT reading
        // VDDA = (VREFINT_CAL_VREF * VREFINT_CAL) / vrefint_raw
        uint16_t vrefint_cal = *VREFINT_CAL_ADDR;
 8001138:	4b3b      	ldr	r3, [pc, #236]	@ (8001228 <main+0x1e4>)
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	80fb      	strh	r3, [r7, #6]
        if (vrefint_raw > 0) {
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00a      	beq.n	800115a <main+0x116>
          vdda_mv = (uint16_t)((VREFINT_CAL_VREF * vrefint_cal) / vrefint_raw);
 8001144:	88fb      	ldrh	r3, [r7, #6]
 8001146:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800114a:	fb03 f202 	mul.w	r2, r3, r2
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	fbb2 f3f3 	udiv	r3, r2, r3
 8001154:	b29a      	uxth	r2, r3
 8001156:	4b35      	ldr	r3, [pc, #212]	@ (800122c <main+0x1e8>)
 8001158:	801a      	strh	r2, [r3, #0]
        }
      }
      HAL_ADC_Stop(&hadc3);
 800115a:	482d      	ldr	r0, [pc, #180]	@ (8001210 <main+0x1cc>)
 800115c:	f001 f912 	bl	8002384 <HAL_ADC_Stop>
    }

    if (uart_tx_busy && huart3.gState == HAL_UART_STATE_READY) {
 8001160:	4b33      	ldr	r3, [pc, #204]	@ (8001230 <main+0x1ec>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00b      	beq.n	8001182 <main+0x13e>
 800116a:	4b32      	ldr	r3, [pc, #200]	@ (8001234 <main+0x1f0>)
 800116c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001170:	2b20      	cmp	r3, #32
 8001172:	d106      	bne.n	8001182 <main+0x13e>
      uart_tx_busy = 0;
 8001174:	4b2e      	ldr	r3, [pc, #184]	@ (8001230 <main+0x1ec>)
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle Green LED
 800117a:	2101      	movs	r1, #1
 800117c:	4828      	ldr	r0, [pc, #160]	@ (8001220 <main+0x1dc>)
 800117e:	f005 ff5a 	bl	8007036 <HAL_GPIO_TogglePin>
    }

    if (uart_tx_busy && (current_time - last_tx_time > 150)) {
 8001182:	4b2b      	ldr	r3, [pc, #172]	@ (8001230 <main+0x1ec>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2b00      	cmp	r3, #0
 800118a:	d011      	beq.n	80011b0 <main+0x16c>
 800118c:	4b2a      	ldr	r3, [pc, #168]	@ (8001238 <main+0x1f4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	68fa      	ldr	r2, [r7, #12]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b96      	cmp	r3, #150	@ 0x96
 8001196:	d90b      	bls.n	80011b0 <main+0x16c>
      uart_tx_busy = 0;
 8001198:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <main+0x1ec>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
      HAL_UART_Abort(&huart3);
 800119e:	4825      	ldr	r0, [pc, #148]	@ (8001234 <main+0x1f0>)
 80011a0:	f009 ff68 	bl	800b074 <HAL_UART_Abort>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Red LED on timeout
 80011a4:	2201      	movs	r2, #1
 80011a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011aa:	481d      	ldr	r0, [pc, #116]	@ (8001220 <main+0x1dc>)
 80011ac:	f005 ff2a 	bl	8007004 <HAL_GPIO_WritePin>
    }

    if (buffer_half_ready == 1 && !uart_tx_busy) {
 80011b0:	4b22      	ldr	r3, [pc, #136]	@ (800123c <main+0x1f8>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d110      	bne.n	80011dc <main+0x198>
 80011ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <main+0x1ec>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d10b      	bne.n	80011dc <main+0x198>
      transmit_buffer_uart(&adc_buffer[0], HALF_BUFFER_SIZE);
 80011c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011c8:	4812      	ldr	r0, [pc, #72]	@ (8001214 <main+0x1d0>)
 80011ca:	f7ff fe89 	bl	8000ee0 <transmit_buffer_uart>
      buffer_half_ready = 0;
 80011ce:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <main+0x1f8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]
      last_tx_time = current_time;
 80011d4:	4a18      	ldr	r2, [pc, #96]	@ (8001238 <main+0x1f4>)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	e014      	b.n	8001206 <main+0x1c2>
    } else if (buffer_half_ready == 2 && !uart_tx_busy) {
 80011dc:	4b17      	ldr	r3, [pc, #92]	@ (800123c <main+0x1f8>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d18d      	bne.n	8001102 <main+0xbe>
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <main+0x1ec>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d188      	bne.n	8001102 <main+0xbe>
      transmit_buffer_uart(&adc_buffer[HALF_BUFFER_SIZE], HALF_BUFFER_SIZE);
 80011f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f4:	4812      	ldr	r0, [pc, #72]	@ (8001240 <main+0x1fc>)
 80011f6:	f7ff fe73 	bl	8000ee0 <transmit_buffer_uart>
      buffer_half_ready = 0;
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <main+0x1f8>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
      last_tx_time = current_time;
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <main+0x1f4>)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6013      	str	r3, [r2, #0]
  while (1) {
 8001206:	e77c      	b.n	8001102 <main+0xbe>
 8001208:	24000030 	.word	0x24000030
 800120c:	24000094 	.word	0x24000094
 8001210:	240000f8 	.word	0x240000f8
 8001214:	30000000 	.word	0x30000000
 8001218:	deadbeef 	.word	0xdeadbeef
 800121c:	240001e8 	.word	0x240001e8
 8001220:	58020400 	.word	0x58020400
 8001224:	240001e0 	.word	0x240001e0
 8001228:	1ff1e860 	.word	0x1ff1e860
 800122c:	24000008 	.word	0x24000008
 8001230:	240001dd 	.word	0x240001dd
 8001234:	24000234 	.word	0x24000234
 8001238:	240001e4 	.word	0x240001e4
 800123c:	240001dc 	.word	0x240001dc
 8001240:	30001000 	.word	0x30001000

08001244 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b09c      	sub	sp, #112	@ 0x70
 8001248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124e:	224c      	movs	r2, #76	@ 0x4c
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f00b fdd2 	bl	800cdfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	2220      	movs	r2, #32
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f00b fdcc 	bl	800cdfc <memset>

  /** Supply configuration update enable
   */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001264:	2004      	movs	r0, #4
 8001266:	f005 ff01 	bl	800706c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
   */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800126a:	2300      	movs	r3, #0
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	4b34      	ldr	r3, [pc, #208]	@ (8001340 <SystemClock_Config+0xfc>)
 8001270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001272:	4a33      	ldr	r2, [pc, #204]	@ (8001340 <SystemClock_Config+0xfc>)
 8001274:	f023 0301 	bic.w	r3, r3, #1
 8001278:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800127a:	4b31      	ldr	r3, [pc, #196]	@ (8001340 <SystemClock_Config+0xfc>)
 800127c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	603b      	str	r3, [r7, #0]
 8001284:	4b2f      	ldr	r3, [pc, #188]	@ (8001344 <SystemClock_Config+0x100>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800128c:	4a2d      	ldr	r2, [pc, #180]	@ (8001344 <SystemClock_Config+0x100>)
 800128e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001292:	6193      	str	r3, [r2, #24]
 8001294:	4b2b      	ldr	r3, [pc, #172]	@ (8001344 <SystemClock_Config+0x100>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800129c:	603b      	str	r3, [r7, #0]
 800129e:	683b      	ldr	r3, [r7, #0]

  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 80012a0:	bf00      	nop
 80012a2:	4b28      	ldr	r3, [pc, #160]	@ (8001344 <SystemClock_Config+0x100>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012ae:	d1f8      	bne.n	80012a2 <SystemClock_Config+0x5e>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType =
 80012b0:	2303      	movs	r3, #3
 80012b2:	627b      	str	r3, [r7, #36]	@ 0x24
      RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80012ba:	2301      	movs	r3, #1
 80012bc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012be:	2340      	movs	r3, #64	@ 0x40
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c2:	2302      	movs	r3, #2
 80012c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012c6:	2302      	movs	r3, #2
 80012c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80012ca:	2305      	movs	r3, #5
 80012cc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 80012ce:	23a0      	movs	r3, #160	@ 0xa0
 80012d0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80012d2:	2302      	movs	r3, #2
 80012d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80012d6:	2305      	movs	r3, #5
 80012d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012da:	2302      	movs	r3, #2
 80012dc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80012de:	2308      	movs	r3, #8
 80012e0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012e2:	2300      	movs	r3, #0
 80012e4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ee:	4618      	mov	r0, r3
 80012f0:	f005 ff16 	bl	8007120 <HAL_RCC_OscConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SystemClock_Config+0xba>
    Error_Handler();
 80012fa:	f000 f8ad 	bl	8001458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80012fe:	233f      	movs	r3, #63	@ 0x3f
 8001300:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
                                RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001302:	2303      	movs	r3, #3
 8001304:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 8001306:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800130a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001310:	2340      	movs	r3, #64	@ 0x40
 8001312:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 8001314:	2350      	movs	r3, #80	@ 0x50
 8001316:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001318:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800131c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800131e:	2340      	movs	r3, #64	@ 0x40
 8001320:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	2104      	movs	r1, #4
 8001326:	4618      	mov	r0, r3
 8001328:	f006 fb54 	bl	80079d4 <HAL_RCC_ClockConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0xf2>
    Error_Handler();
 8001332:	f000 f891 	bl	8001458 <Error_Handler>
  }
}
 8001336:	bf00      	nop
 8001338:	3770      	adds	r7, #112	@ 0x70
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	58000400 	.word	0x58000400
 8001344:	58024800 	.word	0x58024800

08001348 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b0b0      	sub	sp, #192	@ 0xc0
 800134c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	22c0      	movs	r2, #192	@ 0xc0
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f00b fd51 	bl	800cdfc <memset>

  /** Initializes the peripherals clock
   */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 800135a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800135e:	f04f 0300 	mov.w	r3, #0
 8001362:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001366:	2300      	movs	r3, #0
 8001368:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800136a:	463b      	mov	r3, r7
 800136c:	4618      	mov	r0, r3
 800136e:	f006 febd 	bl	80080ec <HAL_RCCEx_PeriphCLKConfig>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <PeriphCommonClock_Config+0x34>
    Error_Handler();
 8001378:	f000 f86e 	bl	8001458 <Error_Handler>
  }
}
 800137c:	bf00      	nop
 800137e:	37c0      	adds	r7, #192	@ 0xc0
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a06      	ldr	r2, [pc, #24]	@ (80013ac <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d106      	bne.n	80013a4 <HAL_ADC_ConvHalfCpltCallback+0x20>
    buffer_half_ready = 1;
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8001398:	2201      	movs	r2, #1
 800139a:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1); // Toggle Yellow LED on half-complete
 800139c:	2102      	movs	r1, #2
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 80013a0:	f005 fe49 	bl	8007036 <HAL_GPIO_TogglePin>
  }
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40022000 	.word	0x40022000
 80013b0:	240001dc 	.word	0x240001dc
 80013b4:	58021000 	.word	0x58021000

080013b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a06      	ldr	r2, [pc, #24]	@ (80013e0 <HAL_ADC_ConvCpltCallback+0x28>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d106      	bne.n	80013d8 <HAL_ADC_ConvCpltCallback+0x20>
    buffer_half_ready = 2;
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <HAL_ADC_ConvCpltCallback+0x2c>)
 80013cc:	2202      	movs	r2, #2
 80013ce:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1); // Toggle Yellow LED on complete
 80013d0:	2102      	movs	r1, #2
 80013d2:	4805      	ldr	r0, [pc, #20]	@ (80013e8 <HAL_ADC_ConvCpltCallback+0x30>)
 80013d4:	f005 fe2f 	bl	8007036 <HAL_GPIO_TogglePin>
  }
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40022000 	.word	0x40022000
 80013e4:	240001dc 	.word	0x240001dc
 80013e8:	58021000 	.word	0x58021000

080013ec <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3) {
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <HAL_UART_TxCpltCallback+0x24>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d102      	bne.n	8001404 <HAL_UART_TxCpltCallback+0x18>
    uart_tx_busy = 0;
 80013fe:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <HAL_UART_TxCpltCallback+0x28>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
  }
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40004800 	.word	0x40004800
 8001414:	240001dd 	.word	0x240001dd

08001418 <HAL_ADC_ErrorCallback>:

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a09      	ldr	r2, [pc, #36]	@ (800144c <HAL_ADC_ErrorCallback+0x34>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d10b      	bne.n	8001442 <HAL_ADC_ErrorCallback+0x2a>
    HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 800142a:	4809      	ldr	r0, [pc, #36]	@ (8001450 <HAL_ADC_ErrorCallback+0x38>)
 800142c:	f002 fb0a 	bl	8003a44 <HAL_ADCEx_MultiModeStop_DMA>
    HAL_Delay(10);
 8001430:	200a      	movs	r0, #10
 8001432:	f000 fa93 	bl	800195c <HAL_Delay>
    HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t *)adc_buffer, BUFFER_SIZE);
 8001436:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800143a:	4906      	ldr	r1, [pc, #24]	@ (8001454 <HAL_ADC_ErrorCallback+0x3c>)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <HAL_ADC_ErrorCallback+0x38>)
 800143e:	f002 fa23 	bl	8003888 <HAL_ADCEx_MultiModeStart_DMA>
  }
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40022000 	.word	0x40022000
 8001450:	24000030 	.word	0x24000030
 8001454:	30000000 	.word	0x30000000

08001458 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800145c:	b672      	cpsid	i
}
 800145e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <Error_Handler+0x8>

08001464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146a:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <HAL_MspInit+0x30>)
 800146c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001470:	4a08      	ldr	r2, [pc, #32]	@ (8001494 <HAL_MspInit+0x30>)
 8001472:	f043 0302 	orr.w	r3, r3, #2
 8001476:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_MspInit+0x30>)
 800147c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	58024400 	.word	0x58024400

08001498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <NMI_Handler+0x4>

080014a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <HardFault_Handler+0x4>

080014a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <MemManage_Handler+0x4>

080014b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <BusFault_Handler+0x4>

080014b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <UsageFault_Handler+0x4>

080014c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ee:	f000 fa15 	bl	800191c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014fc:	4802      	ldr	r0, [pc, #8]	@ (8001508 <DMA1_Stream0_IRQHandler+0x10>)
 80014fe:	f004 f8b3 	bl	8005668 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	2400015c 	.word	0x2400015c

0800150c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001510:	4802      	ldr	r0, [pc, #8]	@ (800151c <DMA1_Stream1_IRQHandler+0x10>)
 8001512:	f004 f8a9 	bl	8005668 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	240002c8 	.word	0x240002c8

08001520 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001524:	4803      	ldr	r0, [pc, #12]	@ (8001534 <ADC_IRQHandler+0x14>)
 8001526:	f001 f863 	bl	80025f0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800152a:	4803      	ldr	r0, [pc, #12]	@ (8001538 <ADC_IRQHandler+0x18>)
 800152c:	f001 f860 	bl	80025f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}
 8001534:	24000030 	.word	0x24000030
 8001538:	24000094 	.word	0x24000094

0800153c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001540:	4802      	ldr	r0, [pc, #8]	@ (800154c <USART3_IRQHandler+0x10>)
 8001542:	f009 fea5 	bl	800b290 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	24000234 	.word	0x24000234

08001550 <MX_TIM6_Init>:
/* USER CODE END 0 */

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001556:	1d3b      	adds	r3, r7, #4
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001560:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001562:	4a15      	ldr	r2, [pc, #84]	@ (80015b8 <MX_TIM6_Init+0x68>)
 8001564:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24; // 10.24 kHz: (PSC+1) = 25
 8001566:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001568:	2218      	movs	r2, #24
 800156a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_TIM6_Init+0x64>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  htim6.Init.Period =
 8001572:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001574:	22c2      	movs	r2, #194	@ 0xc2
 8001576:	60da      	str	r2, [r3, #12]
      194; // 10.24 kHz: (ARR+1) = 195, Freq = 200MHz/25/195 = 10,256.4 Hz
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_TIM6_Init+0x64>)
 800157a:	2280      	movs	r2, #128	@ 0x80
 800157c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 800157e:	480d      	ldr	r0, [pc, #52]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001580:	f009 fab2 	bl	800aae8 <HAL_TIM_Base_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM6_Init+0x3e>
    Error_Handler();
 800158a:	f7ff ff65 	bl	8001458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800158e:	2320      	movs	r3, #32
 8001590:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8001596:	1d3b      	adds	r3, r7, #4
 8001598:	4619      	mov	r1, r3
 800159a:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <MX_TIM6_Init+0x64>)
 800159c:	f009 fc0c 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM6_Init+0x5a>
    Error_Handler();
 80015a6:	f7ff ff57 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	240001e8 	.word	0x240001e8
 80015b8:	40001000 	.word	0x40001000

080015bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle) {
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  if (tim_baseHandle->Instance == TIM6) {
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a0b      	ldr	r2, [pc, #44]	@ (80015f8 <HAL_TIM_Base_MspInit+0x3c>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d10e      	bne.n	80015ec <HAL_TIM_Base_MspInit+0x30>
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015ce:	4b0b      	ldr	r3, [pc, #44]	@ (80015fc <HAL_TIM_Base_MspInit+0x40>)
 80015d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015d4:	4a09      	ldr	r2, [pc, #36]	@ (80015fc <HAL_TIM_Base_MspInit+0x40>)
 80015d6:	f043 0310 	orr.w	r3, r3, #16
 80015da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015de:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <HAL_TIM_Base_MspInit+0x40>)
 80015e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015e4:	f003 0310 	and.w	r3, r3, #16
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	40001000 	.word	0x40001000
 80015fc:	58024400 	.word	0x58024400

08001600 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void) {
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001604:	4b22      	ldr	r3, [pc, #136]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001606:	4a23      	ldr	r2, [pc, #140]	@ (8001694 <MX_USART3_UART_Init+0x94>)
 8001608:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800160a:	4b21      	ldr	r3, [pc, #132]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800160c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001610:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001612:	4b1f      	ldr	r3, [pc, #124]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001618:	4b1d      	ldr	r3, [pc, #116]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800161e:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8001624:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001626:	2208      	movs	r2, #8
 8001628:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800162a:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001630:	4b17      	ldr	r3, [pc, #92]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001636:	4b16      	ldr	r3, [pc, #88]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800163c:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800163e:	2200      	movs	r2, #0
 8001640:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001642:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 8001644:	2200      	movs	r2, #0
 8001646:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001648:	4811      	ldr	r0, [pc, #68]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800164a:	f009 fc43 	bl	800aed4 <HAL_UART_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_USART3_UART_Init+0x58>
    Error_Handler();
 8001654:	f7ff ff00 	bl	8001458 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) !=
 8001658:	2100      	movs	r1, #0
 800165a:	480d      	ldr	r0, [pc, #52]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800165c:	f00b fb03 	bl	800cc66 <HAL_UARTEx_SetTxFifoThreshold>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_USART3_UART_Init+0x6a>
      HAL_OK) {
    Error_Handler();
 8001666:	f7ff fef7 	bl	8001458 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) !=
 800166a:	2100      	movs	r1, #0
 800166c:	4808      	ldr	r0, [pc, #32]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800166e:	f00b fb38 	bl	800cce2 <HAL_UARTEx_SetRxFifoThreshold>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_USART3_UART_Init+0x7c>
      HAL_OK) {
    Error_Handler();
 8001678:	f7ff feee 	bl	8001458 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 800167c:	4804      	ldr	r0, [pc, #16]	@ (8001690 <MX_USART3_UART_Init+0x90>)
 800167e:	f00b fab9 	bl	800cbf4 <HAL_UARTEx_DisableFifoMode>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_USART3_UART_Init+0x8c>
    Error_Handler();
 8001688:	f7ff fee6 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}
 8001690:	24000234 	.word	0x24000234
 8001694:	40004800 	.word	0x40004800

08001698 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b0ba      	sub	sp, #232	@ 0xe8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	22c0      	movs	r2, #192	@ 0xc0
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f00b fb9f 	bl	800cdfc <memset>
  if (uartHandle->Instance == USART3) {
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a42      	ldr	r2, [pc, #264]	@ (80017cc <HAL_UART_MspInit+0x134>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d17c      	bne.n	80017c2 <HAL_UART_MspInit+0x12a>

    /* USER CODE END USART3_MspInit 0 */

    /** Initializes the peripherals clock
     */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016c8:	f04f 0202 	mov.w	r2, #2
 80016cc:	f04f 0300 	mov.w	r3, #0
 80016d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection =
 80016d4:	2303      	movs	r3, #3
 80016d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        RCC_USART234578CLKSOURCE_HSI; // Use 64MHz HSI instead of slow APB1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80016da:	f107 0310 	add.w	r3, r7, #16
 80016de:	4618      	mov	r0, r3
 80016e0:	f006 fd04 	bl	80080ec <HAL_RCCEx_PeriphCLKConfig>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <HAL_UART_MspInit+0x56>
      Error_Handler();
 80016ea:	f7ff feb5 	bl	8001458 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80016ee:	4b38      	ldr	r3, [pc, #224]	@ (80017d0 <HAL_UART_MspInit+0x138>)
 80016f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016f4:	4a36      	ldr	r2, [pc, #216]	@ (80017d0 <HAL_UART_MspInit+0x138>)
 80016f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016fe:	4b34      	ldr	r3, [pc, #208]	@ (80017d0 <HAL_UART_MspInit+0x138>)
 8001700:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001704:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800170c:	4b30      	ldr	r3, [pc, #192]	@ (80017d0 <HAL_UART_MspInit+0x138>)
 800170e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001712:	4a2f      	ldr	r2, [pc, #188]	@ (80017d0 <HAL_UART_MspInit+0x138>)
 8001714:	f043 0308 	orr.w	r3, r3, #8
 8001718:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800171c:	4b2c      	ldr	r3, [pc, #176]	@ (80017d0 <HAL_UART_MspInit+0x138>)
 800171e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800172a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800172e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001732:	2302      	movs	r3, #2
 8001734:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173e:	2300      	movs	r3, #0
 8001740:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001744:	2307      	movs	r3, #7
 8001746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800174a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800174e:	4619      	mov	r1, r3
 8001750:	4820      	ldr	r0, [pc, #128]	@ (80017d4 <HAL_UART_MspInit+0x13c>)
 8001752:	f005 faa7 	bl	8006ca4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 8001756:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001758:	4a20      	ldr	r2, [pc, #128]	@ (80017dc <HAL_UART_MspInit+0x144>)
 800175a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800175c:	4b1e      	ldr	r3, [pc, #120]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 800175e:	222e      	movs	r2, #46	@ 0x2e
 8001760:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001762:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001764:	2240      	movs	r2, #64	@ 0x40
 8001766:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001768:	4b1b      	ldr	r3, [pc, #108]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800176e:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001770:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001774:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001776:	4b18      	ldr	r3, [pc, #96]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001778:	2200      	movs	r2, #0
 800177a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800177c:	4b16      	ldr	r3, [pc, #88]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001782:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001784:	2200      	movs	r2, #0
 8001786:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 800178a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800178e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001792:	2200      	movs	r2, #0
 8001794:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK) {
 8001796:	4810      	ldr	r0, [pc, #64]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 8001798:	f002 fc3c 	bl	8004014 <HAL_DMA_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_UART_MspInit+0x10e>
      Error_Handler();
 80017a2:	f7ff fe59 	bl	8001458 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, hdma_usart3_tx);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 80017aa:	67da      	str	r2, [r3, #124]	@ 0x7c
 80017ac:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <HAL_UART_MspInit+0x140>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2102      	movs	r1, #2
 80017b6:	2027      	movs	r0, #39	@ 0x27
 80017b8:	f002 fbf7 	bl	8003faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80017bc:	2027      	movs	r0, #39	@ 0x27
 80017be:	f002 fc0e 	bl	8003fde <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }
}
 80017c2:	bf00      	nop
 80017c4:	37e8      	adds	r7, #232	@ 0xe8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40004800 	.word	0x40004800
 80017d0:	58024400 	.word	0x58024400
 80017d4:	58020c00 	.word	0x58020c00
 80017d8:	240002c8 	.word	0x240002c8
 80017dc:	40020028 	.word	0x40020028

080017e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80017e0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800181c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80017e4:	f7fe ffbc 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80017e8:	f7fe ff0c 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017ec:	480c      	ldr	r0, [pc, #48]	@ (8001820 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017ee:	490d      	ldr	r1, [pc, #52]	@ (8001824 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001828 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f4:	e002      	b.n	80017fc <LoopCopyDataInit>

080017f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017fa:	3304      	adds	r3, #4

080017fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001800:	d3f9      	bcc.n	80017f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001804:	4c0a      	ldr	r4, [pc, #40]	@ (8001830 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001808:	e001      	b.n	800180e <LoopFillZerobss>

0800180a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800180a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800180c:	3204      	adds	r2, #4

0800180e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800180e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001810:	d3fb      	bcc.n	800180a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001812:	f00b fafb 	bl	800ce0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001816:	f7ff fc15 	bl	8001044 <main>
  bx  lr
 800181a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800181c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001820:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001824:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8001828:	0800cebc 	.word	0x0800cebc
  ldr r2, =_sbss
 800182c:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8001830:	24000344 	.word	0x24000344

08001834 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC3_IRQHandler>
	...

08001838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183e:	2003      	movs	r0, #3
 8001840:	f002 fba8 	bl	8003f94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001844:	f006 fa7c 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 8001848:	4602      	mov	r2, r0
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_Init+0x68>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	0a1b      	lsrs	r3, r3, #8
 8001850:	f003 030f 	and.w	r3, r3, #15
 8001854:	4913      	ldr	r1, [pc, #76]	@ (80018a4 <HAL_Init+0x6c>)
 8001856:	5ccb      	ldrb	r3, [r1, r3]
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	fa22 f303 	lsr.w	r3, r2, r3
 8001860:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <HAL_Init+0x68>)
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	4a0e      	ldr	r2, [pc, #56]	@ (80018a4 <HAL_Init+0x6c>)
 800186c:	5cd3      	ldrb	r3, [r2, r3]
 800186e:	f003 031f 	and.w	r3, r3, #31
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	fa22 f303 	lsr.w	r3, r2, r3
 8001878:	4a0b      	ldr	r2, [pc, #44]	@ (80018a8 <HAL_Init+0x70>)
 800187a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800187c:	4a0b      	ldr	r2, [pc, #44]	@ (80018ac <HAL_Init+0x74>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001882:	2000      	movs	r0, #0
 8001884:	f000 f814 	bl	80018b0 <HAL_InitTick>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e002      	b.n	8001898 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001892:	f7ff fde7 	bl	8001464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	58024400 	.word	0x58024400
 80018a4:	0800ce6c 	.word	0x0800ce6c
 80018a8:	24000004 	.word	0x24000004
 80018ac:	24000000 	.word	0x24000000

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80018b8:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <HAL_InitTick+0x60>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e021      	b.n	8001908 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80018c4:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <HAL_InitTick+0x64>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <HAL_InitTick+0x60>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	4619      	mov	r1, r3
 80018ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018da:	4618      	mov	r0, r3
 80018dc:	f002 fb8d 	bl	8003ffa <HAL_SYSTICK_Config>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e00e      	b.n	8001908 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b0f      	cmp	r3, #15
 80018ee:	d80a      	bhi.n	8001906 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f0:	2200      	movs	r2, #0
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	f04f 30ff 	mov.w	r0, #4294967295
 80018f8:	f002 fb57 	bl	8003faa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018fc:	4a06      	ldr	r2, [pc, #24]	@ (8001918 <HAL_InitTick+0x68>)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	e000      	b.n	8001908 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	24000010 	.word	0x24000010
 8001914:	24000000 	.word	0x24000000
 8001918:	2400000c 	.word	0x2400000c

0800191c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001920:	4b06      	ldr	r3, [pc, #24]	@ (800193c <HAL_IncTick+0x20>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	461a      	mov	r2, r3
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <HAL_IncTick+0x24>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4413      	add	r3, r2
 800192c:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <HAL_IncTick+0x24>)
 800192e:	6013      	str	r3, [r2, #0]
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	24000010 	.word	0x24000010
 8001940:	24000340 	.word	0x24000340

08001944 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return uwTick;
 8001948:	4b03      	ldr	r3, [pc, #12]	@ (8001958 <HAL_GetTick+0x14>)
 800194a:	681b      	ldr	r3, [r3, #0]
}
 800194c:	4618      	mov	r0, r3
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	24000340 	.word	0x24000340

0800195c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001964:	f7ff ffee 	bl	8001944 <HAL_GetTick>
 8001968:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001974:	d005      	beq.n	8001982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001976:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_Delay+0x44>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	461a      	mov	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001982:	bf00      	nop
 8001984:	f7ff ffde 	bl	8001944 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	429a      	cmp	r2, r3
 8001992:	d8f7      	bhi.n	8001984 <HAL_Delay+0x28>
  {
  }
}
 8001994:	bf00      	nop
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	24000010 	.word	0x24000010

080019a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_GetREVID+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	0c1b      	lsrs	r3, r3, #16
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	5c001000 	.word	0x5c001000

080019bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	431a      	orrs	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	609a      	str	r2, [r3, #8]
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	431a      	orrs	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	609a      	str	r2, [r3, #8]
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b087      	sub	sp, #28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d107      	bne.n	8001a48 <LL_ADC_SetChannelPreselection+0x24>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	0e9b      	lsrs	r3, r3, #26
 8001a3c:	f003 031f 	and.w	r3, r3, #31
 8001a40:	2201      	movs	r2, #1
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	e015      	b.n	8001a74 <LL_ADC_SetChannelPreselection+0x50>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	fa93 f3a3 	rbit	r3, r3
 8001a52:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001a5e:	2320      	movs	r3, #32
 8001a60:	e003      	b.n	8001a6a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	fab3 f383 	clz	r3, r3
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	f003 031f 	and.w	r3, r3, #31
 8001a6e:	2201      	movs	r2, #1
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	69d2      	ldr	r2, [r2, #28]
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001a7e:	bf00      	nop
 8001a80:	371c      	adds	r7, #28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b087      	sub	sp, #28
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	60b9      	str	r1, [r7, #8]
 8001a94:	607a      	str	r2, [r7, #4]
 8001a96:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3360      	adds	r3, #96	@ 0x60
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	430b      	orrs	r3, r1
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001abe:	bf00      	nop
 8001ac0:	371c      	adds	r7, #28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b085      	sub	sp, #20
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	60f8      	str	r0, [r7, #12]
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	f003 031f 	and.w	r3, r3, #31
 8001ae4:	6879      	ldr	r1, [r7, #4]
 8001ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aea:	431a      	orrs	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	611a      	str	r2, [r3, #16]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	3360      	adds	r3, #96	@ 0x60
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	431a      	orrs	r2, r3
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	601a      	str	r2, [r3, #0]
  }
}
 8001b26:	bf00      	nop
 8001b28:	371c      	adds	r7, #28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3330      	adds	r3, #48	@ 0x30
 8001b68:	461a      	mov	r2, r3
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	0a1b      	lsrs	r3, r3, #8
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	f003 030c 	and.w	r3, r3, #12
 8001b74:	4413      	add	r3, r2
 8001b76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	f003 031f 	and.w	r3, r3, #31
 8001b82:	211f      	movs	r1, #31
 8001b84:	fa01 f303 	lsl.w	r3, r1, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	401a      	ands	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	0e9b      	lsrs	r3, r3, #26
 8001b90:	f003 011f 	and.w	r1, r3, #31
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	f003 031f 	and.w	r3, r3, #31
 8001b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ba4:	bf00      	nop
 8001ba6:	371c      	adds	r7, #28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b087      	sub	sp, #28
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	60f8      	str	r0, [r7, #12]
 8001bde:	60b9      	str	r1, [r7, #8]
 8001be0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	3314      	adds	r3, #20
 8001be6:	461a      	mov	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	0e5b      	lsrs	r3, r3, #25
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	0d1b      	lsrs	r3, r3, #20
 8001bfe:	f003 031f 	and.w	r3, r3, #31
 8001c02:	2107      	movs	r1, #7
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	0d1b      	lsrs	r3, r3, #20
 8001c10:	f003 031f 	and.w	r3, r3, #31
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c20:	bf00      	nop
 8001c22:	371c      	adds	r7, #28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c44:	43db      	mvns	r3, r3
 8001c46:	401a      	ands	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0318 	and.w	r3, r3, #24
 8001c4e:	4908      	ldr	r1, [pc, #32]	@ (8001c70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c50:	40d9      	lsrs	r1, r3
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	400b      	ands	r3, r1
 8001c56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	000fffff 	.word	0x000fffff

08001c74 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f003 031f 	and.w	r3, r3, #31
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ccc <LL_ADC_DisableDeepPowerDown+0x20>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6093      	str	r3, [r2, #8]
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	5fffffc0 	.word	0x5fffffc0

08001cd0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ce0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ce4:	d101      	bne.n	8001cea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	4b05      	ldr	r3, [pc, #20]	@ (8001d1c <LL_ADC_EnableInternalRegulator+0x24>)
 8001d06:	4013      	ands	r3, r2
 8001d08:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	6fffffc0 	.word	0x6fffffc0

08001d20 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d34:	d101      	bne.n	8001d3a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <LL_ADC_Enable+0x24>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	f043 0201 	orr.w	r2, r3, #1
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	7fffffc0 	.word	0x7fffffc0

08001d70 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <LL_ADC_Disable+0x24>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	f043 0202 	orr.w	r2, r3, #2
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	7fffffc0 	.word	0x7fffffc0

08001d98 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <LL_ADC_IsEnabled+0x18>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <LL_ADC_IsEnabled+0x1a>
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d101      	bne.n	8001dd6 <LL_ADC_IsDisableOngoing+0x18>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e000      	b.n	8001dd8 <LL_ADC_IsDisableOngoing+0x1a>
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <LL_ADC_REG_StartConversion+0x24>)
 8001df2:	4013      	ands	r3, r2
 8001df4:	f043 0204 	orr.w	r2, r3, #4
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	7fffffc0 	.word	0x7fffffc0

08001e0c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <LL_ADC_REG_StopConversion+0x24>)
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	f043 0210 	orr.w	r2, r3, #16
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	7fffffc0 	.word	0x7fffffc0

08001e34 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d101      	bne.n	8001e4c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <LL_ADC_INJ_StopConversion+0x24>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	f043 0220 	orr.w	r2, r3, #32
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	7fffffc0 	.word	0x7fffffc0

08001e84 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b08      	cmp	r3, #8
 8001e96:	d101      	bne.n	8001e9c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b089      	sub	sp, #36	@ 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e18f      	b.n	80021e6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d109      	bne.n	8001ee8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7fe fdad 	bl	8000a34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff feef 	bl	8001cd0 <LL_ADC_IsDeepPowerDownEnabled>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d004      	beq.n	8001f02 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fed5 	bl	8001cac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff ff0a 	bl	8001d20 <LL_ADC_IsInternalRegulatorEnabled>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d114      	bne.n	8001f3c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff feee 	bl	8001cf8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f1c:	4b87      	ldr	r3, [pc, #540]	@ (800213c <HAL_ADC_Init+0x290>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	099b      	lsrs	r3, r3, #6
 8001f22:	4a87      	ldr	r2, [pc, #540]	@ (8002140 <HAL_ADC_Init+0x294>)
 8001f24:	fba2 2303 	umull	r2, r3, r2, r3
 8001f28:	099b      	lsrs	r3, r3, #6
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f2e:	e002      	b.n	8001f36 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	3b01      	subs	r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f9      	bne.n	8001f30 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff feed 	bl	8001d20 <LL_ADC_IsInternalRegulatorEnabled>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d10d      	bne.n	8001f68 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f50:	f043 0210 	orr.w	r2, r3, #16
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5c:	f043 0201 	orr.w	r2, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff61 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 8001f72:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f78:	f003 0310 	and.w	r3, r3, #16
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f040 8129 	bne.w	80021d4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f040 8125 	bne.w	80021d4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f92:	f043 0202 	orr.w	r2, r3, #2
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fefa 	bl	8001d98 <LL_ADC_IsEnabled>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d136      	bne.n	8002018 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a65      	ldr	r2, [pc, #404]	@ (8002144 <HAL_ADC_Init+0x298>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d004      	beq.n	8001fbe <HAL_ADC_Init+0x112>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a63      	ldr	r2, [pc, #396]	@ (8002148 <HAL_ADC_Init+0x29c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d10e      	bne.n	8001fdc <HAL_ADC_Init+0x130>
 8001fbe:	4861      	ldr	r0, [pc, #388]	@ (8002144 <HAL_ADC_Init+0x298>)
 8001fc0:	f7ff feea 	bl	8001d98 <LL_ADC_IsEnabled>
 8001fc4:	4604      	mov	r4, r0
 8001fc6:	4860      	ldr	r0, [pc, #384]	@ (8002148 <HAL_ADC_Init+0x29c>)
 8001fc8:	f7ff fee6 	bl	8001d98 <LL_ADC_IsEnabled>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4323      	orrs	r3, r4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	bf0c      	ite	eq
 8001fd4:	2301      	moveq	r3, #1
 8001fd6:	2300      	movne	r3, #0
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	e008      	b.n	8001fee <HAL_ADC_Init+0x142>
 8001fdc:	485b      	ldr	r0, [pc, #364]	@ (800214c <HAL_ADC_Init+0x2a0>)
 8001fde:	f7ff fedb 	bl	8001d98 <LL_ADC_IsEnabled>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bf0c      	ite	eq
 8001fe8:	2301      	moveq	r3, #1
 8001fea:	2300      	movne	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d012      	beq.n	8002018 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a53      	ldr	r2, [pc, #332]	@ (8002144 <HAL_ADC_Init+0x298>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d004      	beq.n	8002006 <HAL_ADC_Init+0x15a>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a51      	ldr	r2, [pc, #324]	@ (8002148 <HAL_ADC_Init+0x29c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d101      	bne.n	800200a <HAL_ADC_Init+0x15e>
 8002006:	4a52      	ldr	r2, [pc, #328]	@ (8002150 <HAL_ADC_Init+0x2a4>)
 8002008:	e000      	b.n	800200c <HAL_ADC_Init+0x160>
 800200a:	4a52      	ldr	r2, [pc, #328]	@ (8002154 <HAL_ADC_Init+0x2a8>)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	4619      	mov	r1, r3
 8002012:	4610      	mov	r0, r2
 8002014:	f7ff fcd2 	bl	80019bc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002018:	f7ff fcc4 	bl	80019a4 <HAL_GetREVID>
 800201c:	4603      	mov	r3, r0
 800201e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002022:	4293      	cmp	r3, r2
 8002024:	d914      	bls.n	8002050 <HAL_ADC_Init+0x1a4>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2b10      	cmp	r3, #16
 800202c:	d110      	bne.n	8002050 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	7d5b      	ldrb	r3, [r3, #21]
 8002032:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002038:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800203e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	7f1b      	ldrb	r3, [r3, #28]
 8002044:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002046:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002048:	f043 030c 	orr.w	r3, r3, #12
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	e00d      	b.n	800206c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	7d5b      	ldrb	r3, [r3, #21]
 8002054:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800205a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002060:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	7f1b      	ldrb	r3, [r3, #28]
 8002066:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	7f1b      	ldrb	r3, [r3, #28]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d106      	bne.n	8002082 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	3b01      	subs	r3, #1
 800207a:	045b      	lsls	r3, r3, #17
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	4313      	orrs	r3, r2
 8002080:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	2b00      	cmp	r3, #0
 8002088:	d009      	beq.n	800209e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002096:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002158 <HAL_ADC_Init+0x2ac>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6812      	ldr	r2, [r2, #0]
 80020ac:	69b9      	ldr	r1, [r7, #24]
 80020ae:	430b      	orrs	r3, r1
 80020b0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff febc 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 80020bc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fede 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 80020c8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d15f      	bne.n	8002190 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d15c      	bne.n	8002190 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	7d1b      	ldrb	r3, [r3, #20]
 80020da:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80020e0:	4313      	orrs	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <HAL_ADC_Init+0x2b0>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	69b9      	ldr	r1, [r7, #24]
 80020f4:	430b      	orrs	r3, r1
 80020f6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d130      	bne.n	8002164 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002106:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691a      	ldr	r2, [r3, #16]
 800210e:	4b14      	ldr	r3, [pc, #80]	@ (8002160 <HAL_ADC_Init+0x2b4>)
 8002110:	4013      	ands	r3, r2
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002116:	3a01      	subs	r2, #1
 8002118:	0411      	lsls	r1, r2, #16
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800211e:	4311      	orrs	r1, r2
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002124:	4311      	orrs	r1, r2
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800212a:	430a      	orrs	r2, r1
 800212c:	431a      	orrs	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0201 	orr.w	r2, r2, #1
 8002136:	611a      	str	r2, [r3, #16]
 8002138:	e01c      	b.n	8002174 <HAL_ADC_Init+0x2c8>
 800213a:	bf00      	nop
 800213c:	24000000 	.word	0x24000000
 8002140:	053e2d63 	.word	0x053e2d63
 8002144:	40022000 	.word	0x40022000
 8002148:	40022100 	.word	0x40022100
 800214c:	58026000 	.word	0x58026000
 8002150:	40022300 	.word	0x40022300
 8002154:	58026300 	.word	0x58026300
 8002158:	fff0c003 	.word	0xfff0c003
 800215c:	ffffbffc 	.word	0xffffbffc
 8002160:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691a      	ldr	r2, [r3, #16]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0201 	bic.w	r2, r2, #1
 8002172:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	430a      	orrs	r2, r1
 8002188:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f001 f99e 	bl	80034cc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d10c      	bne.n	80021b2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	f023 010f 	bic.w	r1, r3, #15
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	1e5a      	subs	r2, r3, #1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80021b0:	e007      	b.n	80021c2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f022 020f 	bic.w	r2, r2, #15
 80021c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c6:	f023 0303 	bic.w	r3, r3, #3
 80021ca:	f043 0201 	orr.w	r2, r3, #1
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80021d2:	e007      	b.n	80021e4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d8:	f043 0210 	orr.w	r2, r3, #16
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80021e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	@ 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd90      	pop	{r4, r7, pc}
 80021ee:	bf00      	nop

080021f0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a5c      	ldr	r2, [pc, #368]	@ (8002370 <HAL_ADC_Start+0x180>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d004      	beq.n	800220c <HAL_ADC_Start+0x1c>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a5b      	ldr	r2, [pc, #364]	@ (8002374 <HAL_ADC_Start+0x184>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d101      	bne.n	8002210 <HAL_ADC_Start+0x20>
 800220c:	4b5a      	ldr	r3, [pc, #360]	@ (8002378 <HAL_ADC_Start+0x188>)
 800220e:	e000      	b.n	8002212 <HAL_ADC_Start+0x22>
 8002210:	4b5a      	ldr	r3, [pc, #360]	@ (800237c <HAL_ADC_Start+0x18c>)
 8002212:	4618      	mov	r0, r3
 8002214:	f7ff fd2e 	bl	8001c74 <LL_ADC_GetMultimode>
 8002218:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff fe08 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	f040 809a 	bne.w	8002360 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002232:	2b01      	cmp	r3, #1
 8002234:	d101      	bne.n	800223a <HAL_ADC_Start+0x4a>
 8002236:	2302      	movs	r3, #2
 8002238:	e095      	b.n	8002366 <HAL_ADC_Start+0x176>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 ffc4 	bl	80031d0 <ADC_Enable>
 8002248:	4603      	mov	r3, r0
 800224a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800224c:	7dfb      	ldrb	r3, [r7, #23]
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 8081 	bne.w	8002356 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002258:	4b49      	ldr	r3, [pc, #292]	@ (8002380 <HAL_ADC_Start+0x190>)
 800225a:	4013      	ands	r3, r2
 800225c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a42      	ldr	r2, [pc, #264]	@ (8002374 <HAL_ADC_Start+0x184>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d002      	beq.n	8002274 <HAL_ADC_Start+0x84>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	e000      	b.n	8002276 <HAL_ADC_Start+0x86>
 8002274:	4b3e      	ldr	r3, [pc, #248]	@ (8002370 <HAL_ADC_Start+0x180>)
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	4293      	cmp	r3, r2
 800227c:	d002      	beq.n	8002284 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d105      	bne.n	8002290 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002288:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002294:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800229c:	d106      	bne.n	80022ac <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a2:	f023 0206 	bic.w	r2, r3, #6
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80022aa:	e002      	b.n	80022b2 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	221c      	movs	r2, #28
 80022b8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a2b      	ldr	r2, [pc, #172]	@ (8002374 <HAL_ADC_Start+0x184>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d002      	beq.n	80022d2 <HAL_ADC_Start+0xe2>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	e000      	b.n	80022d4 <HAL_ADC_Start+0xe4>
 80022d2:	4b27      	ldr	r3, [pc, #156]	@ (8002370 <HAL_ADC_Start+0x180>)
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	4293      	cmp	r3, r2
 80022da:	d008      	beq.n	80022ee <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d005      	beq.n	80022ee <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	2b05      	cmp	r3, #5
 80022e6:	d002      	beq.n	80022ee <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	2b09      	cmp	r3, #9
 80022ec:	d114      	bne.n	8002318 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002300:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002304:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff fd67 	bl	8001de4 <LL_ADC_REG_StartConversion>
 8002316:	e025      	b.n	8002364 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800231c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a12      	ldr	r2, [pc, #72]	@ (8002374 <HAL_ADC_Start+0x184>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d002      	beq.n	8002334 <HAL_ADC_Start+0x144>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	e000      	b.n	8002336 <HAL_ADC_Start+0x146>
 8002334:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <HAL_ADC_Start+0x180>)
 8002336:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00f      	beq.n	8002364 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002348:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800234c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	655a      	str	r2, [r3, #84]	@ 0x54
 8002354:	e006      	b.n	8002364 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800235e:	e001      	b.n	8002364 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002360:	2302      	movs	r3, #2
 8002362:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002364:	7dfb      	ldrb	r3, [r7, #23]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40022000 	.word	0x40022000
 8002374:	40022100 	.word	0x40022100
 8002378:	40022300 	.word	0x40022300
 800237c:	58026300 	.word	0x58026300
 8002380:	fffff0fe 	.word	0xfffff0fe

08002384 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002392:	2b01      	cmp	r3, #1
 8002394:	d101      	bne.n	800239a <HAL_ADC_Stop+0x16>
 8002396:	2302      	movs	r3, #2
 8002398:	e021      	b.n	80023de <HAL_ADC_Stop+0x5a>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2201      	movs	r2, #1
 800239e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80023a2:	2103      	movs	r1, #3
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 fe57 	bl	8003058 <ADC_ConversionStop>
 80023aa:	4603      	mov	r3, r0
 80023ac:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d10f      	bne.n	80023d4 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 ff95 	bl	80032e4 <ADC_Disable>
 80023ba:	4603      	mov	r3, r0
 80023bc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d107      	bne.n	80023d4 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023c8:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <HAL_ADC_Stop+0x64>)
 80023ca:	4013      	ands	r3, r2
 80023cc:	f043 0201 	orr.w	r2, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	ffffeefe 	.word	0xffffeefe

080023ec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b088      	sub	sp, #32
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a72      	ldr	r2, [pc, #456]	@ (80025c4 <HAL_ADC_PollForConversion+0x1d8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d004      	beq.n	800240a <HAL_ADC_PollForConversion+0x1e>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a70      	ldr	r2, [pc, #448]	@ (80025c8 <HAL_ADC_PollForConversion+0x1dc>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d101      	bne.n	800240e <HAL_ADC_PollForConversion+0x22>
 800240a:	4b70      	ldr	r3, [pc, #448]	@ (80025cc <HAL_ADC_PollForConversion+0x1e0>)
 800240c:	e000      	b.n	8002410 <HAL_ADC_PollForConversion+0x24>
 800240e:	4b70      	ldr	r3, [pc, #448]	@ (80025d0 <HAL_ADC_PollForConversion+0x1e4>)
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fc2f 	bl	8001c74 <LL_ADC_GetMultimode>
 8002416:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	2b08      	cmp	r3, #8
 800241e:	d102      	bne.n	8002426 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002420:	2308      	movs	r3, #8
 8002422:	61fb      	str	r3, [r7, #28]
 8002424:	e037      	b.n	8002496 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d005      	beq.n	8002438 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	2b05      	cmp	r3, #5
 8002430:	d002      	beq.n	8002438 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2b09      	cmp	r3, #9
 8002436:	d111      	bne.n	800245c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b00      	cmp	r3, #0
 8002444:	d007      	beq.n	8002456 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244a:	f043 0220 	orr.w	r2, r3, #32
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e0b1      	b.n	80025ba <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002456:	2304      	movs	r3, #4
 8002458:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800245a:	e01c      	b.n	8002496 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a58      	ldr	r2, [pc, #352]	@ (80025c4 <HAL_ADC_PollForConversion+0x1d8>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d004      	beq.n	8002470 <HAL_ADC_PollForConversion+0x84>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a57      	ldr	r2, [pc, #348]	@ (80025c8 <HAL_ADC_PollForConversion+0x1dc>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d101      	bne.n	8002474 <HAL_ADC_PollForConversion+0x88>
 8002470:	4b56      	ldr	r3, [pc, #344]	@ (80025cc <HAL_ADC_PollForConversion+0x1e0>)
 8002472:	e000      	b.n	8002476 <HAL_ADC_PollForConversion+0x8a>
 8002474:	4b56      	ldr	r3, [pc, #344]	@ (80025d0 <HAL_ADC_PollForConversion+0x1e4>)
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff fc0a 	bl	8001c90 <LL_ADC_GetMultiDMATransfer>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d007      	beq.n	8002492 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002486:	f043 0220 	orr.w	r2, r3, #32
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e093      	b.n	80025ba <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002492:	2304      	movs	r3, #4
 8002494:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002496:	f7ff fa55 	bl	8001944 <HAL_GetTick>
 800249a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800249c:	e021      	b.n	80024e2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a4:	d01d      	beq.n	80024e2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80024a6:	f7ff fa4d 	bl	8001944 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d302      	bcc.n	80024bc <HAL_ADC_PollForConversion+0xd0>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d112      	bne.n	80024e2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	4013      	ands	r3, r2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10b      	bne.n	80024e2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ce:	f043 0204 	orr.w	r2, r3, #4
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e06b      	b.n	80025ba <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0d6      	beq.n	800249e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fb16 	bl	8001b32 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d01c      	beq.n	8002546 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	7d5b      	ldrb	r3, [r3, #21]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d118      	bne.n	8002546 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b08      	cmp	r3, #8
 8002520:	d111      	bne.n	8002546 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002526:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002532:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d105      	bne.n	8002546 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253e:	f043 0201 	orr.w	r2, r3, #1
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a1f      	ldr	r2, [pc, #124]	@ (80025c8 <HAL_ADC_PollForConversion+0x1dc>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d002      	beq.n	8002556 <HAL_ADC_PollForConversion+0x16a>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	e000      	b.n	8002558 <HAL_ADC_PollForConversion+0x16c>
 8002556:	4b1b      	ldr	r3, [pc, #108]	@ (80025c4 <HAL_ADC_PollForConversion+0x1d8>)
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	4293      	cmp	r3, r2
 800255e:	d008      	beq.n	8002572 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2b05      	cmp	r3, #5
 800256a:	d002      	beq.n	8002572 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	2b09      	cmp	r3, #9
 8002570:	d104      	bne.n	800257c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	61bb      	str	r3, [r7, #24]
 800257a:	e00c      	b.n	8002596 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a11      	ldr	r2, [pc, #68]	@ (80025c8 <HAL_ADC_PollForConversion+0x1dc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d002      	beq.n	800258c <HAL_ADC_PollForConversion+0x1a0>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	e000      	b.n	800258e <HAL_ADC_PollForConversion+0x1a2>
 800258c:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <HAL_ADC_PollForConversion+0x1d8>)
 800258e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	2b08      	cmp	r3, #8
 800259a:	d104      	bne.n	80025a6 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2208      	movs	r2, #8
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	e008      	b.n	80025b8 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d103      	bne.n	80025b8 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	220c      	movs	r2, #12
 80025b6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3720      	adds	r7, #32
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40022000 	.word	0x40022000
 80025c8:	40022100 	.word	0x40022100
 80025cc:	40022300 	.word	0x40022300
 80025d0:	58026300 	.word	0x58026300

080025d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
	...

080025f0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08a      	sub	sp, #40	@ 0x28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80025f8:	2300      	movs	r3, #0
 80025fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a87      	ldr	r2, [pc, #540]	@ (8002830 <HAL_ADC_IRQHandler+0x240>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d004      	beq.n	8002620 <HAL_ADC_IRQHandler+0x30>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a86      	ldr	r2, [pc, #536]	@ (8002834 <HAL_ADC_IRQHandler+0x244>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d101      	bne.n	8002624 <HAL_ADC_IRQHandler+0x34>
 8002620:	4b85      	ldr	r3, [pc, #532]	@ (8002838 <HAL_ADC_IRQHandler+0x248>)
 8002622:	e000      	b.n	8002626 <HAL_ADC_IRQHandler+0x36>
 8002624:	4b85      	ldr	r3, [pc, #532]	@ (800283c <HAL_ADC_IRQHandler+0x24c>)
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fb24 	bl	8001c74 <LL_ADC_GetMultimode>
 800262c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	2b00      	cmp	r3, #0
 8002636:	d017      	beq.n	8002668 <HAL_ADC_IRQHandler+0x78>
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d012      	beq.n	8002668 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002646:	f003 0310 	and.w	r3, r3, #16
 800264a:	2b00      	cmp	r3, #0
 800264c:	d105      	bne.n	800265a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002652:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f001 fae2 	bl	8003c24 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2202      	movs	r2, #2
 8002666:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f003 0304 	and.w	r3, r3, #4
 800266e:	2b00      	cmp	r3, #0
 8002670:	d004      	beq.n	800267c <HAL_ADC_IRQHandler+0x8c>
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10a      	bne.n	8002692 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 8083 	beq.w	800278e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d07d      	beq.n	800278e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	2b00      	cmp	r3, #0
 800269c:	d105      	bne.n	80026aa <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff fa3f 	bl	8001b32 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d062      	beq.n	8002780 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a5d      	ldr	r2, [pc, #372]	@ (8002834 <HAL_ADC_IRQHandler+0x244>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d002      	beq.n	80026ca <HAL_ADC_IRQHandler+0xda>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	e000      	b.n	80026cc <HAL_ADC_IRQHandler+0xdc>
 80026ca:	4b59      	ldr	r3, [pc, #356]	@ (8002830 <HAL_ADC_IRQHandler+0x240>)
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d008      	beq.n	80026e6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d005      	beq.n	80026e6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2b05      	cmp	r3, #5
 80026de:	d002      	beq.n	80026e6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b09      	cmp	r3, #9
 80026e4:	d104      	bne.n	80026f0 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	623b      	str	r3, [r7, #32]
 80026ee:	e00c      	b.n	800270a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002834 <HAL_ADC_IRQHandler+0x244>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d002      	beq.n	8002700 <HAL_ADC_IRQHandler+0x110>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	e000      	b.n	8002702 <HAL_ADC_IRQHandler+0x112>
 8002700:	4b4b      	ldr	r3, [pc, #300]	@ (8002830 <HAL_ADC_IRQHandler+0x240>)
 8002702:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d135      	bne.n	8002780 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b08      	cmp	r3, #8
 8002720:	d12e      	bne.n	8002780 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff fb84 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d11a      	bne.n	8002768 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 020c 	bic.w	r2, r2, #12
 8002740:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002746:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002752:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d112      	bne.n	8002780 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800275e:	f043 0201 	orr.w	r2, r3, #1
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	655a      	str	r2, [r3, #84]	@ 0x54
 8002766:	e00b      	b.n	8002780 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276c:	f043 0210 	orr.w	r2, r3, #16
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002778:	f043 0201 	orr.w	r2, r3, #1
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7fe fe19 	bl	80013b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	220c      	movs	r2, #12
 800278c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	f003 0320 	and.w	r3, r3, #32
 8002794:	2b00      	cmp	r3, #0
 8002796:	d004      	beq.n	80027a2 <HAL_ADC_IRQHandler+0x1b2>
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10b      	bne.n	80027ba <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 80a0 	beq.w	80028ee <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 809a 	beq.w	80028ee <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027be:	f003 0310 	and.w	r3, r3, #16
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d105      	bne.n	80027d2 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ca:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff f9ea 	bl	8001bb0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80027dc:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff f9a5 	bl	8001b32 <LL_ADC_REG_IsTriggerSourceSWStart>
 80027e8:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a11      	ldr	r2, [pc, #68]	@ (8002834 <HAL_ADC_IRQHandler+0x244>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d002      	beq.n	80027fa <HAL_ADC_IRQHandler+0x20a>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	e000      	b.n	80027fc <HAL_ADC_IRQHandler+0x20c>
 80027fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002830 <HAL_ADC_IRQHandler+0x240>)
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	4293      	cmp	r3, r2
 8002802:	d008      	beq.n	8002816 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d005      	beq.n	8002816 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2b06      	cmp	r3, #6
 800280e:	d002      	beq.n	8002816 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2b07      	cmp	r3, #7
 8002814:	d104      	bne.n	8002820 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	623b      	str	r3, [r7, #32]
 800281e:	e014      	b.n	800284a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a03      	ldr	r2, [pc, #12]	@ (8002834 <HAL_ADC_IRQHandler+0x244>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d00a      	beq.n	8002840 <HAL_ADC_IRQHandler+0x250>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	e008      	b.n	8002842 <HAL_ADC_IRQHandler+0x252>
 8002830:	40022000 	.word	0x40022000
 8002834:	40022100 	.word	0x40022100
 8002838:	40022300 	.word	0x40022300
 800283c:	58026300 	.word	0x58026300
 8002840:	4b84      	ldr	r3, [pc, #528]	@ (8002a54 <HAL_ADC_IRQHandler+0x464>)
 8002842:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d047      	beq.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002850:	6a3b      	ldr	r3, [r7, #32]
 8002852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d007      	beq.n	800286a <HAL_ADC_IRQHandler+0x27a>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d03f      	beq.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002866:	2b00      	cmp	r3, #0
 8002868:	d13a      	bne.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002874:	2b40      	cmp	r3, #64	@ 0x40
 8002876:	d133      	bne.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d12e      	bne.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff fafc 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d11a      	bne.n	80028c8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80028a0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d112      	bne.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028be:	f043 0201 	orr.w	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	655a      	str	r2, [r3, #84]	@ 0x54
 80028c6:	e00b      	b.n	80028e0 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028cc:	f043 0210 	orr.w	r2, r3, #16
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d8:	f043 0201 	orr.w	r2, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f001 f977 	bl	8003bd4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2260      	movs	r2, #96	@ 0x60
 80028ec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d011      	beq.n	800291c <HAL_ADC_IRQHandler+0x32c>
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00c      	beq.n	800291c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002906:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f8a8 	bl	8002a64 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2280      	movs	r2, #128	@ 0x80
 800291a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002922:	2b00      	cmp	r3, #0
 8002924:	d012      	beq.n	800294c <HAL_ADC_IRQHandler+0x35c>
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292c:	2b00      	cmp	r3, #0
 800292e:	d00d      	beq.n	800294c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002934:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f001 f95d 	bl	8003bfc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800294a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002952:	2b00      	cmp	r3, #0
 8002954:	d012      	beq.n	800297c <HAL_ADC_IRQHandler+0x38c>
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00d      	beq.n	800297c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002964:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f001 f94f 	bl	8003c10 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800297a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f003 0310 	and.w	r3, r3, #16
 8002982:	2b00      	cmp	r3, #0
 8002984:	d043      	beq.n	8002a0e <HAL_ADC_IRQHandler+0x41e>
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	f003 0310 	and.w	r3, r3, #16
 800298c:	2b00      	cmp	r3, #0
 800298e:	d03e      	beq.n	8002a0e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002994:	2b00      	cmp	r3, #0
 8002996:	d102      	bne.n	800299e <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002998:	2301      	movs	r3, #1
 800299a:	627b      	str	r3, [r7, #36]	@ 0x24
 800299c:	e021      	b.n	80029e2 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d015      	beq.n	80029d0 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002a54 <HAL_ADC_IRQHandler+0x464>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d004      	beq.n	80029b8 <HAL_ADC_IRQHandler+0x3c8>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a29      	ldr	r2, [pc, #164]	@ (8002a58 <HAL_ADC_IRQHandler+0x468>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d101      	bne.n	80029bc <HAL_ADC_IRQHandler+0x3cc>
 80029b8:	4b28      	ldr	r3, [pc, #160]	@ (8002a5c <HAL_ADC_IRQHandler+0x46c>)
 80029ba:	e000      	b.n	80029be <HAL_ADC_IRQHandler+0x3ce>
 80029bc:	4b28      	ldr	r3, [pc, #160]	@ (8002a60 <HAL_ADC_IRQHandler+0x470>)
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff f966 	bl	8001c90 <LL_ADC_GetMultiDMATransfer>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00b      	beq.n	80029e2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80029ca:	2301      	movs	r3, #1
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80029ce:	e008      	b.n	80029e2 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80029de:	2301      	movs	r3, #1
 80029e0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d10e      	bne.n	8002a06 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f8:	f043 0202 	orr.w	r2, r3, #2
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7fe fd09 	bl	8001418 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2210      	movs	r2, #16
 8002a0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d018      	beq.n	8002a4a <HAL_ADC_IRQHandler+0x45a>
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d013      	beq.n	8002a4a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a26:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a32:	f043 0208 	orr.w	r2, r3, #8
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a42:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f001 f8cf 	bl	8003be8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002a4a:	bf00      	nop
 8002a4c:	3728      	adds	r7, #40	@ 0x28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40022000 	.word	0x40022000
 8002a58:	40022100 	.word	0x40022100
 8002a5c:	40022300 	.word	0x40022300
 8002a60:	58026300 	.word	0x58026300

08002a64 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a78:	b590      	push	{r4, r7, lr}
 8002a7a:	b08d      	sub	sp, #52	@ 0x34
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	4a65      	ldr	r2, [pc, #404]	@ (8002c28 <HAL_ADC_ConfigChannel+0x1b0>)
 8002a92:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x2a>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e2c7      	b.n	8003032 <HAL_ADC_ConfigChannel+0x5ba>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff f9c0 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f040 82ac 	bne.w	8003014 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	db2c      	blt.n	8002b1e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d108      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x6a>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	0e9b      	lsrs	r3, r3, #26
 8002ad6:	f003 031f 	and.w	r3, r3, #31
 8002ada:	2201      	movs	r2, #1
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	e016      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x98>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	613b      	str	r3, [r7, #16]
  return result;
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002afa:	2320      	movs	r3, #32
 8002afc:	e003      	b.n	8002b06 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	fab3 f383 	clz	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	69d1      	ldr	r1, [r2, #28]
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	430b      	orrs	r3, r1
 8002b1c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	6859      	ldr	r1, [r3, #4]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	f7ff f814 	bl	8001b58 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff f97d 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 8002b3a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff f99f 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 8002b46:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f040 80b8 	bne.w	8002cc0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f040 80b4 	bne.w	8002cc0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	6819      	ldr	r1, [r3, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	461a      	mov	r2, r3
 8002b66:	f7ff f836 	bl	8001bd6 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b6a:	4b30      	ldr	r3, [pc, #192]	@ (8002c2c <HAL_ADC_ConfigChannel+0x1b4>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002b72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b76:	d10b      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x118>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	089b      	lsrs	r3, r3, #2
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	e01d      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x154>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	f003 0310 	and.w	r3, r3, #16
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10b      	bne.n	8002bb6 <HAL_ADC_ConfigChannel+0x13e>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	089b      	lsrs	r3, r3, #2
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	e00a      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x154>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	695a      	ldr	r2, [r3, #20]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	089b      	lsrs	r3, r3, #2
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d02c      	beq.n	8002c30 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6919      	ldr	r1, [r3, #16]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	6a3b      	ldr	r3, [r7, #32]
 8002be4:	f7fe ff51 	bl	8001a8a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6818      	ldr	r0, [r3, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	6919      	ldr	r1, [r3, #16]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	7e5b      	ldrb	r3, [r3, #25]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d102      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x186>
 8002bf8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002bfc:	e000      	b.n	8002c00 <HAL_ADC_ConfigChannel+0x188>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	461a      	mov	r2, r3
 8002c02:	f7fe ff7b 	bl	8001afc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6818      	ldr	r0, [r3, #0]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	6919      	ldr	r1, [r3, #16]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	7e1b      	ldrb	r3, [r3, #24]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d102      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x1a4>
 8002c16:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002c1a:	e000      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x1a6>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	461a      	mov	r2, r3
 8002c20:	f7fe ff53 	bl	8001aca <LL_ADC_SetDataRightShift>
 8002c24:	e04c      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x248>
 8002c26:	bf00      	nop
 8002c28:	47ff0000 	.word	0x47ff0000
 8002c2c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	069b      	lsls	r3, r3, #26
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d107      	bne.n	8002c54 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c52:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c5a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	069b      	lsls	r3, r3, #26
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d107      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c76:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c7e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	069b      	lsls	r3, r3, #26
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d107      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c9a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ca2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	069b      	lsls	r3, r3, #26
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d107      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002cbe:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff f867 	bl	8001d98 <LL_ADC_IsEnabled>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f040 81aa 	bne.w	8003026 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	6819      	ldr	r1, [r3, #0]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	f7fe ffa4 	bl	8001c2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	4a87      	ldr	r2, [pc, #540]	@ (8002f08 <HAL_ADC_ConfigChannel+0x490>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	f040 809a 	bne.w	8002e24 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4984      	ldr	r1, [pc, #528]	@ (8002f0c <HAL_ADC_ConfigChannel+0x494>)
 8002cfa:	428b      	cmp	r3, r1
 8002cfc:	d147      	bne.n	8002d8e <HAL_ADC_ConfigChannel+0x316>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4983      	ldr	r1, [pc, #524]	@ (8002f10 <HAL_ADC_ConfigChannel+0x498>)
 8002d04:	428b      	cmp	r3, r1
 8002d06:	d040      	beq.n	8002d8a <HAL_ADC_ConfigChannel+0x312>
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4981      	ldr	r1, [pc, #516]	@ (8002f14 <HAL_ADC_ConfigChannel+0x49c>)
 8002d0e:	428b      	cmp	r3, r1
 8002d10:	d039      	beq.n	8002d86 <HAL_ADC_ConfigChannel+0x30e>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4980      	ldr	r1, [pc, #512]	@ (8002f18 <HAL_ADC_ConfigChannel+0x4a0>)
 8002d18:	428b      	cmp	r3, r1
 8002d1a:	d032      	beq.n	8002d82 <HAL_ADC_ConfigChannel+0x30a>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	497e      	ldr	r1, [pc, #504]	@ (8002f1c <HAL_ADC_ConfigChannel+0x4a4>)
 8002d22:	428b      	cmp	r3, r1
 8002d24:	d02b      	beq.n	8002d7e <HAL_ADC_ConfigChannel+0x306>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	497d      	ldr	r1, [pc, #500]	@ (8002f20 <HAL_ADC_ConfigChannel+0x4a8>)
 8002d2c:	428b      	cmp	r3, r1
 8002d2e:	d024      	beq.n	8002d7a <HAL_ADC_ConfigChannel+0x302>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	497b      	ldr	r1, [pc, #492]	@ (8002f24 <HAL_ADC_ConfigChannel+0x4ac>)
 8002d36:	428b      	cmp	r3, r1
 8002d38:	d01d      	beq.n	8002d76 <HAL_ADC_ConfigChannel+0x2fe>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	497a      	ldr	r1, [pc, #488]	@ (8002f28 <HAL_ADC_ConfigChannel+0x4b0>)
 8002d40:	428b      	cmp	r3, r1
 8002d42:	d016      	beq.n	8002d72 <HAL_ADC_ConfigChannel+0x2fa>
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4978      	ldr	r1, [pc, #480]	@ (8002f2c <HAL_ADC_ConfigChannel+0x4b4>)
 8002d4a:	428b      	cmp	r3, r1
 8002d4c:	d00f      	beq.n	8002d6e <HAL_ADC_ConfigChannel+0x2f6>
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4977      	ldr	r1, [pc, #476]	@ (8002f30 <HAL_ADC_ConfigChannel+0x4b8>)
 8002d54:	428b      	cmp	r3, r1
 8002d56:	d008      	beq.n	8002d6a <HAL_ADC_ConfigChannel+0x2f2>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4975      	ldr	r1, [pc, #468]	@ (8002f34 <HAL_ADC_ConfigChannel+0x4bc>)
 8002d5e:	428b      	cmp	r3, r1
 8002d60:	d101      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x2ee>
 8002d62:	4b75      	ldr	r3, [pc, #468]	@ (8002f38 <HAL_ADC_ConfigChannel+0x4c0>)
 8002d64:	e05a      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d66:	2300      	movs	r3, #0
 8002d68:	e058      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d6a:	4b74      	ldr	r3, [pc, #464]	@ (8002f3c <HAL_ADC_ConfigChannel+0x4c4>)
 8002d6c:	e056      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d6e:	4b74      	ldr	r3, [pc, #464]	@ (8002f40 <HAL_ADC_ConfigChannel+0x4c8>)
 8002d70:	e054      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d72:	4b6e      	ldr	r3, [pc, #440]	@ (8002f2c <HAL_ADC_ConfigChannel+0x4b4>)
 8002d74:	e052      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d76:	4b6c      	ldr	r3, [pc, #432]	@ (8002f28 <HAL_ADC_ConfigChannel+0x4b0>)
 8002d78:	e050      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d7a:	4b72      	ldr	r3, [pc, #456]	@ (8002f44 <HAL_ADC_ConfigChannel+0x4cc>)
 8002d7c:	e04e      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d7e:	4b72      	ldr	r3, [pc, #456]	@ (8002f48 <HAL_ADC_ConfigChannel+0x4d0>)
 8002d80:	e04c      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d82:	4b72      	ldr	r3, [pc, #456]	@ (8002f4c <HAL_ADC_ConfigChannel+0x4d4>)
 8002d84:	e04a      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d86:	4b72      	ldr	r3, [pc, #456]	@ (8002f50 <HAL_ADC_ConfigChannel+0x4d8>)
 8002d88:	e048      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e046      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4970      	ldr	r1, [pc, #448]	@ (8002f54 <HAL_ADC_ConfigChannel+0x4dc>)
 8002d94:	428b      	cmp	r3, r1
 8002d96:	d140      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x3a2>
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	495c      	ldr	r1, [pc, #368]	@ (8002f10 <HAL_ADC_ConfigChannel+0x498>)
 8002d9e:	428b      	cmp	r3, r1
 8002da0:	d039      	beq.n	8002e16 <HAL_ADC_ConfigChannel+0x39e>
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	495b      	ldr	r1, [pc, #364]	@ (8002f14 <HAL_ADC_ConfigChannel+0x49c>)
 8002da8:	428b      	cmp	r3, r1
 8002daa:	d032      	beq.n	8002e12 <HAL_ADC_ConfigChannel+0x39a>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4959      	ldr	r1, [pc, #356]	@ (8002f18 <HAL_ADC_ConfigChannel+0x4a0>)
 8002db2:	428b      	cmp	r3, r1
 8002db4:	d02b      	beq.n	8002e0e <HAL_ADC_ConfigChannel+0x396>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4958      	ldr	r1, [pc, #352]	@ (8002f1c <HAL_ADC_ConfigChannel+0x4a4>)
 8002dbc:	428b      	cmp	r3, r1
 8002dbe:	d024      	beq.n	8002e0a <HAL_ADC_ConfigChannel+0x392>
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4956      	ldr	r1, [pc, #344]	@ (8002f20 <HAL_ADC_ConfigChannel+0x4a8>)
 8002dc6:	428b      	cmp	r3, r1
 8002dc8:	d01d      	beq.n	8002e06 <HAL_ADC_ConfigChannel+0x38e>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4955      	ldr	r1, [pc, #340]	@ (8002f24 <HAL_ADC_ConfigChannel+0x4ac>)
 8002dd0:	428b      	cmp	r3, r1
 8002dd2:	d016      	beq.n	8002e02 <HAL_ADC_ConfigChannel+0x38a>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4953      	ldr	r1, [pc, #332]	@ (8002f28 <HAL_ADC_ConfigChannel+0x4b0>)
 8002dda:	428b      	cmp	r3, r1
 8002ddc:	d00f      	beq.n	8002dfe <HAL_ADC_ConfigChannel+0x386>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4952      	ldr	r1, [pc, #328]	@ (8002f2c <HAL_ADC_ConfigChannel+0x4b4>)
 8002de4:	428b      	cmp	r3, r1
 8002de6:	d008      	beq.n	8002dfa <HAL_ADC_ConfigChannel+0x382>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4951      	ldr	r1, [pc, #324]	@ (8002f34 <HAL_ADC_ConfigChannel+0x4bc>)
 8002dee:	428b      	cmp	r3, r1
 8002df0:	d101      	bne.n	8002df6 <HAL_ADC_ConfigChannel+0x37e>
 8002df2:	4b51      	ldr	r3, [pc, #324]	@ (8002f38 <HAL_ADC_ConfigChannel+0x4c0>)
 8002df4:	e012      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002df6:	2300      	movs	r3, #0
 8002df8:	e010      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002dfa:	4b51      	ldr	r3, [pc, #324]	@ (8002f40 <HAL_ADC_ConfigChannel+0x4c8>)
 8002dfc:	e00e      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002dfe:	4b4b      	ldr	r3, [pc, #300]	@ (8002f2c <HAL_ADC_ConfigChannel+0x4b4>)
 8002e00:	e00c      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e02:	4b49      	ldr	r3, [pc, #292]	@ (8002f28 <HAL_ADC_ConfigChannel+0x4b0>)
 8002e04:	e00a      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e06:	4b4f      	ldr	r3, [pc, #316]	@ (8002f44 <HAL_ADC_ConfigChannel+0x4cc>)
 8002e08:	e008      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002f48 <HAL_ADC_ConfigChannel+0x4d0>)
 8002e0c:	e006      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e0e:	4b4f      	ldr	r3, [pc, #316]	@ (8002f4c <HAL_ADC_ConfigChannel+0x4d4>)
 8002e10:	e004      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e12:	4b4f      	ldr	r3, [pc, #316]	@ (8002f50 <HAL_ADC_ConfigChannel+0x4d8>)
 8002e14:	e002      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x3a4>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4610      	mov	r0, r2
 8002e20:	f7fe fe00 	bl	8001a24 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f280 80fc 	bge.w	8003026 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a36      	ldr	r2, [pc, #216]	@ (8002f0c <HAL_ADC_ConfigChannel+0x494>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d004      	beq.n	8002e42 <HAL_ADC_ConfigChannel+0x3ca>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a45      	ldr	r2, [pc, #276]	@ (8002f54 <HAL_ADC_ConfigChannel+0x4dc>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d101      	bne.n	8002e46 <HAL_ADC_ConfigChannel+0x3ce>
 8002e42:	4b45      	ldr	r3, [pc, #276]	@ (8002f58 <HAL_ADC_ConfigChannel+0x4e0>)
 8002e44:	e000      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x3d0>
 8002e46:	4b45      	ldr	r3, [pc, #276]	@ (8002f5c <HAL_ADC_ConfigChannel+0x4e4>)
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fddd 	bl	8001a08 <LL_ADC_GetCommonPathInternalCh>
 8002e4e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a2d      	ldr	r2, [pc, #180]	@ (8002f0c <HAL_ADC_ConfigChannel+0x494>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d004      	beq.n	8002e64 <HAL_ADC_ConfigChannel+0x3ec>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8002f54 <HAL_ADC_ConfigChannel+0x4dc>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d10e      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x40a>
 8002e64:	4829      	ldr	r0, [pc, #164]	@ (8002f0c <HAL_ADC_ConfigChannel+0x494>)
 8002e66:	f7fe ff97 	bl	8001d98 <LL_ADC_IsEnabled>
 8002e6a:	4604      	mov	r4, r0
 8002e6c:	4839      	ldr	r0, [pc, #228]	@ (8002f54 <HAL_ADC_ConfigChannel+0x4dc>)
 8002e6e:	f7fe ff93 	bl	8001d98 <LL_ADC_IsEnabled>
 8002e72:	4603      	mov	r3, r0
 8002e74:	4323      	orrs	r3, r4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	bf0c      	ite	eq
 8002e7a:	2301      	moveq	r3, #1
 8002e7c:	2300      	movne	r3, #0
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	e008      	b.n	8002e94 <HAL_ADC_ConfigChannel+0x41c>
 8002e82:	4837      	ldr	r0, [pc, #220]	@ (8002f60 <HAL_ADC_ConfigChannel+0x4e8>)
 8002e84:	f7fe ff88 	bl	8001d98 <LL_ADC_IsEnabled>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	bf0c      	ite	eq
 8002e8e:	2301      	moveq	r3, #1
 8002e90:	2300      	movne	r3, #0
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80b3 	beq.w	8003000 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a31      	ldr	r2, [pc, #196]	@ (8002f64 <HAL_ADC_ConfigChannel+0x4ec>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d165      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x4f8>
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d160      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a2b      	ldr	r2, [pc, #172]	@ (8002f60 <HAL_ADC_ConfigChannel+0x4e8>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	f040 80b6 	bne.w	8003026 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a13      	ldr	r2, [pc, #76]	@ (8002f0c <HAL_ADC_ConfigChannel+0x494>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d004      	beq.n	8002ece <HAL_ADC_ConfigChannel+0x456>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a22      	ldr	r2, [pc, #136]	@ (8002f54 <HAL_ADC_ConfigChannel+0x4dc>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d101      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x45a>
 8002ece:	4a22      	ldr	r2, [pc, #136]	@ (8002f58 <HAL_ADC_ConfigChannel+0x4e0>)
 8002ed0:	e000      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x45c>
 8002ed2:	4a22      	ldr	r2, [pc, #136]	@ (8002f5c <HAL_ADC_ConfigChannel+0x4e4>)
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002eda:	4619      	mov	r1, r3
 8002edc:	4610      	mov	r0, r2
 8002ede:	f7fe fd80 	bl	80019e2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ee2:	4b21      	ldr	r3, [pc, #132]	@ (8002f68 <HAL_ADC_ConfigChannel+0x4f0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	099b      	lsrs	r3, r3, #6
 8002ee8:	4a20      	ldr	r2, [pc, #128]	@ (8002f6c <HAL_ADC_ConfigChannel+0x4f4>)
 8002eea:	fba2 2303 	umull	r2, r3, r2, r3
 8002eee:	099b      	lsrs	r3, r3, #6
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002ef6:	e002      	b.n	8002efe <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1f9      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f04:	e08f      	b.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
 8002f06:	bf00      	nop
 8002f08:	47ff0000 	.word	0x47ff0000
 8002f0c:	40022000 	.word	0x40022000
 8002f10:	04300002 	.word	0x04300002
 8002f14:	08600004 	.word	0x08600004
 8002f18:	0c900008 	.word	0x0c900008
 8002f1c:	10c00010 	.word	0x10c00010
 8002f20:	14f00020 	.word	0x14f00020
 8002f24:	2a000400 	.word	0x2a000400
 8002f28:	2e300800 	.word	0x2e300800
 8002f2c:	32601000 	.word	0x32601000
 8002f30:	43210000 	.word	0x43210000
 8002f34:	4b840000 	.word	0x4b840000
 8002f38:	4fb80000 	.word	0x4fb80000
 8002f3c:	47520000 	.word	0x47520000
 8002f40:	36902000 	.word	0x36902000
 8002f44:	25b00200 	.word	0x25b00200
 8002f48:	21800100 	.word	0x21800100
 8002f4c:	1d500080 	.word	0x1d500080
 8002f50:	19200040 	.word	0x19200040
 8002f54:	40022100 	.word	0x40022100
 8002f58:	40022300 	.word	0x40022300
 8002f5c:	58026300 	.word	0x58026300
 8002f60:	58026000 	.word	0x58026000
 8002f64:	cb840000 	.word	0xcb840000
 8002f68:	24000000 	.word	0x24000000
 8002f6c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a31      	ldr	r2, [pc, #196]	@ (800303c <HAL_ADC_ConfigChannel+0x5c4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d11e      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x540>
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d119      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a2d      	ldr	r2, [pc, #180]	@ (8003040 <HAL_ADC_ConfigChannel+0x5c8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d14b      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a2c      	ldr	r2, [pc, #176]	@ (8003044 <HAL_ADC_ConfigChannel+0x5cc>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d004      	beq.n	8002fa2 <HAL_ADC_ConfigChannel+0x52a>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003048 <HAL_ADC_ConfigChannel+0x5d0>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d101      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x52e>
 8002fa2:	4a2a      	ldr	r2, [pc, #168]	@ (800304c <HAL_ADC_ConfigChannel+0x5d4>)
 8002fa4:	e000      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x530>
 8002fa6:	4a2a      	ldr	r2, [pc, #168]	@ (8003050 <HAL_ADC_ConfigChannel+0x5d8>)
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fae:	4619      	mov	r1, r3
 8002fb0:	4610      	mov	r0, r2
 8002fb2:	f7fe fd16 	bl	80019e2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fb6:	e036      	b.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a25      	ldr	r2, [pc, #148]	@ (8003054 <HAL_ADC_ConfigChannel+0x5dc>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d131      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d12c      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8003040 <HAL_ADC_ConfigChannel+0x5c8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d127      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a1a      	ldr	r2, [pc, #104]	@ (8003044 <HAL_ADC_ConfigChannel+0x5cc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d004      	beq.n	8002fea <HAL_ADC_ConfigChannel+0x572>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a18      	ldr	r2, [pc, #96]	@ (8003048 <HAL_ADC_ConfigChannel+0x5d0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d101      	bne.n	8002fee <HAL_ADC_ConfigChannel+0x576>
 8002fea:	4a18      	ldr	r2, [pc, #96]	@ (800304c <HAL_ADC_ConfigChannel+0x5d4>)
 8002fec:	e000      	b.n	8002ff0 <HAL_ADC_ConfigChannel+0x578>
 8002fee:	4a18      	ldr	r2, [pc, #96]	@ (8003050 <HAL_ADC_ConfigChannel+0x5d8>)
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4610      	mov	r0, r2
 8002ffa:	f7fe fcf2 	bl	80019e2 <LL_ADC_SetCommonPathInternalCh>
 8002ffe:	e012      	b.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003012:	e008      	b.n	8003026 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	f043 0220 	orr.w	r2, r3, #32
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800302e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003032:	4618      	mov	r0, r3
 8003034:	3734      	adds	r7, #52	@ 0x34
 8003036:	46bd      	mov	sp, r7
 8003038:	bd90      	pop	{r4, r7, pc}
 800303a:	bf00      	nop
 800303c:	c7520000 	.word	0xc7520000
 8003040:	58026000 	.word	0x58026000
 8003044:	40022000 	.word	0x40022000
 8003048:	40022100 	.word	0x40022100
 800304c:	40022300 	.word	0x40022300
 8003050:	58026300 	.word	0x58026300
 8003054:	cfb80000 	.word	0xcfb80000

08003058 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f7fe fee0 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 8003074:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7fe ff02 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 8003080:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d103      	bne.n	8003090 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 8098 	beq.w	80031c0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d02a      	beq.n	80030f4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	7d5b      	ldrb	r3, [r3, #21]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d126      	bne.n	80030f4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7d1b      	ldrb	r3, [r3, #20]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d122      	bne.n	80030f4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80030ae:	2301      	movs	r3, #1
 80030b0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80030b2:	e014      	b.n	80030de <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	4a45      	ldr	r2, [pc, #276]	@ (80031cc <ADC_ConversionStop+0x174>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d90d      	bls.n	80030d8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c0:	f043 0210 	orr.w	r2, r3, #16
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030cc:	f043 0201 	orr.w	r2, r3, #1
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e074      	b.n	80031c2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	3301      	adds	r3, #1
 80030dc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e8:	2b40      	cmp	r3, #64	@ 0x40
 80030ea:	d1e3      	bne.n	80030b4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2240      	movs	r2, #64	@ 0x40
 80030f2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d014      	beq.n	8003124 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4618      	mov	r0, r3
 8003100:	f7fe fe98 	bl	8001e34 <LL_ADC_REG_IsConversionOngoing>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00c      	beq.n	8003124 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f7fe fe55 	bl	8001dbe <LL_ADC_IsDisableOngoing>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d104      	bne.n	8003124 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7fe fe74 	bl	8001e0c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d014      	beq.n	8003154 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7fe fea8 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00c      	beq.n	8003154 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe fe3d 	bl	8001dbe <LL_ADC_IsDisableOngoing>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d104      	bne.n	8003154 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4618      	mov	r0, r3
 8003150:	f7fe fe84 	bl	8001e5c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2b02      	cmp	r3, #2
 8003158:	d005      	beq.n	8003166 <ADC_ConversionStop+0x10e>
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2b03      	cmp	r3, #3
 800315e:	d105      	bne.n	800316c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003160:	230c      	movs	r3, #12
 8003162:	617b      	str	r3, [r7, #20]
        break;
 8003164:	e005      	b.n	8003172 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003166:	2308      	movs	r3, #8
 8003168:	617b      	str	r3, [r7, #20]
        break;
 800316a:	e002      	b.n	8003172 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800316c:	2304      	movs	r3, #4
 800316e:	617b      	str	r3, [r7, #20]
        break;
 8003170:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003172:	f7fe fbe7 	bl	8001944 <HAL_GetTick>
 8003176:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003178:	e01b      	b.n	80031b2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800317a:	f7fe fbe3 	bl	8001944 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b05      	cmp	r3, #5
 8003186:	d914      	bls.n	80031b2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	4013      	ands	r3, r2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00d      	beq.n	80031b2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319a:	f043 0210 	orr.w	r2, r3, #16
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a6:	f043 0201 	orr.w	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e007      	b.n	80031c2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	4013      	ands	r3, r2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1dc      	bne.n	800317a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3720      	adds	r7, #32
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	000cdbff 	.word	0x000cdbff

080031d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe fddb 	bl	8001d98 <LL_ADC_IsEnabled>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d16e      	bne.n	80032c6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	4b38      	ldr	r3, [pc, #224]	@ (80032d0 <ADC_Enable+0x100>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fa:	f043 0210 	orr.w	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003206:	f043 0201 	orr.w	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e05a      	b.n	80032c8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7fe fd96 	bl	8001d48 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800321c:	f7fe fb92 	bl	8001944 <HAL_GetTick>
 8003220:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a2b      	ldr	r2, [pc, #172]	@ (80032d4 <ADC_Enable+0x104>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d004      	beq.n	8003236 <ADC_Enable+0x66>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a29      	ldr	r2, [pc, #164]	@ (80032d8 <ADC_Enable+0x108>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d101      	bne.n	800323a <ADC_Enable+0x6a>
 8003236:	4b29      	ldr	r3, [pc, #164]	@ (80032dc <ADC_Enable+0x10c>)
 8003238:	e000      	b.n	800323c <ADC_Enable+0x6c>
 800323a:	4b29      	ldr	r3, [pc, #164]	@ (80032e0 <ADC_Enable+0x110>)
 800323c:	4618      	mov	r0, r3
 800323e:	f7fe fd19 	bl	8001c74 <LL_ADC_GetMultimode>
 8003242:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a23      	ldr	r2, [pc, #140]	@ (80032d8 <ADC_Enable+0x108>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d002      	beq.n	8003254 <ADC_Enable+0x84>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	e000      	b.n	8003256 <ADC_Enable+0x86>
 8003254:	4b1f      	ldr	r3, [pc, #124]	@ (80032d4 <ADC_Enable+0x104>)
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6812      	ldr	r2, [r2, #0]
 800325a:	4293      	cmp	r3, r2
 800325c:	d02c      	beq.n	80032b8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d130      	bne.n	80032c6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003264:	e028      	b.n	80032b8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe fd94 	bl	8001d98 <LL_ADC_IsEnabled>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d104      	bne.n	8003280 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f7fe fd64 	bl	8001d48 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003280:	f7fe fb60 	bl	8001944 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d914      	bls.n	80032b8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	d00d      	beq.n	80032b8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a0:	f043 0210 	orr.w	r2, r3, #16
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ac:	f043 0201 	orr.w	r2, r3, #1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e007      	b.n	80032c8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d1cf      	bne.n	8003266 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	8000003f 	.word	0x8000003f
 80032d4:	40022000 	.word	0x40022000
 80032d8:	40022100 	.word	0x40022100
 80032dc:	40022300 	.word	0x40022300
 80032e0:	58026300 	.word	0x58026300

080032e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fe fd64 	bl	8001dbe <LL_ADC_IsDisableOngoing>
 80032f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fe fd4b 	bl	8001d98 <LL_ADC_IsEnabled>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d047      	beq.n	8003398 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d144      	bne.n	8003398 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f003 030d 	and.w	r3, r3, #13
 8003318:	2b01      	cmp	r3, #1
 800331a:	d10c      	bne.n	8003336 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4618      	mov	r0, r3
 8003322:	f7fe fd25 	bl	8001d70 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2203      	movs	r2, #3
 800332c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800332e:	f7fe fb09 	bl	8001944 <HAL_GetTick>
 8003332:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003334:	e029      	b.n	800338a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800333a:	f043 0210 	orr.w	r2, r3, #16
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003346:	f043 0201 	orr.w	r2, r3, #1
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e023      	b.n	800339a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003352:	f7fe faf7 	bl	8001944 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d914      	bls.n	800338a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00d      	beq.n	800338a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003372:	f043 0210 	orr.w	r2, r3, #16
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800337e:	f043 0201 	orr.w	r2, r3, #1
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e007      	b.n	800339a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1dc      	bne.n	8003352 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ae:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d14b      	bne.n	8003454 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0308 	and.w	r3, r3, #8
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d021      	beq.n	800341a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fe fba9 	bl	8001b32 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d032      	beq.n	800344c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d12b      	bne.n	800344c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003404:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d11f      	bne.n	800344c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003410:	f043 0201 	orr.w	r2, r3, #1
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	655a      	str	r2, [r3, #84]	@ 0x54
 8003418:	e018      	b.n	800344c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0303 	and.w	r3, r3, #3
 8003424:	2b00      	cmp	r3, #0
 8003426:	d111      	bne.n	800344c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003438:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d105      	bne.n	800344c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003444:	f043 0201 	orr.w	r2, r3, #1
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f7fd ffb3 	bl	80013b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003452:	e00e      	b.n	8003472 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003458:	f003 0310 	and.w	r3, r3, #16
 800345c:	2b00      	cmp	r3, #0
 800345e:	d003      	beq.n	8003468 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f7fd ffd9 	bl	8001418 <HAL_ADC_ErrorCallback>
}
 8003466:	e004      	b.n	8003472 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800346c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	4798      	blx	r3
}
 8003472:	bf00      	nop
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003486:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f7fd ff7b 	bl	8001384 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800348e:	bf00      	nop
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b084      	sub	sp, #16
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b4:	f043 0204 	orr.w	r2, r3, #4
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f7fd ffab 	bl	8001418 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034c2:	bf00      	nop
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a7a      	ldr	r2, [pc, #488]	@ (80036c4 <ADC_ConfigureBoostMode+0x1f8>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d004      	beq.n	80034e8 <ADC_ConfigureBoostMode+0x1c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a79      	ldr	r2, [pc, #484]	@ (80036c8 <ADC_ConfigureBoostMode+0x1fc>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d109      	bne.n	80034fc <ADC_ConfigureBoostMode+0x30>
 80034e8:	4b78      	ldr	r3, [pc, #480]	@ (80036cc <ADC_ConfigureBoostMode+0x200>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	bf14      	ite	ne
 80034f4:	2301      	movne	r3, #1
 80034f6:	2300      	moveq	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	e008      	b.n	800350e <ADC_ConfigureBoostMode+0x42>
 80034fc:	4b74      	ldr	r3, [pc, #464]	@ (80036d0 <ADC_ConfigureBoostMode+0x204>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf14      	ite	ne
 8003508:	2301      	movne	r3, #1
 800350a:	2300      	moveq	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d01c      	beq.n	800354c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003512:	f004 fd8f 	bl	8008034 <HAL_RCC_GetHCLKFreq>
 8003516:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003520:	d010      	beq.n	8003544 <ADC_ConfigureBoostMode+0x78>
 8003522:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003526:	d873      	bhi.n	8003610 <ADC_ConfigureBoostMode+0x144>
 8003528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800352c:	d002      	beq.n	8003534 <ADC_ConfigureBoostMode+0x68>
 800352e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003532:	d16d      	bne.n	8003610 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	0c1b      	lsrs	r3, r3, #16
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003540:	60fb      	str	r3, [r7, #12]
        break;
 8003542:	e068      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	089b      	lsrs	r3, r3, #2
 8003548:	60fb      	str	r3, [r7, #12]
        break;
 800354a:	e064      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800354c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003550:	f04f 0100 	mov.w	r1, #0
 8003554:	f005 ffd4 	bl	8009500 <HAL_RCCEx_GetPeriphCLKFreq>
 8003558:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003562:	d051      	beq.n	8003608 <ADC_ConfigureBoostMode+0x13c>
 8003564:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003568:	d854      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 800356a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800356e:	d047      	beq.n	8003600 <ADC_ConfigureBoostMode+0x134>
 8003570:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003574:	d84e      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 8003576:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800357a:	d03d      	beq.n	80035f8 <ADC_ConfigureBoostMode+0x12c>
 800357c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003580:	d848      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 8003582:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003586:	d033      	beq.n	80035f0 <ADC_ConfigureBoostMode+0x124>
 8003588:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800358c:	d842      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 800358e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003592:	d029      	beq.n	80035e8 <ADC_ConfigureBoostMode+0x11c>
 8003594:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003598:	d83c      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 800359a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800359e:	d01a      	beq.n	80035d6 <ADC_ConfigureBoostMode+0x10a>
 80035a0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80035a4:	d836      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 80035a6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80035aa:	d014      	beq.n	80035d6 <ADC_ConfigureBoostMode+0x10a>
 80035ac:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80035b0:	d830      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 80035b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035b6:	d00e      	beq.n	80035d6 <ADC_ConfigureBoostMode+0x10a>
 80035b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035bc:	d82a      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 80035be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80035c2:	d008      	beq.n	80035d6 <ADC_ConfigureBoostMode+0x10a>
 80035c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80035c8:	d824      	bhi.n	8003614 <ADC_ConfigureBoostMode+0x148>
 80035ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035ce:	d002      	beq.n	80035d6 <ADC_ConfigureBoostMode+0x10a>
 80035d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035d4:	d11e      	bne.n	8003614 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	0c9b      	lsrs	r3, r3, #18
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	60fb      	str	r3, [r7, #12]
        break;
 80035e6:	e016      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	091b      	lsrs	r3, r3, #4
 80035ec:	60fb      	str	r3, [r7, #12]
        break;
 80035ee:	e012      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	095b      	lsrs	r3, r3, #5
 80035f4:	60fb      	str	r3, [r7, #12]
        break;
 80035f6:	e00e      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	099b      	lsrs	r3, r3, #6
 80035fc:	60fb      	str	r3, [r7, #12]
        break;
 80035fe:	e00a      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	09db      	lsrs	r3, r3, #7
 8003604:	60fb      	str	r3, [r7, #12]
        break;
 8003606:	e006      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	60fb      	str	r3, [r7, #12]
        break;
 800360e:	e002      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003610:	bf00      	nop
 8003612:	e000      	b.n	8003616 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003614:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003616:	f7fe f9c5 	bl	80019a4 <HAL_GetREVID>
 800361a:	4603      	mov	r3, r0
 800361c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003620:	4293      	cmp	r3, r2
 8003622:	d815      	bhi.n	8003650 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4a2b      	ldr	r2, [pc, #172]	@ (80036d4 <ADC_ConfigureBoostMode+0x208>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d908      	bls.n	800363e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800363a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800363c:	e03e      	b.n	80036bc <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800364c:	609a      	str	r2, [r3, #8]
}
 800364e:	e035      	b.n	80036bc <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	085b      	lsrs	r3, r3, #1
 8003654:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4a1f      	ldr	r2, [pc, #124]	@ (80036d8 <ADC_ConfigureBoostMode+0x20c>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d808      	bhi.n	8003670 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800366c:	609a      	str	r2, [r3, #8]
}
 800366e:	e025      	b.n	80036bc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4a1a      	ldr	r2, [pc, #104]	@ (80036dc <ADC_ConfigureBoostMode+0x210>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d80a      	bhi.n	800368e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800368a:	609a      	str	r2, [r3, #8]
}
 800368c:	e016      	b.n	80036bc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4a13      	ldr	r2, [pc, #76]	@ (80036e0 <ADC_ConfigureBoostMode+0x214>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d80a      	bhi.n	80036ac <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a8:	609a      	str	r2, [r3, #8]
}
 80036aa:	e007      	b.n	80036bc <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80036ba:	609a      	str	r2, [r3, #8]
}
 80036bc:	bf00      	nop
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	40022000 	.word	0x40022000
 80036c8:	40022100 	.word	0x40022100
 80036cc:	40022300 	.word	0x40022300
 80036d0:	58026300 	.word	0x58026300
 80036d4:	01312d00 	.word	0x01312d00
 80036d8:	005f5e10 	.word	0x005f5e10
 80036dc:	00bebc20 	.word	0x00bebc20
 80036e0:	017d7840 	.word	0x017d7840

080036e4 <LL_ADC_IsEnabled>:
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <LL_ADC_IsEnabled+0x18>
 80036f8:	2301      	movs	r3, #1
 80036fa:	e000      	b.n	80036fe <LL_ADC_IsEnabled+0x1a>
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
	...

0800370c <LL_ADC_StartCalibration>:
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	4b09      	ldr	r3, [pc, #36]	@ (8003744 <LL_ADC_StartCalibration+0x38>)
 800371e:	4013      	ands	r3, r2
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800372c:	430a      	orrs	r2, r1
 800372e:	4313      	orrs	r3, r2
 8003730:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	609a      	str	r2, [r3, #8]
}
 8003738:	bf00      	nop
 800373a:	3714      	adds	r7, #20
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	3ffeffc0 	.word	0x3ffeffc0

08003748 <LL_ADC_IsCalibrationOnGoing>:
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003758:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800375c:	d101      	bne.n	8003762 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800375e:	2301      	movs	r3, #1
 8003760:	e000      	b.n	8003764 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <LL_ADC_REG_StartConversion>:
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	4b05      	ldr	r3, [pc, #20]	@ (8003794 <LL_ADC_REG_StartConversion+0x24>)
 800377e:	4013      	ands	r3, r2
 8003780:	f043 0204 	orr.w	r2, r3, #4
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	609a      	str	r2, [r3, #8]
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	7fffffc0 	.word	0x7fffffc0

08003798 <LL_ADC_REG_IsConversionOngoing>:
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d101      	bne.n	80037b0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80037ac:	2301      	movs	r3, #1
 80037ae:	e000      	b.n	80037b2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
	...

080037c0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80037cc:	2300      	movs	r3, #0
 80037ce:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d101      	bne.n	80037de <HAL_ADCEx_Calibration_Start+0x1e>
 80037da:	2302      	movs	r3, #2
 80037dc:	e04c      	b.n	8003878 <HAL_ADCEx_Calibration_Start+0xb8>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f7ff fd7c 	bl	80032e4 <ADC_Disable>
 80037ec:	4603      	mov	r3, r0
 80037ee:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037f0:	7dfb      	ldrb	r3, [r7, #23]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d135      	bne.n	8003862 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037fa:	4b21      	ldr	r3, [pc, #132]	@ (8003880 <HAL_ADCEx_Calibration_Start+0xc0>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	f043 0202 	orr.w	r2, r3, #2
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	68b9      	ldr	r1, [r7, #8]
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff ff7c 	bl	800370c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003814:	e014      	b.n	8003840 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	3301      	adds	r3, #1
 800381a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	4a19      	ldr	r2, [pc, #100]	@ (8003884 <HAL_ADCEx_Calibration_Start+0xc4>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d30d      	bcc.n	8003840 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003828:	f023 0312 	bic.w	r3, r3, #18
 800382c:	f043 0210 	orr.w	r2, r3, #16
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e01b      	b.n	8003878 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff ff7f 	bl	8003748 <LL_ADC_IsCalibrationOnGoing>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1e2      	bne.n	8003816 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003854:	f023 0303 	bic.w	r3, r3, #3
 8003858:	f043 0201 	orr.w	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003860:	e005      	b.n	800386e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003866:	f043 0210 	orr.w	r2, r3, #16
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003876:	7dfb      	ldrb	r3, [r7, #23]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	ffffeefd 	.word	0xffffeefd
 8003884:	25c3f800 	.word	0x25c3f800

08003888 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b0a0      	sub	sp, #128	@ 0x80
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff ff7d 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 80038a4:	2302      	movs	r3, #2
 80038a6:	e0b9      	b.n	8003a1c <HAL_ADCEx_MultiModeStart_DMA+0x194>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e0b2      	b.n	8003a1c <HAL_ADCEx_MultiModeStart_DMA+0x194>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Case of ADC slave using its own DMA channel: check whether handle selected
       corresponds to ADC master or slave instance */
    if (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) != hadc->Instance)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a58      	ldr	r2, [pc, #352]	@ (8003a24 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d002      	beq.n	80038ce <HAL_ADCEx_MultiModeStart_DMA+0x46>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	e000      	b.n	80038d0 <HAL_ADCEx_MultiModeStart_DMA+0x48>
 80038ce:	4b56      	ldr	r3, [pc, #344]	@ (8003a28 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d006      	beq.n	80038e6 <HAL_ADCEx_MultiModeStart_DMA+0x5e>
    {
      /* Case of ADC slave selected: enable ADC instance */
      tmp_hal_status = ADC_Enable(hadc);
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f7ff fc79 	bl	80031d0 <ADC_Enable>
 80038de:	4603      	mov	r3, r0
 80038e0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80038e4:	e02e      	b.n	8003944 <HAL_ADCEx_MultiModeStart_DMA+0xbc>
    }
    else
    {
      tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80038e6:	2300      	movs	r3, #0
 80038e8:	66bb      	str	r3, [r7, #104]	@ 0x68
      tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80038ea:	2300      	movs	r3, #0
 80038ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
      /* Set a temporary handle of the ADC slave associated to the ADC master   */
      ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a4d      	ldr	r2, [pc, #308]	@ (8003a28 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d102      	bne.n	80038fe <HAL_ADCEx_MultiModeStart_DMA+0x76>
 80038f8:	4b4a      	ldr	r3, [pc, #296]	@ (8003a24 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	e001      	b.n	8003902 <HAL_ADCEx_MultiModeStart_DMA+0x7a>
 80038fe:	2300      	movs	r3, #0
 8003900:	617b      	str	r3, [r7, #20]

      if (tmphadcSlave.Instance == NULL)
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10b      	bne.n	8003920 <HAL_ADCEx_MultiModeStart_DMA+0x98>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800390c:	f043 0220 	orr.w	r2, r3, #32
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e07d      	b.n	8003a1c <HAL_ADCEx_MultiModeStart_DMA+0x194>
      }

      /* Enable the ADC peripherals: master and slave (in case if not already   */
      /* enabled previously)                                                    */
      tmp_hal_status = ADC_Enable(hadc);
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f7ff fc55 	bl	80031d0 <ADC_Enable>
 8003926:	4603      	mov	r3, r0
 8003928:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      if (tmp_hal_status == HAL_OK)
 800392c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003930:	2b00      	cmp	r3, #0
 8003932:	d107      	bne.n	8003944 <HAL_ADCEx_MultiModeStart_DMA+0xbc>
      {
        tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8003934:	f107 0314 	add.w	r3, r7, #20
 8003938:	4618      	mov	r0, r3
 800393a:	f7ff fc49 	bl	80031d0 <ADC_Enable>
 800393e:	4603      	mov	r3, r0
 8003940:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      }
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 8003944:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003948:	2b00      	cmp	r3, #0
 800394a:	d161      	bne.n	8003a10 <HAL_ADCEx_MultiModeStart_DMA+0x188>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003950:	4b36      	ldr	r3, [pc, #216]	@ (8003a2c <HAL_ADCEx_MultiModeStart_DMA+0x1a4>)
 8003952:	4013      	ands	r3, r2
 8003954:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	655a      	str	r2, [r3, #84]	@ 0x54
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003966:	4a32      	ldr	r2, [pc, #200]	@ (8003a30 <HAL_ADCEx_MultiModeStart_DMA+0x1a8>)
 8003968:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396e:	4a31      	ldr	r2, [pc, #196]	@ (8003a34 <HAL_ADCEx_MultiModeStart_DMA+0x1ac>)
 8003970:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003976:	4a30      	ldr	r2, [pc, #192]	@ (8003a38 <HAL_ADCEx_MultiModeStart_DMA+0x1b0>)
 8003978:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	221c      	movs	r2, #28
 8003980:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f042 0210 	orr.w	r2, r2, #16
 8003998:	605a      	str	r2, [r3, #4]

      /* Case of ADC slave using its own DMA channel: check whether handle selected
         corresponds to ADC master or slave instance */
      if (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) != hadc->Instance)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a21      	ldr	r2, [pc, #132]	@ (8003a24 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d002      	beq.n	80039aa <HAL_ADCEx_MultiModeStart_DMA+0x122>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	e000      	b.n	80039ac <HAL_ADCEx_MultiModeStart_DMA+0x124>
 80039aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003a28 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d00d      	beq.n	80039d0 <HAL_ADCEx_MultiModeStart_DMA+0x148>
      {
        /* Case of ADC slave selected: Start the DMA channel. */
        /* Note: Data transfer will start upon next call of this function using handle of ADC master */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	3340      	adds	r3, #64	@ 0x40
 80039be:	4619      	mov	r1, r3
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f000 fe82 	bl	80046cc <HAL_DMA_Start_IT>
 80039c8:	4603      	mov	r3, r0
 80039ca:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039ce:	e023      	b.n	8003a18 <HAL_ADCEx_MultiModeStart_DMA+0x190>
      }
      else
      {
        /* Pointer to the common control register  */
        tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a14      	ldr	r2, [pc, #80]	@ (8003a28 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d004      	beq.n	80039e4 <HAL_ADCEx_MultiModeStart_DMA+0x15c>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a11      	ldr	r2, [pc, #68]	@ (8003a24 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d101      	bne.n	80039e8 <HAL_ADCEx_MultiModeStart_DMA+0x160>
 80039e4:	4b15      	ldr	r3, [pc, #84]	@ (8003a3c <HAL_ADCEx_MultiModeStart_DMA+0x1b4>)
 80039e6:	e000      	b.n	80039ea <HAL_ADCEx_MultiModeStart_DMA+0x162>
 80039e8:	4b15      	ldr	r3, [pc, #84]	@ (8003a40 <HAL_ADCEx_MultiModeStart_DMA+0x1b8>)
 80039ea:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80039f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039f2:	330c      	adds	r3, #12
 80039f4:	4619      	mov	r1, r3
 80039f6:	68ba      	ldr	r2, [r7, #8]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f000 fe67 	bl	80046cc <HAL_DMA_Start_IT>
 80039fe:	4603      	mov	r3, r0
 8003a00:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
        /* Enable conversion of regular group.                                    */
        /* If software start has been selected, conversion starts immediately.    */
        /* If external trigger has been selected, conversion will start at next   */
        /* trigger event.                                                         */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff feb1 	bl	8003770 <LL_ADC_REG_StartConversion>
 8003a0e:	e003      	b.n	8003a18 <HAL_ADCEx_MultiModeStart_DMA+0x190>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    }

    /* Return function status */
    return tmp_hal_status;
 8003a18:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
  }
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3780      	adds	r7, #128	@ 0x80
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40022100 	.word	0x40022100
 8003a28:	40022000 	.word	0x40022000
 8003a2c:	fffff0fe 	.word	0xfffff0fe
 8003a30:	080033a3 	.word	0x080033a3
 8003a34:	0800347b 	.word	0x0800347b
 8003a38:	08003497 	.word	0x08003497
 8003a3c:	40022300 	.word	0x40022300
 8003a40:	58026300 	.word	0x58026300

08003a44 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b0a0      	sub	sp, #128	@ 0x80
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d101      	bne.n	8003a5a <HAL_ADCEx_MultiModeStop_DMA+0x16>
 8003a56:	2302      	movs	r3, #2
 8003a58:	e0b2      	b.n	8003bc0 <HAL_ADCEx_MultiModeStop_DMA+0x17c>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003a62:	2103      	movs	r1, #3
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f7ff faf7 	bl	8003058 <ADC_ConversionStop>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003a70:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f040 809d 	bne.w	8003bb4 <HAL_ADCEx_MultiModeStop_DMA+0x170>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	663b      	str	r3, [r7, #96]	@ 0x60
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a50      	ldr	r2, [pc, #320]	@ (8003bc8 <HAL_ADCEx_MultiModeStop_DMA+0x184>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d102      	bne.n	8003a92 <HAL_ADCEx_MultiModeStop_DMA+0x4e>
 8003a8c:	4b4f      	ldr	r3, [pc, #316]	@ (8003bcc <HAL_ADCEx_MultiModeStop_DMA+0x188>)
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	e001      	b.n	8003a96 <HAL_ADCEx_MultiModeStop_DMA+0x52>
 8003a92:	2300      	movs	r3, #0
 8003a94:	60fb      	str	r3, [r7, #12]

    if (tmphadcSlave.Instance == NULL)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10b      	bne.n	8003ab4 <HAL_ADCEx_MultiModeStop_DMA+0x70>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e085      	b.n	8003bc0 <HAL_ADCEx_MultiModeStop_DMA+0x17c>

    /* Procedure to disable the ADC peripheral: wait for conversions          */
    /* effectively stopped (ADC master and ADC slave), then disable ADC       */

    /* 1. Wait for ADC conversion completion for ADC master and ADC slave */
    tickstart = HAL_GetTick();
 8003ab4:	f7fd ff46 	bl	8001944 <HAL_GetTick>
 8003ab8:	6778      	str	r0, [r7, #116]	@ 0x74

    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fe6b 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003ac2:	67b8      	str	r0, [r7, #120]	@ 0x78
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8003ac4:	e027      	b.n	8003b16 <HAL_ADCEx_MultiModeStop_DMA+0xd2>
           || (tmphadcSlave_conversion_on_going == 1UL)
          )
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003ac6:	f7fd ff3d 	bl	8001944 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b05      	cmp	r3, #5
 8003ad2:	d91b      	bls.n	8003b0c <HAL_ADCEx_MultiModeStop_DMA+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff fe5e 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003adc:	67b8      	str	r0, [r7, #120]	@ 0x78

        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff fe58 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d002      	beq.n	8003af4 <HAL_ADCEx_MultiModeStop_DMA+0xb0>
           || (tmphadcSlave_conversion_on_going == 1UL)
 8003aee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d10b      	bne.n	8003b0c <HAL_ADCEx_MultiModeStop_DMA+0xc8>
          )
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af8:	f043 0210 	orr.w	r2, r3, #16
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e059      	b.n	8003bc0 <HAL_ADCEx_MultiModeStop_DMA+0x17c>
        }
      }

      tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff fe42 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003b14:	67b8      	str	r0, [r7, #120]	@ 0x78
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff fe3c 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003b20:	4603      	mov	r3, r0
           || (tmphadcSlave_conversion_on_going == 1UL)
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d0cf      	beq.n	8003ac6 <HAL_ADCEx_MultiModeStop_DMA+0x82>
 8003b26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d0cc      	beq.n	8003ac6 <HAL_ADCEx_MultiModeStop_DMA+0x82>

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    /* Note: DMA channel of ADC slave should be stopped after this function   */
    /*       with HAL_ADC_Stop_DMA() API.                                     */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b30:	4618      	mov	r0, r3
 8003b32:	f001 f835 	bl	8004ba0 <HAL_DMA_Abort>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_ERROR)
 8003b3c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d105      	bne.n	8003b50 <HAL_ADCEx_MultiModeStop_DMA+0x10c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b48:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0210 	bic.w	r2, r2, #16
 8003b5e:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripherals: master and slave */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep in */
    /* memory a potential failing status.                                     */
    if (tmp_hal_status == HAL_OK)
 8003b60:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d115      	bne.n	8003b94 <HAL_ADCEx_MultiModeStop_DMA+0x150>
    {
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 8003b68:	f107 030c 	add.w	r3, r7, #12
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7ff fbb9 	bl	80032e4 <ADC_Disable>
 8003b72:	4603      	mov	r3, r0
 8003b74:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff fbb3 	bl	80032e4 <ADC_Disable>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10f      	bne.n	8003ba4 <HAL_ADCEx_MultiModeStop_DMA+0x160>
 8003b84:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10b      	bne.n	8003ba4 <HAL_ADCEx_MultiModeStop_DMA+0x160>
          (tmphadcSlave_disable_status == HAL_OK))
      {
        tmp_hal_status = HAL_OK;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003b92:	e007      	b.n	8003ba4 <HAL_ADCEx_MultiModeStop_DMA+0x160>
      }
    }
    else
    {
      /* In case of error, attempt to disable ADC master and slave without status assert */
      (void) ADC_Disable(hadc);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7ff fba5 	bl	80032e4 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 8003b9a:	f107 030c 	add.w	r3, r7, #12
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7ff fba0 	bl	80032e4 <ADC_Disable>
    }

    /* Set ADC state (ADC master) */
    ADC_STATE_CLR_SET(hadc->State,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ba8:	4b09      	ldr	r3, [pc, #36]	@ (8003bd0 <HAL_ADCEx_MultiModeStop_DMA+0x18c>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	f043 0201 	orr.w	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003bbc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3780      	adds	r7, #128	@ 0x80
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40022000 	.word	0x40022000
 8003bcc:	40022100 	.word	0x40022100
 8003bd0:	ffffeefe 	.word	0xffffeefe

08003bd4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003c38:	b590      	push	{r4, r7, lr}
 8003c3a:	b09f      	sub	sp, #124	@ 0x7c
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e0be      	b.n	8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003c62:	2300      	movs	r3, #0
 8003c64:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a5c      	ldr	r2, [pc, #368]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d102      	bne.n	8003c76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003c70:	4b5b      	ldr	r3, [pc, #364]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003c72:	60bb      	str	r3, [r7, #8]
 8003c74:	e001      	b.n	8003c7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003c76:	2300      	movs	r3, #0
 8003c78:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10b      	bne.n	8003c98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c84:	f043 0220 	orr.w	r2, r3, #32
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e09d      	b.n	8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff fd7c 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003ca0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff fd76 	bl	8003798 <LL_ADC_REG_IsConversionOngoing>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d17f      	bne.n	8003db2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003cb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d17c      	bne.n	8003db2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a47      	ldr	r2, [pc, #284]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d004      	beq.n	8003ccc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a46      	ldr	r2, [pc, #280]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d101      	bne.n	8003cd0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003ccc:	4b45      	ldr	r3, [pc, #276]	@ (8003de4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003cce:	e000      	b.n	8003cd2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003cd0:	4b45      	ldr	r3, [pc, #276]	@ (8003de8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003cd2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d039      	beq.n	8003d50 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003cdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cec:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a3a      	ldr	r2, [pc, #232]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d004      	beq.n	8003d02 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a38      	ldr	r2, [pc, #224]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d10e      	bne.n	8003d20 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003d02:	4836      	ldr	r0, [pc, #216]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003d04:	f7ff fcee 	bl	80036e4 <LL_ADC_IsEnabled>
 8003d08:	4604      	mov	r4, r0
 8003d0a:	4835      	ldr	r0, [pc, #212]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d0c:	f7ff fcea 	bl	80036e4 <LL_ADC_IsEnabled>
 8003d10:	4603      	mov	r3, r0
 8003d12:	4323      	orrs	r3, r4
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	bf0c      	ite	eq
 8003d18:	2301      	moveq	r3, #1
 8003d1a:	2300      	movne	r3, #0
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	e008      	b.n	8003d32 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003d20:	4832      	ldr	r0, [pc, #200]	@ (8003dec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003d22:	f7ff fcdf 	bl	80036e4 <LL_ADC_IsEnabled>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	bf0c      	ite	eq
 8003d2c:	2301      	moveq	r3, #1
 8003d2e:	2300      	movne	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d047      	beq.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003d36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8003df0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	6811      	ldr	r1, [r2, #0]
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	6892      	ldr	r2, [r2, #8]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d4c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d4e:	e03a      	b.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d5a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a1e      	ldr	r2, [pc, #120]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d004      	beq.n	8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d10e      	bne.n	8003d8e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003d70:	481a      	ldr	r0, [pc, #104]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003d72:	f7ff fcb7 	bl	80036e4 <LL_ADC_IsEnabled>
 8003d76:	4604      	mov	r4, r0
 8003d78:	4819      	ldr	r0, [pc, #100]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d7a:	f7ff fcb3 	bl	80036e4 <LL_ADC_IsEnabled>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	4323      	orrs	r3, r4
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	bf0c      	ite	eq
 8003d86:	2301      	moveq	r3, #1
 8003d88:	2300      	movne	r3, #0
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	e008      	b.n	8003da0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003d8e:	4817      	ldr	r0, [pc, #92]	@ (8003dec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003d90:	f7ff fca8 	bl	80036e4 <LL_ADC_IsEnabled>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	bf0c      	ite	eq
 8003d9a:	2301      	moveq	r3, #1
 8003d9c:	2300      	movne	r3, #0
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d010      	beq.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003da4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	4b11      	ldr	r3, [pc, #68]	@ (8003df0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003dae:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003db0:	e009      	b.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db6:	f043 0220 	orr.w	r2, r3, #32
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003dc4:	e000      	b.n	8003dc8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003dc6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003dd0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	377c      	adds	r7, #124	@ 0x7c
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd90      	pop	{r4, r7, pc}
 8003ddc:	40022000 	.word	0x40022000
 8003de0:	40022100 	.word	0x40022100
 8003de4:	40022300 	.word	0x40022300
 8003de8:	58026300 	.word	0x58026300
 8003dec:	58026000 	.word	0x58026000
 8003df0:	fffff0e0 	.word	0xfffff0e0

08003df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f003 0307 	and.w	r3, r3, #7
 8003e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e04:	4b0b      	ldr	r3, [pc, #44]	@ (8003e34 <__NVIC_SetPriorityGrouping+0x40>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e10:	4013      	ands	r3, r2
 8003e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e1c:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <__NVIC_SetPriorityGrouping+0x44>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e22:	4a04      	ldr	r2, [pc, #16]	@ (8003e34 <__NVIC_SetPriorityGrouping+0x40>)
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	60d3      	str	r3, [r2, #12]
}
 8003e28:	bf00      	nop
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	e000ed00 	.word	0xe000ed00
 8003e38:	05fa0000 	.word	0x05fa0000

08003e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e40:	4b04      	ldr	r3, [pc, #16]	@ (8003e54 <__NVIC_GetPriorityGrouping+0x18>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	0a1b      	lsrs	r3, r3, #8
 8003e46:	f003 0307 	and.w	r3, r3, #7
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr
 8003e54:	e000ed00 	.word	0xe000ed00

08003e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	db0b      	blt.n	8003e82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e6a:	88fb      	ldrh	r3, [r7, #6]
 8003e6c:	f003 021f 	and.w	r2, r3, #31
 8003e70:	4907      	ldr	r1, [pc, #28]	@ (8003e90 <__NVIC_EnableIRQ+0x38>)
 8003e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	2001      	movs	r0, #1
 8003e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e82:	bf00      	nop
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	e000e100 	.word	0xe000e100

08003e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	6039      	str	r1, [r7, #0]
 8003e9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ea0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	db0a      	blt.n	8003ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	490c      	ldr	r1, [pc, #48]	@ (8003ee0 <__NVIC_SetPriority+0x4c>)
 8003eae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003eb2:	0112      	lsls	r2, r2, #4
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	440b      	add	r3, r1
 8003eb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ebc:	e00a      	b.n	8003ed4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	4908      	ldr	r1, [pc, #32]	@ (8003ee4 <__NVIC_SetPriority+0x50>)
 8003ec4:	88fb      	ldrh	r3, [r7, #6]
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	3b04      	subs	r3, #4
 8003ecc:	0112      	lsls	r2, r2, #4
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	761a      	strb	r2, [r3, #24]
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	e000e100 	.word	0xe000e100
 8003ee4:	e000ed00 	.word	0xe000ed00

08003ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b089      	sub	sp, #36	@ 0x24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	f1c3 0307 	rsb	r3, r3, #7
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	bf28      	it	cs
 8003f06:	2304      	movcs	r3, #4
 8003f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	3304      	adds	r3, #4
 8003f0e:	2b06      	cmp	r3, #6
 8003f10:	d902      	bls.n	8003f18 <NVIC_EncodePriority+0x30>
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	3b03      	subs	r3, #3
 8003f16:	e000      	b.n	8003f1a <NVIC_EncodePriority+0x32>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	fa02 f303 	lsl.w	r3, r2, r3
 8003f26:	43da      	mvns	r2, r3
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	401a      	ands	r2, r3
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f30:	f04f 31ff 	mov.w	r1, #4294967295
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	fa01 f303 	lsl.w	r3, r1, r3
 8003f3a:	43d9      	mvns	r1, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f40:	4313      	orrs	r3, r2
         );
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3724      	adds	r7, #36	@ 0x24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
	...

08003f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f60:	d301      	bcc.n	8003f66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f62:	2301      	movs	r3, #1
 8003f64:	e00f      	b.n	8003f86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f66:	4a0a      	ldr	r2, [pc, #40]	@ (8003f90 <SysTick_Config+0x40>)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f6e:	210f      	movs	r1, #15
 8003f70:	f04f 30ff 	mov.w	r0, #4294967295
 8003f74:	f7ff ff8e 	bl	8003e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f78:	4b05      	ldr	r3, [pc, #20]	@ (8003f90 <SysTick_Config+0x40>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f7e:	4b04      	ldr	r3, [pc, #16]	@ (8003f90 <SysTick_Config+0x40>)
 8003f80:	2207      	movs	r2, #7
 8003f82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	e000e010 	.word	0xe000e010

08003f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7ff ff29 	bl	8003df4 <__NVIC_SetPriorityGrouping>
}
 8003fa2:	bf00      	nop
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	607a      	str	r2, [r7, #4]
 8003fb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fb8:	f7ff ff40 	bl	8003e3c <__NVIC_GetPriorityGrouping>
 8003fbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	68b9      	ldr	r1, [r7, #8]
 8003fc2:	6978      	ldr	r0, [r7, #20]
 8003fc4:	f7ff ff90 	bl	8003ee8 <NVIC_EncodePriority>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003fce:	4611      	mov	r1, r2
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff ff5f 	bl	8003e94 <__NVIC_SetPriority>
}
 8003fd6:	bf00      	nop
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b082      	sub	sp, #8
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fe8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff ff33 	bl	8003e58 <__NVIC_EnableIRQ>
}
 8003ff2:	bf00      	nop
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7ff ffa4 	bl	8003f50 <SysTick_Config>
 8004008:	4603      	mov	r3, r0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800401c:	f7fd fc92 	bl	8001944 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e316      	b.n	800465a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a66      	ldr	r2, [pc, #408]	@ (80041cc <HAL_DMA_Init+0x1b8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d04a      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a65      	ldr	r2, [pc, #404]	@ (80041d0 <HAL_DMA_Init+0x1bc>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d045      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a63      	ldr	r2, [pc, #396]	@ (80041d4 <HAL_DMA_Init+0x1c0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d040      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a62      	ldr	r2, [pc, #392]	@ (80041d8 <HAL_DMA_Init+0x1c4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d03b      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a60      	ldr	r2, [pc, #384]	@ (80041dc <HAL_DMA_Init+0x1c8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d036      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a5f      	ldr	r2, [pc, #380]	@ (80041e0 <HAL_DMA_Init+0x1cc>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d031      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a5d      	ldr	r2, [pc, #372]	@ (80041e4 <HAL_DMA_Init+0x1d0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d02c      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a5c      	ldr	r2, [pc, #368]	@ (80041e8 <HAL_DMA_Init+0x1d4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d027      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a5a      	ldr	r2, [pc, #360]	@ (80041ec <HAL_DMA_Init+0x1d8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d022      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a59      	ldr	r2, [pc, #356]	@ (80041f0 <HAL_DMA_Init+0x1dc>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d01d      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a57      	ldr	r2, [pc, #348]	@ (80041f4 <HAL_DMA_Init+0x1e0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d018      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a56      	ldr	r2, [pc, #344]	@ (80041f8 <HAL_DMA_Init+0x1e4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d013      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a54      	ldr	r2, [pc, #336]	@ (80041fc <HAL_DMA_Init+0x1e8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d00e      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a53      	ldr	r2, [pc, #332]	@ (8004200 <HAL_DMA_Init+0x1ec>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d009      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a51      	ldr	r2, [pc, #324]	@ (8004204 <HAL_DMA_Init+0x1f0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d004      	beq.n	80040cc <HAL_DMA_Init+0xb8>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a50      	ldr	r2, [pc, #320]	@ (8004208 <HAL_DMA_Init+0x1f4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d101      	bne.n	80040d0 <HAL_DMA_Init+0xbc>
 80040cc:	2301      	movs	r3, #1
 80040ce:	e000      	b.n	80040d2 <HAL_DMA_Init+0xbe>
 80040d0:	2300      	movs	r3, #0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 813b 	beq.w	800434e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a37      	ldr	r2, [pc, #220]	@ (80041cc <HAL_DMA_Init+0x1b8>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d04a      	beq.n	8004188 <HAL_DMA_Init+0x174>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a36      	ldr	r2, [pc, #216]	@ (80041d0 <HAL_DMA_Init+0x1bc>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d045      	beq.n	8004188 <HAL_DMA_Init+0x174>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a34      	ldr	r2, [pc, #208]	@ (80041d4 <HAL_DMA_Init+0x1c0>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d040      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a33      	ldr	r2, [pc, #204]	@ (80041d8 <HAL_DMA_Init+0x1c4>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d03b      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a31      	ldr	r2, [pc, #196]	@ (80041dc <HAL_DMA_Init+0x1c8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d036      	beq.n	8004188 <HAL_DMA_Init+0x174>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a30      	ldr	r2, [pc, #192]	@ (80041e0 <HAL_DMA_Init+0x1cc>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d031      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a2e      	ldr	r2, [pc, #184]	@ (80041e4 <HAL_DMA_Init+0x1d0>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d02c      	beq.n	8004188 <HAL_DMA_Init+0x174>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a2d      	ldr	r2, [pc, #180]	@ (80041e8 <HAL_DMA_Init+0x1d4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d027      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a2b      	ldr	r2, [pc, #172]	@ (80041ec <HAL_DMA_Init+0x1d8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d022      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a2a      	ldr	r2, [pc, #168]	@ (80041f0 <HAL_DMA_Init+0x1dc>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d01d      	beq.n	8004188 <HAL_DMA_Init+0x174>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a28      	ldr	r2, [pc, #160]	@ (80041f4 <HAL_DMA_Init+0x1e0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d018      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a27      	ldr	r2, [pc, #156]	@ (80041f8 <HAL_DMA_Init+0x1e4>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d013      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a25      	ldr	r2, [pc, #148]	@ (80041fc <HAL_DMA_Init+0x1e8>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d00e      	beq.n	8004188 <HAL_DMA_Init+0x174>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a24      	ldr	r2, [pc, #144]	@ (8004200 <HAL_DMA_Init+0x1ec>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d009      	beq.n	8004188 <HAL_DMA_Init+0x174>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a22      	ldr	r2, [pc, #136]	@ (8004204 <HAL_DMA_Init+0x1f0>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d004      	beq.n	8004188 <HAL_DMA_Init+0x174>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a21      	ldr	r2, [pc, #132]	@ (8004208 <HAL_DMA_Init+0x1f4>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d108      	bne.n	800419a <HAL_DMA_Init+0x186>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0201 	bic.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]
 8004198:	e007      	b.n	80041aa <HAL_DMA_Init+0x196>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0201 	bic.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80041aa:	e02f      	b.n	800420c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041ac:	f7fd fbca 	bl	8001944 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b05      	cmp	r3, #5
 80041b8:	d928      	bls.n	800420c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2220      	movs	r2, #32
 80041be:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2203      	movs	r2, #3
 80041c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e246      	b.n	800465a <HAL_DMA_Init+0x646>
 80041cc:	40020010 	.word	0x40020010
 80041d0:	40020028 	.word	0x40020028
 80041d4:	40020040 	.word	0x40020040
 80041d8:	40020058 	.word	0x40020058
 80041dc:	40020070 	.word	0x40020070
 80041e0:	40020088 	.word	0x40020088
 80041e4:	400200a0 	.word	0x400200a0
 80041e8:	400200b8 	.word	0x400200b8
 80041ec:	40020410 	.word	0x40020410
 80041f0:	40020428 	.word	0x40020428
 80041f4:	40020440 	.word	0x40020440
 80041f8:	40020458 	.word	0x40020458
 80041fc:	40020470 	.word	0x40020470
 8004200:	40020488 	.word	0x40020488
 8004204:	400204a0 	.word	0x400204a0
 8004208:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1c8      	bne.n	80041ac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4b83      	ldr	r3, [pc, #524]	@ (8004434 <HAL_DMA_Init+0x420>)
 8004226:	4013      	ands	r3, r2
 8004228:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004232:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800423e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800424a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	2b04      	cmp	r3, #4
 800425e:	d107      	bne.n	8004270 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004268:	4313      	orrs	r3, r2
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4313      	orrs	r3, r2
 800426e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004270:	4b71      	ldr	r3, [pc, #452]	@ (8004438 <HAL_DMA_Init+0x424>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	4b71      	ldr	r3, [pc, #452]	@ (800443c <HAL_DMA_Init+0x428>)
 8004276:	4013      	ands	r3, r2
 8004278:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800427c:	d328      	bcc.n	80042d0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b28      	cmp	r3, #40	@ 0x28
 8004284:	d903      	bls.n	800428e <HAL_DMA_Init+0x27a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b2e      	cmp	r3, #46	@ 0x2e
 800428c:	d917      	bls.n	80042be <HAL_DMA_Init+0x2aa>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b3e      	cmp	r3, #62	@ 0x3e
 8004294:	d903      	bls.n	800429e <HAL_DMA_Init+0x28a>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b42      	cmp	r3, #66	@ 0x42
 800429c:	d90f      	bls.n	80042be <HAL_DMA_Init+0x2aa>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	2b46      	cmp	r3, #70	@ 0x46
 80042a4:	d903      	bls.n	80042ae <HAL_DMA_Init+0x29a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2b48      	cmp	r3, #72	@ 0x48
 80042ac:	d907      	bls.n	80042be <HAL_DMA_Init+0x2aa>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b4e      	cmp	r3, #78	@ 0x4e
 80042b4:	d905      	bls.n	80042c2 <HAL_DMA_Init+0x2ae>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2b52      	cmp	r3, #82	@ 0x52
 80042bc:	d801      	bhi.n	80042c2 <HAL_DMA_Init+0x2ae>
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <HAL_DMA_Init+0x2b0>
 80042c2:	2300      	movs	r3, #0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042ce:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	697a      	ldr	r2, [r7, #20]
 80042d6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f023 0307 	bic.w	r3, r3, #7
 80042e6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d117      	bne.n	800432a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	4313      	orrs	r3, r2
 8004302:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00e      	beq.n	800432a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f002 fb3f 	bl	8006990 <DMA_CheckFifoParam>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d008      	beq.n	800432a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2240      	movs	r2, #64	@ 0x40
 800431c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e197      	b.n	800465a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f002 fa7a 	bl	800682c <DMA_CalcBaseAndBitshift>
 8004338:	4603      	mov	r3, r0
 800433a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	223f      	movs	r2, #63	@ 0x3f
 8004346:	409a      	lsls	r2, r3
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	609a      	str	r2, [r3, #8]
 800434c:	e0cd      	b.n	80044ea <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a3b      	ldr	r2, [pc, #236]	@ (8004440 <HAL_DMA_Init+0x42c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d022      	beq.n	800439e <HAL_DMA_Init+0x38a>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a39      	ldr	r2, [pc, #228]	@ (8004444 <HAL_DMA_Init+0x430>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d01d      	beq.n	800439e <HAL_DMA_Init+0x38a>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a38      	ldr	r2, [pc, #224]	@ (8004448 <HAL_DMA_Init+0x434>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d018      	beq.n	800439e <HAL_DMA_Init+0x38a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a36      	ldr	r2, [pc, #216]	@ (800444c <HAL_DMA_Init+0x438>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d013      	beq.n	800439e <HAL_DMA_Init+0x38a>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a35      	ldr	r2, [pc, #212]	@ (8004450 <HAL_DMA_Init+0x43c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d00e      	beq.n	800439e <HAL_DMA_Init+0x38a>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a33      	ldr	r2, [pc, #204]	@ (8004454 <HAL_DMA_Init+0x440>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d009      	beq.n	800439e <HAL_DMA_Init+0x38a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a32      	ldr	r2, [pc, #200]	@ (8004458 <HAL_DMA_Init+0x444>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d004      	beq.n	800439e <HAL_DMA_Init+0x38a>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a30      	ldr	r2, [pc, #192]	@ (800445c <HAL_DMA_Init+0x448>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d101      	bne.n	80043a2 <HAL_DMA_Init+0x38e>
 800439e:	2301      	movs	r3, #1
 80043a0:	e000      	b.n	80043a4 <HAL_DMA_Init+0x390>
 80043a2:	2300      	movs	r3, #0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 8097 	beq.w	80044d8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a24      	ldr	r2, [pc, #144]	@ (8004440 <HAL_DMA_Init+0x42c>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d021      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a22      	ldr	r2, [pc, #136]	@ (8004444 <HAL_DMA_Init+0x430>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d01c      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a21      	ldr	r2, [pc, #132]	@ (8004448 <HAL_DMA_Init+0x434>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d017      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1f      	ldr	r2, [pc, #124]	@ (800444c <HAL_DMA_Init+0x438>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d012      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1e      	ldr	r2, [pc, #120]	@ (8004450 <HAL_DMA_Init+0x43c>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d00d      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004454 <HAL_DMA_Init+0x440>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d008      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004458 <HAL_DMA_Init+0x444>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d003      	beq.n	80043f8 <HAL_DMA_Init+0x3e4>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a19      	ldr	r2, [pc, #100]	@ (800445c <HAL_DMA_Init+0x448>)
 80043f6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	4b13      	ldr	r3, [pc, #76]	@ (8004460 <HAL_DMA_Init+0x44c>)
 8004414:	4013      	ands	r3, r2
 8004416:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	2b40      	cmp	r3, #64	@ 0x40
 800441e:	d021      	beq.n	8004464 <HAL_DMA_Init+0x450>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	2b80      	cmp	r3, #128	@ 0x80
 8004426:	d102      	bne.n	800442e <HAL_DMA_Init+0x41a>
 8004428:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800442c:	e01b      	b.n	8004466 <HAL_DMA_Init+0x452>
 800442e:	2300      	movs	r3, #0
 8004430:	e019      	b.n	8004466 <HAL_DMA_Init+0x452>
 8004432:	bf00      	nop
 8004434:	fe10803f 	.word	0xfe10803f
 8004438:	5c001000 	.word	0x5c001000
 800443c:	ffff0000 	.word	0xffff0000
 8004440:	58025408 	.word	0x58025408
 8004444:	5802541c 	.word	0x5802541c
 8004448:	58025430 	.word	0x58025430
 800444c:	58025444 	.word	0x58025444
 8004450:	58025458 	.word	0x58025458
 8004454:	5802546c 	.word	0x5802546c
 8004458:	58025480 	.word	0x58025480
 800445c:	58025494 	.word	0x58025494
 8004460:	fffe000f 	.word	0xfffe000f
 8004464:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	68d2      	ldr	r2, [r2, #12]
 800446a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800446c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004474:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800447c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004484:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800448c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004494:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	4313      	orrs	r3, r2
 800449a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	461a      	mov	r2, r3
 80044aa:	4b6e      	ldr	r3, [pc, #440]	@ (8004664 <HAL_DMA_Init+0x650>)
 80044ac:	4413      	add	r3, r2
 80044ae:	4a6e      	ldr	r2, [pc, #440]	@ (8004668 <HAL_DMA_Init+0x654>)
 80044b0:	fba2 2303 	umull	r2, r3, r2, r3
 80044b4:	091b      	lsrs	r3, r3, #4
 80044b6:	009a      	lsls	r2, r3, #2
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f002 f9b5 	bl	800682c <DMA_CalcBaseAndBitshift>
 80044c2:	4603      	mov	r3, r0
 80044c4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ca:	f003 031f 	and.w	r3, r3, #31
 80044ce:	2201      	movs	r2, #1
 80044d0:	409a      	lsls	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	605a      	str	r2, [r3, #4]
 80044d6:	e008      	b.n	80044ea <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2240      	movs	r2, #64	@ 0x40
 80044dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2203      	movs	r2, #3
 80044e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e0b7      	b.n	800465a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a5f      	ldr	r2, [pc, #380]	@ (800466c <HAL_DMA_Init+0x658>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d072      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004670 <HAL_DMA_Init+0x65c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d06d      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a5c      	ldr	r2, [pc, #368]	@ (8004674 <HAL_DMA_Init+0x660>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d068      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a5a      	ldr	r2, [pc, #360]	@ (8004678 <HAL_DMA_Init+0x664>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d063      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a59      	ldr	r2, [pc, #356]	@ (800467c <HAL_DMA_Init+0x668>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d05e      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a57      	ldr	r2, [pc, #348]	@ (8004680 <HAL_DMA_Init+0x66c>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d059      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a56      	ldr	r2, [pc, #344]	@ (8004684 <HAL_DMA_Init+0x670>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d054      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a54      	ldr	r2, [pc, #336]	@ (8004688 <HAL_DMA_Init+0x674>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d04f      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a53      	ldr	r2, [pc, #332]	@ (800468c <HAL_DMA_Init+0x678>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d04a      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a51      	ldr	r2, [pc, #324]	@ (8004690 <HAL_DMA_Init+0x67c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d045      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a50      	ldr	r2, [pc, #320]	@ (8004694 <HAL_DMA_Init+0x680>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d040      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a4e      	ldr	r2, [pc, #312]	@ (8004698 <HAL_DMA_Init+0x684>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d03b      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a4d      	ldr	r2, [pc, #308]	@ (800469c <HAL_DMA_Init+0x688>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d036      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a4b      	ldr	r2, [pc, #300]	@ (80046a0 <HAL_DMA_Init+0x68c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d031      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a4a      	ldr	r2, [pc, #296]	@ (80046a4 <HAL_DMA_Init+0x690>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d02c      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a48      	ldr	r2, [pc, #288]	@ (80046a8 <HAL_DMA_Init+0x694>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d027      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a47      	ldr	r2, [pc, #284]	@ (80046ac <HAL_DMA_Init+0x698>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d022      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a45      	ldr	r2, [pc, #276]	@ (80046b0 <HAL_DMA_Init+0x69c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d01d      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a44      	ldr	r2, [pc, #272]	@ (80046b4 <HAL_DMA_Init+0x6a0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d018      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a42      	ldr	r2, [pc, #264]	@ (80046b8 <HAL_DMA_Init+0x6a4>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d013      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a41      	ldr	r2, [pc, #260]	@ (80046bc <HAL_DMA_Init+0x6a8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d00e      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a3f      	ldr	r2, [pc, #252]	@ (80046c0 <HAL_DMA_Init+0x6ac>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d009      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a3e      	ldr	r2, [pc, #248]	@ (80046c4 <HAL_DMA_Init+0x6b0>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d004      	beq.n	80045da <HAL_DMA_Init+0x5c6>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a3c      	ldr	r2, [pc, #240]	@ (80046c8 <HAL_DMA_Init+0x6b4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d101      	bne.n	80045de <HAL_DMA_Init+0x5ca>
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <HAL_DMA_Init+0x5cc>
 80045de:	2300      	movs	r3, #0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d032      	beq.n	800464a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f002 fa4f 	bl	8006a88 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b80      	cmp	r3, #128	@ 0x80
 80045f0:	d102      	bne.n	80045f8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800460c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d010      	beq.n	8004638 <HAL_DMA_Init+0x624>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b08      	cmp	r3, #8
 800461c:	d80c      	bhi.n	8004638 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f002 facc 	bl	8006bbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004634:	605a      	str	r2, [r3, #4]
 8004636:	e008      	b.n	800464a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	a7fdabf8 	.word	0xa7fdabf8
 8004668:	cccccccd 	.word	0xcccccccd
 800466c:	40020010 	.word	0x40020010
 8004670:	40020028 	.word	0x40020028
 8004674:	40020040 	.word	0x40020040
 8004678:	40020058 	.word	0x40020058
 800467c:	40020070 	.word	0x40020070
 8004680:	40020088 	.word	0x40020088
 8004684:	400200a0 	.word	0x400200a0
 8004688:	400200b8 	.word	0x400200b8
 800468c:	40020410 	.word	0x40020410
 8004690:	40020428 	.word	0x40020428
 8004694:	40020440 	.word	0x40020440
 8004698:	40020458 	.word	0x40020458
 800469c:	40020470 	.word	0x40020470
 80046a0:	40020488 	.word	0x40020488
 80046a4:	400204a0 	.word	0x400204a0
 80046a8:	400204b8 	.word	0x400204b8
 80046ac:	58025408 	.word	0x58025408
 80046b0:	5802541c 	.word	0x5802541c
 80046b4:	58025430 	.word	0x58025430
 80046b8:	58025444 	.word	0x58025444
 80046bc:	58025458 	.word	0x58025458
 80046c0:	5802546c 	.word	0x5802546c
 80046c4:	58025480 	.word	0x58025480
 80046c8:	58025494 	.word	0x58025494

080046cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e226      	b.n	8004b36 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_DMA_Start_IT+0x2a>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e21f      	b.n	8004b36 <HAL_DMA_Start_IT+0x46a>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b01      	cmp	r3, #1
 8004708:	f040 820a 	bne.w	8004b20 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2202      	movs	r2, #2
 8004710:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a68      	ldr	r2, [pc, #416]	@ (80048c0 <HAL_DMA_Start_IT+0x1f4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d04a      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a66      	ldr	r2, [pc, #408]	@ (80048c4 <HAL_DMA_Start_IT+0x1f8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d045      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a65      	ldr	r2, [pc, #404]	@ (80048c8 <HAL_DMA_Start_IT+0x1fc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d040      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a63      	ldr	r2, [pc, #396]	@ (80048cc <HAL_DMA_Start_IT+0x200>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d03b      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a62      	ldr	r2, [pc, #392]	@ (80048d0 <HAL_DMA_Start_IT+0x204>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d036      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a60      	ldr	r2, [pc, #384]	@ (80048d4 <HAL_DMA_Start_IT+0x208>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d031      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a5f      	ldr	r2, [pc, #380]	@ (80048d8 <HAL_DMA_Start_IT+0x20c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d02c      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a5d      	ldr	r2, [pc, #372]	@ (80048dc <HAL_DMA_Start_IT+0x210>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d027      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a5c      	ldr	r2, [pc, #368]	@ (80048e0 <HAL_DMA_Start_IT+0x214>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d022      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a5a      	ldr	r2, [pc, #360]	@ (80048e4 <HAL_DMA_Start_IT+0x218>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d01d      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a59      	ldr	r2, [pc, #356]	@ (80048e8 <HAL_DMA_Start_IT+0x21c>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d018      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a57      	ldr	r2, [pc, #348]	@ (80048ec <HAL_DMA_Start_IT+0x220>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d013      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a56      	ldr	r2, [pc, #344]	@ (80048f0 <HAL_DMA_Start_IT+0x224>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d00e      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a54      	ldr	r2, [pc, #336]	@ (80048f4 <HAL_DMA_Start_IT+0x228>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d009      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a53      	ldr	r2, [pc, #332]	@ (80048f8 <HAL_DMA_Start_IT+0x22c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d004      	beq.n	80047ba <HAL_DMA_Start_IT+0xee>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a51      	ldr	r2, [pc, #324]	@ (80048fc <HAL_DMA_Start_IT+0x230>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d108      	bne.n	80047cc <HAL_DMA_Start_IT+0x100>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0201 	bic.w	r2, r2, #1
 80047c8:	601a      	str	r2, [r3, #0]
 80047ca:	e007      	b.n	80047dc <HAL_DMA_Start_IT+0x110>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0201 	bic.w	r2, r2, #1
 80047da:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f001 fe76 	bl	80064d4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a34      	ldr	r2, [pc, #208]	@ (80048c0 <HAL_DMA_Start_IT+0x1f4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d04a      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a33      	ldr	r2, [pc, #204]	@ (80048c4 <HAL_DMA_Start_IT+0x1f8>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d045      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a31      	ldr	r2, [pc, #196]	@ (80048c8 <HAL_DMA_Start_IT+0x1fc>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d040      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a30      	ldr	r2, [pc, #192]	@ (80048cc <HAL_DMA_Start_IT+0x200>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d03b      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a2e      	ldr	r2, [pc, #184]	@ (80048d0 <HAL_DMA_Start_IT+0x204>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d036      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a2d      	ldr	r2, [pc, #180]	@ (80048d4 <HAL_DMA_Start_IT+0x208>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d031      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a2b      	ldr	r2, [pc, #172]	@ (80048d8 <HAL_DMA_Start_IT+0x20c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d02c      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a2a      	ldr	r2, [pc, #168]	@ (80048dc <HAL_DMA_Start_IT+0x210>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d027      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a28      	ldr	r2, [pc, #160]	@ (80048e0 <HAL_DMA_Start_IT+0x214>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d022      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a27      	ldr	r2, [pc, #156]	@ (80048e4 <HAL_DMA_Start_IT+0x218>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d01d      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a25      	ldr	r2, [pc, #148]	@ (80048e8 <HAL_DMA_Start_IT+0x21c>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d018      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a24      	ldr	r2, [pc, #144]	@ (80048ec <HAL_DMA_Start_IT+0x220>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d013      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a22      	ldr	r2, [pc, #136]	@ (80048f0 <HAL_DMA_Start_IT+0x224>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d00e      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a21      	ldr	r2, [pc, #132]	@ (80048f4 <HAL_DMA_Start_IT+0x228>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d009      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1f      	ldr	r2, [pc, #124]	@ (80048f8 <HAL_DMA_Start_IT+0x22c>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d004      	beq.n	8004888 <HAL_DMA_Start_IT+0x1bc>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1e      	ldr	r2, [pc, #120]	@ (80048fc <HAL_DMA_Start_IT+0x230>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d101      	bne.n	800488c <HAL_DMA_Start_IT+0x1c0>
 8004888:	2301      	movs	r3, #1
 800488a:	e000      	b.n	800488e <HAL_DMA_Start_IT+0x1c2>
 800488c:	2300      	movs	r3, #0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d036      	beq.n	8004900 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f023 021e 	bic.w	r2, r3, #30
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f042 0216 	orr.w	r2, r2, #22
 80048a4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d03e      	beq.n	800492c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0208 	orr.w	r2, r2, #8
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e035      	b.n	800492c <HAL_DMA_Start_IT+0x260>
 80048c0:	40020010 	.word	0x40020010
 80048c4:	40020028 	.word	0x40020028
 80048c8:	40020040 	.word	0x40020040
 80048cc:	40020058 	.word	0x40020058
 80048d0:	40020070 	.word	0x40020070
 80048d4:	40020088 	.word	0x40020088
 80048d8:	400200a0 	.word	0x400200a0
 80048dc:	400200b8 	.word	0x400200b8
 80048e0:	40020410 	.word	0x40020410
 80048e4:	40020428 	.word	0x40020428
 80048e8:	40020440 	.word	0x40020440
 80048ec:	40020458 	.word	0x40020458
 80048f0:	40020470 	.word	0x40020470
 80048f4:	40020488 	.word	0x40020488
 80048f8:	400204a0 	.word	0x400204a0
 80048fc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f023 020e 	bic.w	r2, r3, #14
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 020a 	orr.w	r2, r2, #10
 8004912:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004918:	2b00      	cmp	r3, #0
 800491a:	d007      	beq.n	800492c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0204 	orr.w	r2, r2, #4
 800492a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a83      	ldr	r2, [pc, #524]	@ (8004b40 <HAL_DMA_Start_IT+0x474>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d072      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a82      	ldr	r2, [pc, #520]	@ (8004b44 <HAL_DMA_Start_IT+0x478>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d06d      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a80      	ldr	r2, [pc, #512]	@ (8004b48 <HAL_DMA_Start_IT+0x47c>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d068      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a7f      	ldr	r2, [pc, #508]	@ (8004b4c <HAL_DMA_Start_IT+0x480>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d063      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a7d      	ldr	r2, [pc, #500]	@ (8004b50 <HAL_DMA_Start_IT+0x484>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d05e      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a7c      	ldr	r2, [pc, #496]	@ (8004b54 <HAL_DMA_Start_IT+0x488>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d059      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a7a      	ldr	r2, [pc, #488]	@ (8004b58 <HAL_DMA_Start_IT+0x48c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d054      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a79      	ldr	r2, [pc, #484]	@ (8004b5c <HAL_DMA_Start_IT+0x490>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d04f      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a77      	ldr	r2, [pc, #476]	@ (8004b60 <HAL_DMA_Start_IT+0x494>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d04a      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a76      	ldr	r2, [pc, #472]	@ (8004b64 <HAL_DMA_Start_IT+0x498>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d045      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a74      	ldr	r2, [pc, #464]	@ (8004b68 <HAL_DMA_Start_IT+0x49c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d040      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a73      	ldr	r2, [pc, #460]	@ (8004b6c <HAL_DMA_Start_IT+0x4a0>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d03b      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a71      	ldr	r2, [pc, #452]	@ (8004b70 <HAL_DMA_Start_IT+0x4a4>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d036      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a70      	ldr	r2, [pc, #448]	@ (8004b74 <HAL_DMA_Start_IT+0x4a8>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d031      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a6e      	ldr	r2, [pc, #440]	@ (8004b78 <HAL_DMA_Start_IT+0x4ac>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d02c      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a6d      	ldr	r2, [pc, #436]	@ (8004b7c <HAL_DMA_Start_IT+0x4b0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d027      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a6b      	ldr	r2, [pc, #428]	@ (8004b80 <HAL_DMA_Start_IT+0x4b4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d022      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a6a      	ldr	r2, [pc, #424]	@ (8004b84 <HAL_DMA_Start_IT+0x4b8>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d01d      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a68      	ldr	r2, [pc, #416]	@ (8004b88 <HAL_DMA_Start_IT+0x4bc>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d018      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a67      	ldr	r2, [pc, #412]	@ (8004b8c <HAL_DMA_Start_IT+0x4c0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d013      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a65      	ldr	r2, [pc, #404]	@ (8004b90 <HAL_DMA_Start_IT+0x4c4>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d00e      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a64      	ldr	r2, [pc, #400]	@ (8004b94 <HAL_DMA_Start_IT+0x4c8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d009      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a62      	ldr	r2, [pc, #392]	@ (8004b98 <HAL_DMA_Start_IT+0x4cc>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d004      	beq.n	8004a1c <HAL_DMA_Start_IT+0x350>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a61      	ldr	r2, [pc, #388]	@ (8004b9c <HAL_DMA_Start_IT+0x4d0>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d101      	bne.n	8004a20 <HAL_DMA_Start_IT+0x354>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_DMA_Start_IT+0x356>
 8004a20:	2300      	movs	r3, #0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d01a      	beq.n	8004a5c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d007      	beq.n	8004a44 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a42:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d007      	beq.n	8004a5c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a5a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a37      	ldr	r2, [pc, #220]	@ (8004b40 <HAL_DMA_Start_IT+0x474>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d04a      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a36      	ldr	r2, [pc, #216]	@ (8004b44 <HAL_DMA_Start_IT+0x478>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d045      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a34      	ldr	r2, [pc, #208]	@ (8004b48 <HAL_DMA_Start_IT+0x47c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d040      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a33      	ldr	r2, [pc, #204]	@ (8004b4c <HAL_DMA_Start_IT+0x480>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d03b      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a31      	ldr	r2, [pc, #196]	@ (8004b50 <HAL_DMA_Start_IT+0x484>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d036      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a30      	ldr	r2, [pc, #192]	@ (8004b54 <HAL_DMA_Start_IT+0x488>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d031      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b58 <HAL_DMA_Start_IT+0x48c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d02c      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a2d      	ldr	r2, [pc, #180]	@ (8004b5c <HAL_DMA_Start_IT+0x490>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d027      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a2b      	ldr	r2, [pc, #172]	@ (8004b60 <HAL_DMA_Start_IT+0x494>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d022      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a2a      	ldr	r2, [pc, #168]	@ (8004b64 <HAL_DMA_Start_IT+0x498>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d01d      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a28      	ldr	r2, [pc, #160]	@ (8004b68 <HAL_DMA_Start_IT+0x49c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d018      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a27      	ldr	r2, [pc, #156]	@ (8004b6c <HAL_DMA_Start_IT+0x4a0>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d013      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a25      	ldr	r2, [pc, #148]	@ (8004b70 <HAL_DMA_Start_IT+0x4a4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d00e      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a24      	ldr	r2, [pc, #144]	@ (8004b74 <HAL_DMA_Start_IT+0x4a8>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d009      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a22      	ldr	r2, [pc, #136]	@ (8004b78 <HAL_DMA_Start_IT+0x4ac>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d004      	beq.n	8004afc <HAL_DMA_Start_IT+0x430>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a21      	ldr	r2, [pc, #132]	@ (8004b7c <HAL_DMA_Start_IT+0x4b0>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d108      	bne.n	8004b0e <HAL_DMA_Start_IT+0x442>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0201 	orr.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	e012      	b.n	8004b34 <HAL_DMA_Start_IT+0x468>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	e009      	b.n	8004b34 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b26:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	40020010 	.word	0x40020010
 8004b44:	40020028 	.word	0x40020028
 8004b48:	40020040 	.word	0x40020040
 8004b4c:	40020058 	.word	0x40020058
 8004b50:	40020070 	.word	0x40020070
 8004b54:	40020088 	.word	0x40020088
 8004b58:	400200a0 	.word	0x400200a0
 8004b5c:	400200b8 	.word	0x400200b8
 8004b60:	40020410 	.word	0x40020410
 8004b64:	40020428 	.word	0x40020428
 8004b68:	40020440 	.word	0x40020440
 8004b6c:	40020458 	.word	0x40020458
 8004b70:	40020470 	.word	0x40020470
 8004b74:	40020488 	.word	0x40020488
 8004b78:	400204a0 	.word	0x400204a0
 8004b7c:	400204b8 	.word	0x400204b8
 8004b80:	58025408 	.word	0x58025408
 8004b84:	5802541c 	.word	0x5802541c
 8004b88:	58025430 	.word	0x58025430
 8004b8c:	58025444 	.word	0x58025444
 8004b90:	58025458 	.word	0x58025458
 8004b94:	5802546c 	.word	0x5802546c
 8004b98:	58025480 	.word	0x58025480
 8004b9c:	58025494 	.word	0x58025494

08004ba0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004ba8:	f7fc fecc 	bl	8001944 <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e2dc      	b.n	8005172 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d008      	beq.n	8004bd6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2280      	movs	r2, #128	@ 0x80
 8004bc8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e2cd      	b.n	8005172 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a76      	ldr	r2, [pc, #472]	@ (8004db4 <HAL_DMA_Abort+0x214>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d04a      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a74      	ldr	r2, [pc, #464]	@ (8004db8 <HAL_DMA_Abort+0x218>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d045      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a73      	ldr	r2, [pc, #460]	@ (8004dbc <HAL_DMA_Abort+0x21c>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d040      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a71      	ldr	r2, [pc, #452]	@ (8004dc0 <HAL_DMA_Abort+0x220>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d03b      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a70      	ldr	r2, [pc, #448]	@ (8004dc4 <HAL_DMA_Abort+0x224>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d036      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a6e      	ldr	r2, [pc, #440]	@ (8004dc8 <HAL_DMA_Abort+0x228>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d031      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a6d      	ldr	r2, [pc, #436]	@ (8004dcc <HAL_DMA_Abort+0x22c>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d02c      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a6b      	ldr	r2, [pc, #428]	@ (8004dd0 <HAL_DMA_Abort+0x230>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d027      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a6a      	ldr	r2, [pc, #424]	@ (8004dd4 <HAL_DMA_Abort+0x234>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d022      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a68      	ldr	r2, [pc, #416]	@ (8004dd8 <HAL_DMA_Abort+0x238>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d01d      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a67      	ldr	r2, [pc, #412]	@ (8004ddc <HAL_DMA_Abort+0x23c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d018      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a65      	ldr	r2, [pc, #404]	@ (8004de0 <HAL_DMA_Abort+0x240>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d013      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a64      	ldr	r2, [pc, #400]	@ (8004de4 <HAL_DMA_Abort+0x244>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d00e      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a62      	ldr	r2, [pc, #392]	@ (8004de8 <HAL_DMA_Abort+0x248>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d009      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a61      	ldr	r2, [pc, #388]	@ (8004dec <HAL_DMA_Abort+0x24c>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d004      	beq.n	8004c76 <HAL_DMA_Abort+0xd6>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a5f      	ldr	r2, [pc, #380]	@ (8004df0 <HAL_DMA_Abort+0x250>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d101      	bne.n	8004c7a <HAL_DMA_Abort+0xda>
 8004c76:	2301      	movs	r3, #1
 8004c78:	e000      	b.n	8004c7c <HAL_DMA_Abort+0xdc>
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d013      	beq.n	8004ca8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 021e 	bic.w	r2, r2, #30
 8004c8e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695a      	ldr	r2, [r3, #20]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c9e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	e00a      	b.n	8004cbe <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 020e 	bic.w	r2, r2, #14
 8004cb6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a3c      	ldr	r2, [pc, #240]	@ (8004db4 <HAL_DMA_Abort+0x214>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d072      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a3a      	ldr	r2, [pc, #232]	@ (8004db8 <HAL_DMA_Abort+0x218>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d06d      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a39      	ldr	r2, [pc, #228]	@ (8004dbc <HAL_DMA_Abort+0x21c>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d068      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a37      	ldr	r2, [pc, #220]	@ (8004dc0 <HAL_DMA_Abort+0x220>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d063      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a36      	ldr	r2, [pc, #216]	@ (8004dc4 <HAL_DMA_Abort+0x224>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d05e      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a34      	ldr	r2, [pc, #208]	@ (8004dc8 <HAL_DMA_Abort+0x228>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d059      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a33      	ldr	r2, [pc, #204]	@ (8004dcc <HAL_DMA_Abort+0x22c>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d054      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a31      	ldr	r2, [pc, #196]	@ (8004dd0 <HAL_DMA_Abort+0x230>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d04f      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a30      	ldr	r2, [pc, #192]	@ (8004dd4 <HAL_DMA_Abort+0x234>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d04a      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8004dd8 <HAL_DMA_Abort+0x238>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d045      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a2d      	ldr	r2, [pc, #180]	@ (8004ddc <HAL_DMA_Abort+0x23c>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d040      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a2b      	ldr	r2, [pc, #172]	@ (8004de0 <HAL_DMA_Abort+0x240>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d03b      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8004de4 <HAL_DMA_Abort+0x244>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d036      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a28      	ldr	r2, [pc, #160]	@ (8004de8 <HAL_DMA_Abort+0x248>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d031      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a27      	ldr	r2, [pc, #156]	@ (8004dec <HAL_DMA_Abort+0x24c>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d02c      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a25      	ldr	r2, [pc, #148]	@ (8004df0 <HAL_DMA_Abort+0x250>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d027      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a24      	ldr	r2, [pc, #144]	@ (8004df4 <HAL_DMA_Abort+0x254>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d022      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a22      	ldr	r2, [pc, #136]	@ (8004df8 <HAL_DMA_Abort+0x258>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d01d      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a21      	ldr	r2, [pc, #132]	@ (8004dfc <HAL_DMA_Abort+0x25c>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d018      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a1f      	ldr	r2, [pc, #124]	@ (8004e00 <HAL_DMA_Abort+0x260>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d013      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e04 <HAL_DMA_Abort+0x264>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d00e      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1c      	ldr	r2, [pc, #112]	@ (8004e08 <HAL_DMA_Abort+0x268>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d009      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e0c <HAL_DMA_Abort+0x26c>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d004      	beq.n	8004dae <HAL_DMA_Abort+0x20e>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a19      	ldr	r2, [pc, #100]	@ (8004e10 <HAL_DMA_Abort+0x270>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d132      	bne.n	8004e14 <HAL_DMA_Abort+0x274>
 8004dae:	2301      	movs	r3, #1
 8004db0:	e031      	b.n	8004e16 <HAL_DMA_Abort+0x276>
 8004db2:	bf00      	nop
 8004db4:	40020010 	.word	0x40020010
 8004db8:	40020028 	.word	0x40020028
 8004dbc:	40020040 	.word	0x40020040
 8004dc0:	40020058 	.word	0x40020058
 8004dc4:	40020070 	.word	0x40020070
 8004dc8:	40020088 	.word	0x40020088
 8004dcc:	400200a0 	.word	0x400200a0
 8004dd0:	400200b8 	.word	0x400200b8
 8004dd4:	40020410 	.word	0x40020410
 8004dd8:	40020428 	.word	0x40020428
 8004ddc:	40020440 	.word	0x40020440
 8004de0:	40020458 	.word	0x40020458
 8004de4:	40020470 	.word	0x40020470
 8004de8:	40020488 	.word	0x40020488
 8004dec:	400204a0 	.word	0x400204a0
 8004df0:	400204b8 	.word	0x400204b8
 8004df4:	58025408 	.word	0x58025408
 8004df8:	5802541c 	.word	0x5802541c
 8004dfc:	58025430 	.word	0x58025430
 8004e00:	58025444 	.word	0x58025444
 8004e04:	58025458 	.word	0x58025458
 8004e08:	5802546c 	.word	0x5802546c
 8004e0c:	58025480 	.word	0x58025480
 8004e10:	58025494 	.word	0x58025494
 8004e14:	2300      	movs	r3, #0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e28:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a6d      	ldr	r2, [pc, #436]	@ (8004fe4 <HAL_DMA_Abort+0x444>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d04a      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a6b      	ldr	r2, [pc, #428]	@ (8004fe8 <HAL_DMA_Abort+0x448>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d045      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a6a      	ldr	r2, [pc, #424]	@ (8004fec <HAL_DMA_Abort+0x44c>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d040      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a68      	ldr	r2, [pc, #416]	@ (8004ff0 <HAL_DMA_Abort+0x450>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d03b      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a67      	ldr	r2, [pc, #412]	@ (8004ff4 <HAL_DMA_Abort+0x454>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d036      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a65      	ldr	r2, [pc, #404]	@ (8004ff8 <HAL_DMA_Abort+0x458>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d031      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a64      	ldr	r2, [pc, #400]	@ (8004ffc <HAL_DMA_Abort+0x45c>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d02c      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a62      	ldr	r2, [pc, #392]	@ (8005000 <HAL_DMA_Abort+0x460>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d027      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a61      	ldr	r2, [pc, #388]	@ (8005004 <HAL_DMA_Abort+0x464>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d022      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a5f      	ldr	r2, [pc, #380]	@ (8005008 <HAL_DMA_Abort+0x468>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d01d      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a5e      	ldr	r2, [pc, #376]	@ (800500c <HAL_DMA_Abort+0x46c>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d018      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a5c      	ldr	r2, [pc, #368]	@ (8005010 <HAL_DMA_Abort+0x470>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d013      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8005014 <HAL_DMA_Abort+0x474>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d00e      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a59      	ldr	r2, [pc, #356]	@ (8005018 <HAL_DMA_Abort+0x478>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d009      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a58      	ldr	r2, [pc, #352]	@ (800501c <HAL_DMA_Abort+0x47c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d004      	beq.n	8004eca <HAL_DMA_Abort+0x32a>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a56      	ldr	r2, [pc, #344]	@ (8005020 <HAL_DMA_Abort+0x480>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d108      	bne.n	8004edc <HAL_DMA_Abort+0x33c>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f022 0201 	bic.w	r2, r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	e007      	b.n	8004eec <HAL_DMA_Abort+0x34c>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 0201 	bic.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004eec:	e013      	b.n	8004f16 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eee:	f7fc fd29 	bl	8001944 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b05      	cmp	r3, #5
 8004efa:	d90c      	bls.n	8004f16 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2220      	movs	r2, #32
 8004f00:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2203      	movs	r2, #3
 8004f06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e12d      	b.n	8005172 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1e5      	bne.n	8004eee <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a2f      	ldr	r2, [pc, #188]	@ (8004fe4 <HAL_DMA_Abort+0x444>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d04a      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a2d      	ldr	r2, [pc, #180]	@ (8004fe8 <HAL_DMA_Abort+0x448>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d045      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8004fec <HAL_DMA_Abort+0x44c>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d040      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a2a      	ldr	r2, [pc, #168]	@ (8004ff0 <HAL_DMA_Abort+0x450>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d03b      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a29      	ldr	r2, [pc, #164]	@ (8004ff4 <HAL_DMA_Abort+0x454>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d036      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a27      	ldr	r2, [pc, #156]	@ (8004ff8 <HAL_DMA_Abort+0x458>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d031      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a26      	ldr	r2, [pc, #152]	@ (8004ffc <HAL_DMA_Abort+0x45c>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d02c      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a24      	ldr	r2, [pc, #144]	@ (8005000 <HAL_DMA_Abort+0x460>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d027      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a23      	ldr	r2, [pc, #140]	@ (8005004 <HAL_DMA_Abort+0x464>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d022      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a21      	ldr	r2, [pc, #132]	@ (8005008 <HAL_DMA_Abort+0x468>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d01d      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a20      	ldr	r2, [pc, #128]	@ (800500c <HAL_DMA_Abort+0x46c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d018      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a1e      	ldr	r2, [pc, #120]	@ (8005010 <HAL_DMA_Abort+0x470>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d013      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005014 <HAL_DMA_Abort+0x474>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00e      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8005018 <HAL_DMA_Abort+0x478>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d009      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800501c <HAL_DMA_Abort+0x47c>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d004      	beq.n	8004fc2 <HAL_DMA_Abort+0x422>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a18      	ldr	r2, [pc, #96]	@ (8005020 <HAL_DMA_Abort+0x480>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d101      	bne.n	8004fc6 <HAL_DMA_Abort+0x426>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <HAL_DMA_Abort+0x428>
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d02b      	beq.n	8005024 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fd6:	f003 031f 	and.w	r3, r3, #31
 8004fda:	223f      	movs	r2, #63	@ 0x3f
 8004fdc:	409a      	lsls	r2, r3
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	609a      	str	r2, [r3, #8]
 8004fe2:	e02a      	b.n	800503a <HAL_DMA_Abort+0x49a>
 8004fe4:	40020010 	.word	0x40020010
 8004fe8:	40020028 	.word	0x40020028
 8004fec:	40020040 	.word	0x40020040
 8004ff0:	40020058 	.word	0x40020058
 8004ff4:	40020070 	.word	0x40020070
 8004ff8:	40020088 	.word	0x40020088
 8004ffc:	400200a0 	.word	0x400200a0
 8005000:	400200b8 	.word	0x400200b8
 8005004:	40020410 	.word	0x40020410
 8005008:	40020428 	.word	0x40020428
 800500c:	40020440 	.word	0x40020440
 8005010:	40020458 	.word	0x40020458
 8005014:	40020470 	.word	0x40020470
 8005018:	40020488 	.word	0x40020488
 800501c:	400204a0 	.word	0x400204a0
 8005020:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005028:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2201      	movs	r2, #1
 8005034:	409a      	lsls	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a4f      	ldr	r2, [pc, #316]	@ (800517c <HAL_DMA_Abort+0x5dc>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d072      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a4d      	ldr	r2, [pc, #308]	@ (8005180 <HAL_DMA_Abort+0x5e0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d06d      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a4c      	ldr	r2, [pc, #304]	@ (8005184 <HAL_DMA_Abort+0x5e4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d068      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a4a      	ldr	r2, [pc, #296]	@ (8005188 <HAL_DMA_Abort+0x5e8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d063      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a49      	ldr	r2, [pc, #292]	@ (800518c <HAL_DMA_Abort+0x5ec>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d05e      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a47      	ldr	r2, [pc, #284]	@ (8005190 <HAL_DMA_Abort+0x5f0>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d059      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a46      	ldr	r2, [pc, #280]	@ (8005194 <HAL_DMA_Abort+0x5f4>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d054      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a44      	ldr	r2, [pc, #272]	@ (8005198 <HAL_DMA_Abort+0x5f8>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d04f      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a43      	ldr	r2, [pc, #268]	@ (800519c <HAL_DMA_Abort+0x5fc>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d04a      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a41      	ldr	r2, [pc, #260]	@ (80051a0 <HAL_DMA_Abort+0x600>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d045      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a40      	ldr	r2, [pc, #256]	@ (80051a4 <HAL_DMA_Abort+0x604>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d040      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a3e      	ldr	r2, [pc, #248]	@ (80051a8 <HAL_DMA_Abort+0x608>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d03b      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a3d      	ldr	r2, [pc, #244]	@ (80051ac <HAL_DMA_Abort+0x60c>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d036      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a3b      	ldr	r2, [pc, #236]	@ (80051b0 <HAL_DMA_Abort+0x610>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d031      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a3a      	ldr	r2, [pc, #232]	@ (80051b4 <HAL_DMA_Abort+0x614>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d02c      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a38      	ldr	r2, [pc, #224]	@ (80051b8 <HAL_DMA_Abort+0x618>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d027      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a37      	ldr	r2, [pc, #220]	@ (80051bc <HAL_DMA_Abort+0x61c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d022      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a35      	ldr	r2, [pc, #212]	@ (80051c0 <HAL_DMA_Abort+0x620>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d01d      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a34      	ldr	r2, [pc, #208]	@ (80051c4 <HAL_DMA_Abort+0x624>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d018      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a32      	ldr	r2, [pc, #200]	@ (80051c8 <HAL_DMA_Abort+0x628>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d013      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a31      	ldr	r2, [pc, #196]	@ (80051cc <HAL_DMA_Abort+0x62c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d00e      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a2f      	ldr	r2, [pc, #188]	@ (80051d0 <HAL_DMA_Abort+0x630>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d009      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a2e      	ldr	r2, [pc, #184]	@ (80051d4 <HAL_DMA_Abort+0x634>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d004      	beq.n	800512a <HAL_DMA_Abort+0x58a>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a2c      	ldr	r2, [pc, #176]	@ (80051d8 <HAL_DMA_Abort+0x638>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d101      	bne.n	800512e <HAL_DMA_Abort+0x58e>
 800512a:	2301      	movs	r3, #1
 800512c:	e000      	b.n	8005130 <HAL_DMA_Abort+0x590>
 800512e:	2300      	movs	r3, #0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d015      	beq.n	8005160 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800513c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00c      	beq.n	8005160 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005150:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005154:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800515e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3718      	adds	r7, #24
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40020010 	.word	0x40020010
 8005180:	40020028 	.word	0x40020028
 8005184:	40020040 	.word	0x40020040
 8005188:	40020058 	.word	0x40020058
 800518c:	40020070 	.word	0x40020070
 8005190:	40020088 	.word	0x40020088
 8005194:	400200a0 	.word	0x400200a0
 8005198:	400200b8 	.word	0x400200b8
 800519c:	40020410 	.word	0x40020410
 80051a0:	40020428 	.word	0x40020428
 80051a4:	40020440 	.word	0x40020440
 80051a8:	40020458 	.word	0x40020458
 80051ac:	40020470 	.word	0x40020470
 80051b0:	40020488 	.word	0x40020488
 80051b4:	400204a0 	.word	0x400204a0
 80051b8:	400204b8 	.word	0x400204b8
 80051bc:	58025408 	.word	0x58025408
 80051c0:	5802541c 	.word	0x5802541c
 80051c4:	58025430 	.word	0x58025430
 80051c8:	58025444 	.word	0x58025444
 80051cc:	58025458 	.word	0x58025458
 80051d0:	5802546c 	.word	0x5802546c
 80051d4:	58025480 	.word	0x58025480
 80051d8:	58025494 	.word	0x58025494

080051dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e237      	b.n	800565e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d004      	beq.n	8005204 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2280      	movs	r2, #128	@ 0x80
 80051fe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e22c      	b.n	800565e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a5c      	ldr	r2, [pc, #368]	@ (800537c <HAL_DMA_Abort_IT+0x1a0>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d04a      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a5b      	ldr	r2, [pc, #364]	@ (8005380 <HAL_DMA_Abort_IT+0x1a4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d045      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a59      	ldr	r2, [pc, #356]	@ (8005384 <HAL_DMA_Abort_IT+0x1a8>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d040      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a58      	ldr	r2, [pc, #352]	@ (8005388 <HAL_DMA_Abort_IT+0x1ac>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d03b      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a56      	ldr	r2, [pc, #344]	@ (800538c <HAL_DMA_Abort_IT+0x1b0>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d036      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a55      	ldr	r2, [pc, #340]	@ (8005390 <HAL_DMA_Abort_IT+0x1b4>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d031      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a53      	ldr	r2, [pc, #332]	@ (8005394 <HAL_DMA_Abort_IT+0x1b8>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d02c      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a52      	ldr	r2, [pc, #328]	@ (8005398 <HAL_DMA_Abort_IT+0x1bc>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d027      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a50      	ldr	r2, [pc, #320]	@ (800539c <HAL_DMA_Abort_IT+0x1c0>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d022      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a4f      	ldr	r2, [pc, #316]	@ (80053a0 <HAL_DMA_Abort_IT+0x1c4>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d01d      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a4d      	ldr	r2, [pc, #308]	@ (80053a4 <HAL_DMA_Abort_IT+0x1c8>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d018      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a4c      	ldr	r2, [pc, #304]	@ (80053a8 <HAL_DMA_Abort_IT+0x1cc>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d013      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a4a      	ldr	r2, [pc, #296]	@ (80053ac <HAL_DMA_Abort_IT+0x1d0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00e      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a49      	ldr	r2, [pc, #292]	@ (80053b0 <HAL_DMA_Abort_IT+0x1d4>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d009      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a47      	ldr	r2, [pc, #284]	@ (80053b4 <HAL_DMA_Abort_IT+0x1d8>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d004      	beq.n	80052a4 <HAL_DMA_Abort_IT+0xc8>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a46      	ldr	r2, [pc, #280]	@ (80053b8 <HAL_DMA_Abort_IT+0x1dc>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d101      	bne.n	80052a8 <HAL_DMA_Abort_IT+0xcc>
 80052a4:	2301      	movs	r3, #1
 80052a6:	e000      	b.n	80052aa <HAL_DMA_Abort_IT+0xce>
 80052a8:	2300      	movs	r3, #0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 8086 	beq.w	80053bc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2204      	movs	r2, #4
 80052b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a2f      	ldr	r2, [pc, #188]	@ (800537c <HAL_DMA_Abort_IT+0x1a0>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d04a      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a2e      	ldr	r2, [pc, #184]	@ (8005380 <HAL_DMA_Abort_IT+0x1a4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d045      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a2c      	ldr	r2, [pc, #176]	@ (8005384 <HAL_DMA_Abort_IT+0x1a8>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d040      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a2b      	ldr	r2, [pc, #172]	@ (8005388 <HAL_DMA_Abort_IT+0x1ac>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d03b      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a29      	ldr	r2, [pc, #164]	@ (800538c <HAL_DMA_Abort_IT+0x1b0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d036      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a28      	ldr	r2, [pc, #160]	@ (8005390 <HAL_DMA_Abort_IT+0x1b4>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d031      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a26      	ldr	r2, [pc, #152]	@ (8005394 <HAL_DMA_Abort_IT+0x1b8>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d02c      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a25      	ldr	r2, [pc, #148]	@ (8005398 <HAL_DMA_Abort_IT+0x1bc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d027      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a23      	ldr	r2, [pc, #140]	@ (800539c <HAL_DMA_Abort_IT+0x1c0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d022      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a22      	ldr	r2, [pc, #136]	@ (80053a0 <HAL_DMA_Abort_IT+0x1c4>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d01d      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a20      	ldr	r2, [pc, #128]	@ (80053a4 <HAL_DMA_Abort_IT+0x1c8>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d018      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1f      	ldr	r2, [pc, #124]	@ (80053a8 <HAL_DMA_Abort_IT+0x1cc>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d013      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a1d      	ldr	r2, [pc, #116]	@ (80053ac <HAL_DMA_Abort_IT+0x1d0>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d00e      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a1c      	ldr	r2, [pc, #112]	@ (80053b0 <HAL_DMA_Abort_IT+0x1d4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d009      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a1a      	ldr	r2, [pc, #104]	@ (80053b4 <HAL_DMA_Abort_IT+0x1d8>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d004      	beq.n	8005358 <HAL_DMA_Abort_IT+0x17c>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a19      	ldr	r2, [pc, #100]	@ (80053b8 <HAL_DMA_Abort_IT+0x1dc>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d108      	bne.n	800536a <HAL_DMA_Abort_IT+0x18e>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0201 	bic.w	r2, r2, #1
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	e178      	b.n	800565c <HAL_DMA_Abort_IT+0x480>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0201 	bic.w	r2, r2, #1
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	e16f      	b.n	800565c <HAL_DMA_Abort_IT+0x480>
 800537c:	40020010 	.word	0x40020010
 8005380:	40020028 	.word	0x40020028
 8005384:	40020040 	.word	0x40020040
 8005388:	40020058 	.word	0x40020058
 800538c:	40020070 	.word	0x40020070
 8005390:	40020088 	.word	0x40020088
 8005394:	400200a0 	.word	0x400200a0
 8005398:	400200b8 	.word	0x400200b8
 800539c:	40020410 	.word	0x40020410
 80053a0:	40020428 	.word	0x40020428
 80053a4:	40020440 	.word	0x40020440
 80053a8:	40020458 	.word	0x40020458
 80053ac:	40020470 	.word	0x40020470
 80053b0:	40020488 	.word	0x40020488
 80053b4:	400204a0 	.word	0x400204a0
 80053b8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f022 020e 	bic.w	r2, r2, #14
 80053ca:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a6c      	ldr	r2, [pc, #432]	@ (8005584 <HAL_DMA_Abort_IT+0x3a8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d04a      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a6b      	ldr	r2, [pc, #428]	@ (8005588 <HAL_DMA_Abort_IT+0x3ac>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d045      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a69      	ldr	r2, [pc, #420]	@ (800558c <HAL_DMA_Abort_IT+0x3b0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d040      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a68      	ldr	r2, [pc, #416]	@ (8005590 <HAL_DMA_Abort_IT+0x3b4>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d03b      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a66      	ldr	r2, [pc, #408]	@ (8005594 <HAL_DMA_Abort_IT+0x3b8>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d036      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a65      	ldr	r2, [pc, #404]	@ (8005598 <HAL_DMA_Abort_IT+0x3bc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d031      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a63      	ldr	r2, [pc, #396]	@ (800559c <HAL_DMA_Abort_IT+0x3c0>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d02c      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a62      	ldr	r2, [pc, #392]	@ (80055a0 <HAL_DMA_Abort_IT+0x3c4>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d027      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a60      	ldr	r2, [pc, #384]	@ (80055a4 <HAL_DMA_Abort_IT+0x3c8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d022      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a5f      	ldr	r2, [pc, #380]	@ (80055a8 <HAL_DMA_Abort_IT+0x3cc>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d01d      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a5d      	ldr	r2, [pc, #372]	@ (80055ac <HAL_DMA_Abort_IT+0x3d0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d018      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a5c      	ldr	r2, [pc, #368]	@ (80055b0 <HAL_DMA_Abort_IT+0x3d4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d013      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a5a      	ldr	r2, [pc, #360]	@ (80055b4 <HAL_DMA_Abort_IT+0x3d8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00e      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a59      	ldr	r2, [pc, #356]	@ (80055b8 <HAL_DMA_Abort_IT+0x3dc>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d009      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a57      	ldr	r2, [pc, #348]	@ (80055bc <HAL_DMA_Abort_IT+0x3e0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d004      	beq.n	800546c <HAL_DMA_Abort_IT+0x290>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a56      	ldr	r2, [pc, #344]	@ (80055c0 <HAL_DMA_Abort_IT+0x3e4>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d108      	bne.n	800547e <HAL_DMA_Abort_IT+0x2a2>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0201 	bic.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	e007      	b.n	800548e <HAL_DMA_Abort_IT+0x2b2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0201 	bic.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a3c      	ldr	r2, [pc, #240]	@ (8005584 <HAL_DMA_Abort_IT+0x3a8>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d072      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a3a      	ldr	r2, [pc, #232]	@ (8005588 <HAL_DMA_Abort_IT+0x3ac>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d06d      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a39      	ldr	r2, [pc, #228]	@ (800558c <HAL_DMA_Abort_IT+0x3b0>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d068      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a37      	ldr	r2, [pc, #220]	@ (8005590 <HAL_DMA_Abort_IT+0x3b4>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d063      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a36      	ldr	r2, [pc, #216]	@ (8005594 <HAL_DMA_Abort_IT+0x3b8>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d05e      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a34      	ldr	r2, [pc, #208]	@ (8005598 <HAL_DMA_Abort_IT+0x3bc>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d059      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a33      	ldr	r2, [pc, #204]	@ (800559c <HAL_DMA_Abort_IT+0x3c0>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d054      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a31      	ldr	r2, [pc, #196]	@ (80055a0 <HAL_DMA_Abort_IT+0x3c4>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d04f      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a30      	ldr	r2, [pc, #192]	@ (80055a4 <HAL_DMA_Abort_IT+0x3c8>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d04a      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a2e      	ldr	r2, [pc, #184]	@ (80055a8 <HAL_DMA_Abort_IT+0x3cc>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d045      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a2d      	ldr	r2, [pc, #180]	@ (80055ac <HAL_DMA_Abort_IT+0x3d0>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d040      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a2b      	ldr	r2, [pc, #172]	@ (80055b0 <HAL_DMA_Abort_IT+0x3d4>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d03b      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a2a      	ldr	r2, [pc, #168]	@ (80055b4 <HAL_DMA_Abort_IT+0x3d8>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d036      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a28      	ldr	r2, [pc, #160]	@ (80055b8 <HAL_DMA_Abort_IT+0x3dc>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d031      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a27      	ldr	r2, [pc, #156]	@ (80055bc <HAL_DMA_Abort_IT+0x3e0>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d02c      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a25      	ldr	r2, [pc, #148]	@ (80055c0 <HAL_DMA_Abort_IT+0x3e4>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d027      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a24      	ldr	r2, [pc, #144]	@ (80055c4 <HAL_DMA_Abort_IT+0x3e8>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d022      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a22      	ldr	r2, [pc, #136]	@ (80055c8 <HAL_DMA_Abort_IT+0x3ec>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d01d      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a21      	ldr	r2, [pc, #132]	@ (80055cc <HAL_DMA_Abort_IT+0x3f0>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d018      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a1f      	ldr	r2, [pc, #124]	@ (80055d0 <HAL_DMA_Abort_IT+0x3f4>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d013      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a1e      	ldr	r2, [pc, #120]	@ (80055d4 <HAL_DMA_Abort_IT+0x3f8>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d00e      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a1c      	ldr	r2, [pc, #112]	@ (80055d8 <HAL_DMA_Abort_IT+0x3fc>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d009      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a1b      	ldr	r2, [pc, #108]	@ (80055dc <HAL_DMA_Abort_IT+0x400>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d004      	beq.n	800557e <HAL_DMA_Abort_IT+0x3a2>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a19      	ldr	r2, [pc, #100]	@ (80055e0 <HAL_DMA_Abort_IT+0x404>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d132      	bne.n	80055e4 <HAL_DMA_Abort_IT+0x408>
 800557e:	2301      	movs	r3, #1
 8005580:	e031      	b.n	80055e6 <HAL_DMA_Abort_IT+0x40a>
 8005582:	bf00      	nop
 8005584:	40020010 	.word	0x40020010
 8005588:	40020028 	.word	0x40020028
 800558c:	40020040 	.word	0x40020040
 8005590:	40020058 	.word	0x40020058
 8005594:	40020070 	.word	0x40020070
 8005598:	40020088 	.word	0x40020088
 800559c:	400200a0 	.word	0x400200a0
 80055a0:	400200b8 	.word	0x400200b8
 80055a4:	40020410 	.word	0x40020410
 80055a8:	40020428 	.word	0x40020428
 80055ac:	40020440 	.word	0x40020440
 80055b0:	40020458 	.word	0x40020458
 80055b4:	40020470 	.word	0x40020470
 80055b8:	40020488 	.word	0x40020488
 80055bc:	400204a0 	.word	0x400204a0
 80055c0:	400204b8 	.word	0x400204b8
 80055c4:	58025408 	.word	0x58025408
 80055c8:	5802541c 	.word	0x5802541c
 80055cc:	58025430 	.word	0x58025430
 80055d0:	58025444 	.word	0x58025444
 80055d4:	58025458 	.word	0x58025458
 80055d8:	5802546c 	.word	0x5802546c
 80055dc:	58025480 	.word	0x58025480
 80055e0:	58025494 	.word	0x58025494
 80055e4:	2300      	movs	r3, #0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d028      	beq.n	800563c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055f8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fe:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005604:	f003 031f 	and.w	r3, r3, #31
 8005608:	2201      	movs	r2, #1
 800560a:	409a      	lsls	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005618:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00c      	beq.n	800563c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800562c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005630:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800563a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop

08005668 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b08a      	sub	sp, #40	@ 0x28
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005674:	4b67      	ldr	r3, [pc, #412]	@ (8005814 <HAL_DMA_IRQHandler+0x1ac>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a67      	ldr	r2, [pc, #412]	@ (8005818 <HAL_DMA_IRQHandler+0x1b0>)
 800567a:	fba2 2303 	umull	r2, r3, r2, r3
 800567e:	0a9b      	lsrs	r3, r3, #10
 8005680:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005686:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800568c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a5f      	ldr	r2, [pc, #380]	@ (800581c <HAL_DMA_IRQHandler+0x1b4>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d04a      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a5d      	ldr	r2, [pc, #372]	@ (8005820 <HAL_DMA_IRQHandler+0x1b8>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d045      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a5c      	ldr	r2, [pc, #368]	@ (8005824 <HAL_DMA_IRQHandler+0x1bc>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d040      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005828 <HAL_DMA_IRQHandler+0x1c0>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d03b      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a59      	ldr	r2, [pc, #356]	@ (800582c <HAL_DMA_IRQHandler+0x1c4>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d036      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a57      	ldr	r2, [pc, #348]	@ (8005830 <HAL_DMA_IRQHandler+0x1c8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d031      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a56      	ldr	r2, [pc, #344]	@ (8005834 <HAL_DMA_IRQHandler+0x1cc>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d02c      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a54      	ldr	r2, [pc, #336]	@ (8005838 <HAL_DMA_IRQHandler+0x1d0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d027      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a53      	ldr	r2, [pc, #332]	@ (800583c <HAL_DMA_IRQHandler+0x1d4>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d022      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a51      	ldr	r2, [pc, #324]	@ (8005840 <HAL_DMA_IRQHandler+0x1d8>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d01d      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a50      	ldr	r2, [pc, #320]	@ (8005844 <HAL_DMA_IRQHandler+0x1dc>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d018      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a4e      	ldr	r2, [pc, #312]	@ (8005848 <HAL_DMA_IRQHandler+0x1e0>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d013      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a4d      	ldr	r2, [pc, #308]	@ (800584c <HAL_DMA_IRQHandler+0x1e4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00e      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a4b      	ldr	r2, [pc, #300]	@ (8005850 <HAL_DMA_IRQHandler+0x1e8>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d009      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a4a      	ldr	r2, [pc, #296]	@ (8005854 <HAL_DMA_IRQHandler+0x1ec>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d004      	beq.n	800573a <HAL_DMA_IRQHandler+0xd2>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a48      	ldr	r2, [pc, #288]	@ (8005858 <HAL_DMA_IRQHandler+0x1f0>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d101      	bne.n	800573e <HAL_DMA_IRQHandler+0xd6>
 800573a:	2301      	movs	r3, #1
 800573c:	e000      	b.n	8005740 <HAL_DMA_IRQHandler+0xd8>
 800573e:	2300      	movs	r3, #0
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 842b 	beq.w	8005f9c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800574a:	f003 031f 	and.w	r3, r3, #31
 800574e:	2208      	movs	r2, #8
 8005750:	409a      	lsls	r2, r3
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	4013      	ands	r3, r2
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 80a2 	beq.w	80058a0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a2e      	ldr	r2, [pc, #184]	@ (800581c <HAL_DMA_IRQHandler+0x1b4>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d04a      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a2d      	ldr	r2, [pc, #180]	@ (8005820 <HAL_DMA_IRQHandler+0x1b8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d045      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a2b      	ldr	r2, [pc, #172]	@ (8005824 <HAL_DMA_IRQHandler+0x1bc>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d040      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a2a      	ldr	r2, [pc, #168]	@ (8005828 <HAL_DMA_IRQHandler+0x1c0>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d03b      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a28      	ldr	r2, [pc, #160]	@ (800582c <HAL_DMA_IRQHandler+0x1c4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d036      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a27      	ldr	r2, [pc, #156]	@ (8005830 <HAL_DMA_IRQHandler+0x1c8>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d031      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a25      	ldr	r2, [pc, #148]	@ (8005834 <HAL_DMA_IRQHandler+0x1cc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d02c      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a24      	ldr	r2, [pc, #144]	@ (8005838 <HAL_DMA_IRQHandler+0x1d0>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d027      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a22      	ldr	r2, [pc, #136]	@ (800583c <HAL_DMA_IRQHandler+0x1d4>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d022      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a21      	ldr	r2, [pc, #132]	@ (8005840 <HAL_DMA_IRQHandler+0x1d8>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d01d      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a1f      	ldr	r2, [pc, #124]	@ (8005844 <HAL_DMA_IRQHandler+0x1dc>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d018      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005848 <HAL_DMA_IRQHandler+0x1e0>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d013      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a1c      	ldr	r2, [pc, #112]	@ (800584c <HAL_DMA_IRQHandler+0x1e4>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d00e      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005850 <HAL_DMA_IRQHandler+0x1e8>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d009      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a19      	ldr	r2, [pc, #100]	@ (8005854 <HAL_DMA_IRQHandler+0x1ec>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d004      	beq.n	80057fc <HAL_DMA_IRQHandler+0x194>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a18      	ldr	r2, [pc, #96]	@ (8005858 <HAL_DMA_IRQHandler+0x1f0>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d12f      	bne.n	800585c <HAL_DMA_IRQHandler+0x1f4>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0304 	and.w	r3, r3, #4
 8005806:	2b00      	cmp	r3, #0
 8005808:	bf14      	ite	ne
 800580a:	2301      	movne	r3, #1
 800580c:	2300      	moveq	r3, #0
 800580e:	b2db      	uxtb	r3, r3
 8005810:	e02e      	b.n	8005870 <HAL_DMA_IRQHandler+0x208>
 8005812:	bf00      	nop
 8005814:	24000000 	.word	0x24000000
 8005818:	1b4e81b5 	.word	0x1b4e81b5
 800581c:	40020010 	.word	0x40020010
 8005820:	40020028 	.word	0x40020028
 8005824:	40020040 	.word	0x40020040
 8005828:	40020058 	.word	0x40020058
 800582c:	40020070 	.word	0x40020070
 8005830:	40020088 	.word	0x40020088
 8005834:	400200a0 	.word	0x400200a0
 8005838:	400200b8 	.word	0x400200b8
 800583c:	40020410 	.word	0x40020410
 8005840:	40020428 	.word	0x40020428
 8005844:	40020440 	.word	0x40020440
 8005848:	40020458 	.word	0x40020458
 800584c:	40020470 	.word	0x40020470
 8005850:	40020488 	.word	0x40020488
 8005854:	400204a0 	.word	0x400204a0
 8005858:	400204b8 	.word	0x400204b8
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b00      	cmp	r3, #0
 8005868:	bf14      	ite	ne
 800586a:	2301      	movne	r3, #1
 800586c:	2300      	moveq	r3, #0
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d015      	beq.n	80058a0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 0204 	bic.w	r2, r2, #4
 8005882:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005888:	f003 031f 	and.w	r3, r3, #31
 800588c:	2208      	movs	r2, #8
 800588e:	409a      	lsls	r2, r3
 8005890:	6a3b      	ldr	r3, [r7, #32]
 8005892:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005898:	f043 0201 	orr.w	r2, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a4:	f003 031f 	and.w	r3, r3, #31
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	fa22 f303 	lsr.w	r3, r2, r3
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d06e      	beq.n	8005994 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a69      	ldr	r2, [pc, #420]	@ (8005a60 <HAL_DMA_IRQHandler+0x3f8>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d04a      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a67      	ldr	r2, [pc, #412]	@ (8005a64 <HAL_DMA_IRQHandler+0x3fc>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d045      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a66      	ldr	r2, [pc, #408]	@ (8005a68 <HAL_DMA_IRQHandler+0x400>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d040      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a64      	ldr	r2, [pc, #400]	@ (8005a6c <HAL_DMA_IRQHandler+0x404>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d03b      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a63      	ldr	r2, [pc, #396]	@ (8005a70 <HAL_DMA_IRQHandler+0x408>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d036      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a61      	ldr	r2, [pc, #388]	@ (8005a74 <HAL_DMA_IRQHandler+0x40c>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d031      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a60      	ldr	r2, [pc, #384]	@ (8005a78 <HAL_DMA_IRQHandler+0x410>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d02c      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a5e      	ldr	r2, [pc, #376]	@ (8005a7c <HAL_DMA_IRQHandler+0x414>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d027      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a5d      	ldr	r2, [pc, #372]	@ (8005a80 <HAL_DMA_IRQHandler+0x418>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d022      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a5b      	ldr	r2, [pc, #364]	@ (8005a84 <HAL_DMA_IRQHandler+0x41c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d01d      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a5a      	ldr	r2, [pc, #360]	@ (8005a88 <HAL_DMA_IRQHandler+0x420>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d018      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a58      	ldr	r2, [pc, #352]	@ (8005a8c <HAL_DMA_IRQHandler+0x424>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a57      	ldr	r2, [pc, #348]	@ (8005a90 <HAL_DMA_IRQHandler+0x428>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00e      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a55      	ldr	r2, [pc, #340]	@ (8005a94 <HAL_DMA_IRQHandler+0x42c>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d009      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a54      	ldr	r2, [pc, #336]	@ (8005a98 <HAL_DMA_IRQHandler+0x430>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d004      	beq.n	8005956 <HAL_DMA_IRQHandler+0x2ee>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a52      	ldr	r2, [pc, #328]	@ (8005a9c <HAL_DMA_IRQHandler+0x434>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d10a      	bne.n	800596c <HAL_DMA_IRQHandler+0x304>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005960:	2b00      	cmp	r3, #0
 8005962:	bf14      	ite	ne
 8005964:	2301      	movne	r3, #1
 8005966:	2300      	moveq	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	e003      	b.n	8005974 <HAL_DMA_IRQHandler+0x30c>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2300      	movs	r3, #0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00d      	beq.n	8005994 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800597c:	f003 031f 	and.w	r3, r3, #31
 8005980:	2201      	movs	r2, #1
 8005982:	409a      	lsls	r2, r3
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800598c:	f043 0202 	orr.w	r2, r3, #2
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005998:	f003 031f 	and.w	r3, r3, #31
 800599c:	2204      	movs	r2, #4
 800599e:	409a      	lsls	r2, r3
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	4013      	ands	r3, r2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 808f 	beq.w	8005ac8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a2c      	ldr	r2, [pc, #176]	@ (8005a60 <HAL_DMA_IRQHandler+0x3f8>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d04a      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a2a      	ldr	r2, [pc, #168]	@ (8005a64 <HAL_DMA_IRQHandler+0x3fc>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d045      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a29      	ldr	r2, [pc, #164]	@ (8005a68 <HAL_DMA_IRQHandler+0x400>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d040      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a27      	ldr	r2, [pc, #156]	@ (8005a6c <HAL_DMA_IRQHandler+0x404>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d03b      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a26      	ldr	r2, [pc, #152]	@ (8005a70 <HAL_DMA_IRQHandler+0x408>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d036      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a24      	ldr	r2, [pc, #144]	@ (8005a74 <HAL_DMA_IRQHandler+0x40c>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d031      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a23      	ldr	r2, [pc, #140]	@ (8005a78 <HAL_DMA_IRQHandler+0x410>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d02c      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a21      	ldr	r2, [pc, #132]	@ (8005a7c <HAL_DMA_IRQHandler+0x414>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d027      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a20      	ldr	r2, [pc, #128]	@ (8005a80 <HAL_DMA_IRQHandler+0x418>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d022      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a1e      	ldr	r2, [pc, #120]	@ (8005a84 <HAL_DMA_IRQHandler+0x41c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d01d      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a1d      	ldr	r2, [pc, #116]	@ (8005a88 <HAL_DMA_IRQHandler+0x420>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d018      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a8c <HAL_DMA_IRQHandler+0x424>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d013      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a1a      	ldr	r2, [pc, #104]	@ (8005a90 <HAL_DMA_IRQHandler+0x428>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d00e      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a18      	ldr	r2, [pc, #96]	@ (8005a94 <HAL_DMA_IRQHandler+0x42c>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d009      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a17      	ldr	r2, [pc, #92]	@ (8005a98 <HAL_DMA_IRQHandler+0x430>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d004      	beq.n	8005a4a <HAL_DMA_IRQHandler+0x3e2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a15      	ldr	r2, [pc, #84]	@ (8005a9c <HAL_DMA_IRQHandler+0x434>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d12a      	bne.n	8005aa0 <HAL_DMA_IRQHandler+0x438>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	bf14      	ite	ne
 8005a58:	2301      	movne	r3, #1
 8005a5a:	2300      	moveq	r3, #0
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	e023      	b.n	8005aa8 <HAL_DMA_IRQHandler+0x440>
 8005a60:	40020010 	.word	0x40020010
 8005a64:	40020028 	.word	0x40020028
 8005a68:	40020040 	.word	0x40020040
 8005a6c:	40020058 	.word	0x40020058
 8005a70:	40020070 	.word	0x40020070
 8005a74:	40020088 	.word	0x40020088
 8005a78:	400200a0 	.word	0x400200a0
 8005a7c:	400200b8 	.word	0x400200b8
 8005a80:	40020410 	.word	0x40020410
 8005a84:	40020428 	.word	0x40020428
 8005a88:	40020440 	.word	0x40020440
 8005a8c:	40020458 	.word	0x40020458
 8005a90:	40020470 	.word	0x40020470
 8005a94:	40020488 	.word	0x40020488
 8005a98:	400204a0 	.word	0x400204a0
 8005a9c:	400204b8 	.word	0x400204b8
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00d      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab0:	f003 031f 	and.w	r3, r3, #31
 8005ab4:	2204      	movs	r2, #4
 8005ab6:	409a      	lsls	r2, r3
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac0:	f043 0204 	orr.w	r2, r3, #4
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005acc:	f003 031f 	and.w	r3, r3, #31
 8005ad0:	2210      	movs	r2, #16
 8005ad2:	409a      	lsls	r2, r3
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 80a6 	beq.w	8005c2a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a85      	ldr	r2, [pc, #532]	@ (8005cf8 <HAL_DMA_IRQHandler+0x690>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d04a      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a83      	ldr	r2, [pc, #524]	@ (8005cfc <HAL_DMA_IRQHandler+0x694>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d045      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a82      	ldr	r2, [pc, #520]	@ (8005d00 <HAL_DMA_IRQHandler+0x698>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d040      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a80      	ldr	r2, [pc, #512]	@ (8005d04 <HAL_DMA_IRQHandler+0x69c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d03b      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a7f      	ldr	r2, [pc, #508]	@ (8005d08 <HAL_DMA_IRQHandler+0x6a0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d036      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a7d      	ldr	r2, [pc, #500]	@ (8005d0c <HAL_DMA_IRQHandler+0x6a4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d031      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005d10 <HAL_DMA_IRQHandler+0x6a8>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d02c      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a7a      	ldr	r2, [pc, #488]	@ (8005d14 <HAL_DMA_IRQHandler+0x6ac>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d027      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a79      	ldr	r2, [pc, #484]	@ (8005d18 <HAL_DMA_IRQHandler+0x6b0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d022      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a77      	ldr	r2, [pc, #476]	@ (8005d1c <HAL_DMA_IRQHandler+0x6b4>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d01d      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a76      	ldr	r2, [pc, #472]	@ (8005d20 <HAL_DMA_IRQHandler+0x6b8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d018      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a74      	ldr	r2, [pc, #464]	@ (8005d24 <HAL_DMA_IRQHandler+0x6bc>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d013      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a73      	ldr	r2, [pc, #460]	@ (8005d28 <HAL_DMA_IRQHandler+0x6c0>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d00e      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a71      	ldr	r2, [pc, #452]	@ (8005d2c <HAL_DMA_IRQHandler+0x6c4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d009      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a70      	ldr	r2, [pc, #448]	@ (8005d30 <HAL_DMA_IRQHandler+0x6c8>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d004      	beq.n	8005b7e <HAL_DMA_IRQHandler+0x516>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a6e      	ldr	r2, [pc, #440]	@ (8005d34 <HAL_DMA_IRQHandler+0x6cc>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d10a      	bne.n	8005b94 <HAL_DMA_IRQHandler+0x52c>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0308 	and.w	r3, r3, #8
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	bf14      	ite	ne
 8005b8c:	2301      	movne	r3, #1
 8005b8e:	2300      	moveq	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	e009      	b.n	8005ba8 <HAL_DMA_IRQHandler+0x540>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0304 	and.w	r3, r3, #4
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	bf14      	ite	ne
 8005ba2:	2301      	movne	r3, #1
 8005ba4:	2300      	moveq	r3, #0
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d03e      	beq.n	8005c2a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb0:	f003 031f 	and.w	r3, r3, #31
 8005bb4:	2210      	movs	r2, #16
 8005bb6:	409a      	lsls	r2, r3
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d018      	beq.n	8005bfc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d108      	bne.n	8005bea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d024      	beq.n	8005c2a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	4798      	blx	r3
 8005be8:	e01f      	b.n	8005c2a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d01b      	beq.n	8005c2a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	4798      	blx	r3
 8005bfa:	e016      	b.n	8005c2a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d107      	bne.n	8005c1a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f022 0208 	bic.w	r2, r2, #8
 8005c18:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c2e:	f003 031f 	and.w	r3, r3, #31
 8005c32:	2220      	movs	r2, #32
 8005c34:	409a      	lsls	r2, r3
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	4013      	ands	r3, r2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 8110 	beq.w	8005e60 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf8 <HAL_DMA_IRQHandler+0x690>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d04a      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a2b      	ldr	r2, [pc, #172]	@ (8005cfc <HAL_DMA_IRQHandler+0x694>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d045      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a29      	ldr	r2, [pc, #164]	@ (8005d00 <HAL_DMA_IRQHandler+0x698>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d040      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a28      	ldr	r2, [pc, #160]	@ (8005d04 <HAL_DMA_IRQHandler+0x69c>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d03b      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a26      	ldr	r2, [pc, #152]	@ (8005d08 <HAL_DMA_IRQHandler+0x6a0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d036      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a25      	ldr	r2, [pc, #148]	@ (8005d0c <HAL_DMA_IRQHandler+0x6a4>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d031      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a23      	ldr	r2, [pc, #140]	@ (8005d10 <HAL_DMA_IRQHandler+0x6a8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d02c      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a22      	ldr	r2, [pc, #136]	@ (8005d14 <HAL_DMA_IRQHandler+0x6ac>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d027      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a20      	ldr	r2, [pc, #128]	@ (8005d18 <HAL_DMA_IRQHandler+0x6b0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d022      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a1f      	ldr	r2, [pc, #124]	@ (8005d1c <HAL_DMA_IRQHandler+0x6b4>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d01d      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d20 <HAL_DMA_IRQHandler+0x6b8>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d018      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a1c      	ldr	r2, [pc, #112]	@ (8005d24 <HAL_DMA_IRQHandler+0x6bc>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d013      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8005d28 <HAL_DMA_IRQHandler+0x6c0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d00e      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a19      	ldr	r2, [pc, #100]	@ (8005d2c <HAL_DMA_IRQHandler+0x6c4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d009      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a17      	ldr	r2, [pc, #92]	@ (8005d30 <HAL_DMA_IRQHandler+0x6c8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d004      	beq.n	8005ce0 <HAL_DMA_IRQHandler+0x678>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a16      	ldr	r2, [pc, #88]	@ (8005d34 <HAL_DMA_IRQHandler+0x6cc>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d12b      	bne.n	8005d38 <HAL_DMA_IRQHandler+0x6d0>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0310 	and.w	r3, r3, #16
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	bf14      	ite	ne
 8005cee:	2301      	movne	r3, #1
 8005cf0:	2300      	moveq	r3, #0
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	e02a      	b.n	8005d4c <HAL_DMA_IRQHandler+0x6e4>
 8005cf6:	bf00      	nop
 8005cf8:	40020010 	.word	0x40020010
 8005cfc:	40020028 	.word	0x40020028
 8005d00:	40020040 	.word	0x40020040
 8005d04:	40020058 	.word	0x40020058
 8005d08:	40020070 	.word	0x40020070
 8005d0c:	40020088 	.word	0x40020088
 8005d10:	400200a0 	.word	0x400200a0
 8005d14:	400200b8 	.word	0x400200b8
 8005d18:	40020410 	.word	0x40020410
 8005d1c:	40020428 	.word	0x40020428
 8005d20:	40020440 	.word	0x40020440
 8005d24:	40020458 	.word	0x40020458
 8005d28:	40020470 	.word	0x40020470
 8005d2c:	40020488 	.word	0x40020488
 8005d30:	400204a0 	.word	0x400204a0
 8005d34:	400204b8 	.word	0x400204b8
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	bf14      	ite	ne
 8005d46:	2301      	movne	r3, #1
 8005d48:	2300      	moveq	r3, #0
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 8087 	beq.w	8005e60 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d56:	f003 031f 	and.w	r3, r3, #31
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	409a      	lsls	r2, r3
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	d139      	bne.n	8005de2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0216 	bic.w	r2, r2, #22
 8005d7c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	695a      	ldr	r2, [r3, #20]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d8c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d103      	bne.n	8005d9e <HAL_DMA_IRQHandler+0x736>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d007      	beq.n	8005dae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0208 	bic.w	r2, r2, #8
 8005dac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db2:	f003 031f 	and.w	r3, r3, #31
 8005db6:	223f      	movs	r2, #63	@ 0x3f
 8005db8:	409a      	lsls	r2, r3
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 834a 	beq.w	800646c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	4798      	blx	r3
          }
          return;
 8005de0:	e344      	b.n	800646c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d018      	beq.n	8005e22 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d108      	bne.n	8005e10 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d02c      	beq.n	8005e60 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	4798      	blx	r3
 8005e0e:	e027      	b.n	8005e60 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d023      	beq.n	8005e60 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	4798      	blx	r3
 8005e20:	e01e      	b.n	8005e60 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10f      	bne.n	8005e50 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f022 0210 	bic.w	r2, r2, #16
 8005e3e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d003      	beq.n	8005e60 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 8306 	beq.w	8006476 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 8088 	beq.w	8005f88 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2204      	movs	r2, #4
 8005e7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a7a      	ldr	r2, [pc, #488]	@ (8006070 <HAL_DMA_IRQHandler+0xa08>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d04a      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a79      	ldr	r2, [pc, #484]	@ (8006074 <HAL_DMA_IRQHandler+0xa0c>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d045      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a77      	ldr	r2, [pc, #476]	@ (8006078 <HAL_DMA_IRQHandler+0xa10>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d040      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a76      	ldr	r2, [pc, #472]	@ (800607c <HAL_DMA_IRQHandler+0xa14>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d03b      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a74      	ldr	r2, [pc, #464]	@ (8006080 <HAL_DMA_IRQHandler+0xa18>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d036      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a73      	ldr	r2, [pc, #460]	@ (8006084 <HAL_DMA_IRQHandler+0xa1c>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d031      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a71      	ldr	r2, [pc, #452]	@ (8006088 <HAL_DMA_IRQHandler+0xa20>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d02c      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a70      	ldr	r2, [pc, #448]	@ (800608c <HAL_DMA_IRQHandler+0xa24>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d027      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a6e      	ldr	r2, [pc, #440]	@ (8006090 <HAL_DMA_IRQHandler+0xa28>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d022      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a6d      	ldr	r2, [pc, #436]	@ (8006094 <HAL_DMA_IRQHandler+0xa2c>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d01d      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a6b      	ldr	r2, [pc, #428]	@ (8006098 <HAL_DMA_IRQHandler+0xa30>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d018      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a6a      	ldr	r2, [pc, #424]	@ (800609c <HAL_DMA_IRQHandler+0xa34>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d013      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a68      	ldr	r2, [pc, #416]	@ (80060a0 <HAL_DMA_IRQHandler+0xa38>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d00e      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a67      	ldr	r2, [pc, #412]	@ (80060a4 <HAL_DMA_IRQHandler+0xa3c>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d009      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a65      	ldr	r2, [pc, #404]	@ (80060a8 <HAL_DMA_IRQHandler+0xa40>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d004      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x8b8>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a64      	ldr	r2, [pc, #400]	@ (80060ac <HAL_DMA_IRQHandler+0xa44>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d108      	bne.n	8005f32 <HAL_DMA_IRQHandler+0x8ca>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0201 	bic.w	r2, r2, #1
 8005f2e:	601a      	str	r2, [r3, #0]
 8005f30:	e007      	b.n	8005f42 <HAL_DMA_IRQHandler+0x8da>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 0201 	bic.w	r2, r2, #1
 8005f40:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	3301      	adds	r3, #1
 8005f46:	60fb      	str	r3, [r7, #12]
 8005f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d307      	bcc.n	8005f5e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d1f2      	bne.n	8005f42 <HAL_DMA_IRQHandler+0x8da>
 8005f5c:	e000      	b.n	8005f60 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005f5e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d004      	beq.n	8005f78 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2203      	movs	r2, #3
 8005f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005f76:	e003      	b.n	8005f80 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 8272 	beq.w	8006476 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	4798      	blx	r3
 8005f9a:	e26c      	b.n	8006476 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a43      	ldr	r2, [pc, #268]	@ (80060b0 <HAL_DMA_IRQHandler+0xa48>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d022      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a42      	ldr	r2, [pc, #264]	@ (80060b4 <HAL_DMA_IRQHandler+0xa4c>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d01d      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a40      	ldr	r2, [pc, #256]	@ (80060b8 <HAL_DMA_IRQHandler+0xa50>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d018      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a3f      	ldr	r2, [pc, #252]	@ (80060bc <HAL_DMA_IRQHandler+0xa54>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d013      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a3d      	ldr	r2, [pc, #244]	@ (80060c0 <HAL_DMA_IRQHandler+0xa58>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d00e      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a3c      	ldr	r2, [pc, #240]	@ (80060c4 <HAL_DMA_IRQHandler+0xa5c>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d009      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a3a      	ldr	r2, [pc, #232]	@ (80060c8 <HAL_DMA_IRQHandler+0xa60>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d004      	beq.n	8005fec <HAL_DMA_IRQHandler+0x984>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a39      	ldr	r2, [pc, #228]	@ (80060cc <HAL_DMA_IRQHandler+0xa64>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d101      	bne.n	8005ff0 <HAL_DMA_IRQHandler+0x988>
 8005fec:	2301      	movs	r3, #1
 8005fee:	e000      	b.n	8005ff2 <HAL_DMA_IRQHandler+0x98a>
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 823f 	beq.w	8006476 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006004:	f003 031f 	and.w	r3, r3, #31
 8006008:	2204      	movs	r2, #4
 800600a:	409a      	lsls	r2, r3
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	4013      	ands	r3, r2
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80cd 	beq.w	80061b0 <HAL_DMA_IRQHandler+0xb48>
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 80c7 	beq.w	80061b0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006026:	f003 031f 	and.w	r3, r3, #31
 800602a:	2204      	movs	r2, #4
 800602c:	409a      	lsls	r2, r3
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d049      	beq.n	80060d0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006042:	2b00      	cmp	r3, #0
 8006044:	d109      	bne.n	800605a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800604a:	2b00      	cmp	r3, #0
 800604c:	f000 8210 	beq.w	8006470 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006058:	e20a      	b.n	8006470 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	2b00      	cmp	r3, #0
 8006060:	f000 8206 	beq.w	8006470 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800606c:	e200      	b.n	8006470 <HAL_DMA_IRQHandler+0xe08>
 800606e:	bf00      	nop
 8006070:	40020010 	.word	0x40020010
 8006074:	40020028 	.word	0x40020028
 8006078:	40020040 	.word	0x40020040
 800607c:	40020058 	.word	0x40020058
 8006080:	40020070 	.word	0x40020070
 8006084:	40020088 	.word	0x40020088
 8006088:	400200a0 	.word	0x400200a0
 800608c:	400200b8 	.word	0x400200b8
 8006090:	40020410 	.word	0x40020410
 8006094:	40020428 	.word	0x40020428
 8006098:	40020440 	.word	0x40020440
 800609c:	40020458 	.word	0x40020458
 80060a0:	40020470 	.word	0x40020470
 80060a4:	40020488 	.word	0x40020488
 80060a8:	400204a0 	.word	0x400204a0
 80060ac:	400204b8 	.word	0x400204b8
 80060b0:	58025408 	.word	0x58025408
 80060b4:	5802541c 	.word	0x5802541c
 80060b8:	58025430 	.word	0x58025430
 80060bc:	58025444 	.word	0x58025444
 80060c0:	58025458 	.word	0x58025458
 80060c4:	5802546c 	.word	0x5802546c
 80060c8:	58025480 	.word	0x58025480
 80060cc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	f003 0320 	and.w	r3, r3, #32
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d160      	bne.n	800619c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a7f      	ldr	r2, [pc, #508]	@ (80062dc <HAL_DMA_IRQHandler+0xc74>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d04a      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a7d      	ldr	r2, [pc, #500]	@ (80062e0 <HAL_DMA_IRQHandler+0xc78>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d045      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a7c      	ldr	r2, [pc, #496]	@ (80062e4 <HAL_DMA_IRQHandler+0xc7c>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d040      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a7a      	ldr	r2, [pc, #488]	@ (80062e8 <HAL_DMA_IRQHandler+0xc80>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d03b      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a79      	ldr	r2, [pc, #484]	@ (80062ec <HAL_DMA_IRQHandler+0xc84>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d036      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a77      	ldr	r2, [pc, #476]	@ (80062f0 <HAL_DMA_IRQHandler+0xc88>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d031      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a76      	ldr	r2, [pc, #472]	@ (80062f4 <HAL_DMA_IRQHandler+0xc8c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d02c      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a74      	ldr	r2, [pc, #464]	@ (80062f8 <HAL_DMA_IRQHandler+0xc90>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d027      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a73      	ldr	r2, [pc, #460]	@ (80062fc <HAL_DMA_IRQHandler+0xc94>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d022      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a71      	ldr	r2, [pc, #452]	@ (8006300 <HAL_DMA_IRQHandler+0xc98>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d01d      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a70      	ldr	r2, [pc, #448]	@ (8006304 <HAL_DMA_IRQHandler+0xc9c>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d018      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a6e      	ldr	r2, [pc, #440]	@ (8006308 <HAL_DMA_IRQHandler+0xca0>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d013      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a6d      	ldr	r2, [pc, #436]	@ (800630c <HAL_DMA_IRQHandler+0xca4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d00e      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a6b      	ldr	r2, [pc, #428]	@ (8006310 <HAL_DMA_IRQHandler+0xca8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d009      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a6a      	ldr	r2, [pc, #424]	@ (8006314 <HAL_DMA_IRQHandler+0xcac>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d004      	beq.n	800617a <HAL_DMA_IRQHandler+0xb12>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a68      	ldr	r2, [pc, #416]	@ (8006318 <HAL_DMA_IRQHandler+0xcb0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d108      	bne.n	800618c <HAL_DMA_IRQHandler+0xb24>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f022 0208 	bic.w	r2, r2, #8
 8006188:	601a      	str	r2, [r3, #0]
 800618a:	e007      	b.n	800619c <HAL_DMA_IRQHandler+0xb34>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f022 0204 	bic.w	r2, r2, #4
 800619a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 8165 	beq.w	8006470 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80061ae:	e15f      	b.n	8006470 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061b4:	f003 031f 	and.w	r3, r3, #31
 80061b8:	2202      	movs	r2, #2
 80061ba:	409a      	lsls	r2, r3
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	4013      	ands	r3, r2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 80c5 	beq.w	8006350 <HAL_DMA_IRQHandler+0xce8>
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 80bf 	beq.w	8006350 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	2202      	movs	r2, #2
 80061dc:	409a      	lsls	r2, r3
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d018      	beq.n	800621e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d109      	bne.n	800620a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 813a 	beq.w	8006474 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006208:	e134      	b.n	8006474 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800620e:	2b00      	cmp	r3, #0
 8006210:	f000 8130 	beq.w	8006474 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800621c:	e12a      	b.n	8006474 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f003 0320 	and.w	r3, r3, #32
 8006224:	2b00      	cmp	r3, #0
 8006226:	f040 8089 	bne.w	800633c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a2b      	ldr	r2, [pc, #172]	@ (80062dc <HAL_DMA_IRQHandler+0xc74>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d04a      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a29      	ldr	r2, [pc, #164]	@ (80062e0 <HAL_DMA_IRQHandler+0xc78>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d045      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a28      	ldr	r2, [pc, #160]	@ (80062e4 <HAL_DMA_IRQHandler+0xc7c>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d040      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a26      	ldr	r2, [pc, #152]	@ (80062e8 <HAL_DMA_IRQHandler+0xc80>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d03b      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a25      	ldr	r2, [pc, #148]	@ (80062ec <HAL_DMA_IRQHandler+0xc84>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d036      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a23      	ldr	r2, [pc, #140]	@ (80062f0 <HAL_DMA_IRQHandler+0xc88>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d031      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a22      	ldr	r2, [pc, #136]	@ (80062f4 <HAL_DMA_IRQHandler+0xc8c>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d02c      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a20      	ldr	r2, [pc, #128]	@ (80062f8 <HAL_DMA_IRQHandler+0xc90>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d027      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1f      	ldr	r2, [pc, #124]	@ (80062fc <HAL_DMA_IRQHandler+0xc94>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d022      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a1d      	ldr	r2, [pc, #116]	@ (8006300 <HAL_DMA_IRQHandler+0xc98>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d01d      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1c      	ldr	r2, [pc, #112]	@ (8006304 <HAL_DMA_IRQHandler+0xc9c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d018      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1a      	ldr	r2, [pc, #104]	@ (8006308 <HAL_DMA_IRQHandler+0xca0>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a19      	ldr	r2, [pc, #100]	@ (800630c <HAL_DMA_IRQHandler+0xca4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d00e      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a17      	ldr	r2, [pc, #92]	@ (8006310 <HAL_DMA_IRQHandler+0xca8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d009      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a16      	ldr	r2, [pc, #88]	@ (8006314 <HAL_DMA_IRQHandler+0xcac>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d004      	beq.n	80062ca <HAL_DMA_IRQHandler+0xc62>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a14      	ldr	r2, [pc, #80]	@ (8006318 <HAL_DMA_IRQHandler+0xcb0>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d128      	bne.n	800631c <HAL_DMA_IRQHandler+0xcb4>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0214 	bic.w	r2, r2, #20
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	e027      	b.n	800632c <HAL_DMA_IRQHandler+0xcc4>
 80062dc:	40020010 	.word	0x40020010
 80062e0:	40020028 	.word	0x40020028
 80062e4:	40020040 	.word	0x40020040
 80062e8:	40020058 	.word	0x40020058
 80062ec:	40020070 	.word	0x40020070
 80062f0:	40020088 	.word	0x40020088
 80062f4:	400200a0 	.word	0x400200a0
 80062f8:	400200b8 	.word	0x400200b8
 80062fc:	40020410 	.word	0x40020410
 8006300:	40020428 	.word	0x40020428
 8006304:	40020440 	.word	0x40020440
 8006308:	40020458 	.word	0x40020458
 800630c:	40020470 	.word	0x40020470
 8006310:	40020488 	.word	0x40020488
 8006314:	400204a0 	.word	0x400204a0
 8006318:	400204b8 	.word	0x400204b8
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f022 020a 	bic.w	r2, r2, #10
 800632a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 8097 	beq.w	8006474 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800634e:	e091      	b.n	8006474 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006354:	f003 031f 	and.w	r3, r3, #31
 8006358:	2208      	movs	r2, #8
 800635a:	409a      	lsls	r2, r3
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	4013      	ands	r3, r2
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 8088 	beq.w	8006476 <HAL_DMA_IRQHandler+0xe0e>
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	f003 0308 	and.w	r3, r3, #8
 800636c:	2b00      	cmp	r3, #0
 800636e:	f000 8082 	beq.w	8006476 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a41      	ldr	r2, [pc, #260]	@ (800647c <HAL_DMA_IRQHandler+0xe14>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d04a      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a3f      	ldr	r2, [pc, #252]	@ (8006480 <HAL_DMA_IRQHandler+0xe18>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d045      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a3e      	ldr	r2, [pc, #248]	@ (8006484 <HAL_DMA_IRQHandler+0xe1c>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d040      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a3c      	ldr	r2, [pc, #240]	@ (8006488 <HAL_DMA_IRQHandler+0xe20>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d03b      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a3b      	ldr	r2, [pc, #236]	@ (800648c <HAL_DMA_IRQHandler+0xe24>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d036      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a39      	ldr	r2, [pc, #228]	@ (8006490 <HAL_DMA_IRQHandler+0xe28>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d031      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a38      	ldr	r2, [pc, #224]	@ (8006494 <HAL_DMA_IRQHandler+0xe2c>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d02c      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a36      	ldr	r2, [pc, #216]	@ (8006498 <HAL_DMA_IRQHandler+0xe30>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d027      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a35      	ldr	r2, [pc, #212]	@ (800649c <HAL_DMA_IRQHandler+0xe34>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d022      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a33      	ldr	r2, [pc, #204]	@ (80064a0 <HAL_DMA_IRQHandler+0xe38>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d01d      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a32      	ldr	r2, [pc, #200]	@ (80064a4 <HAL_DMA_IRQHandler+0xe3c>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d018      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a30      	ldr	r2, [pc, #192]	@ (80064a8 <HAL_DMA_IRQHandler+0xe40>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d013      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a2f      	ldr	r2, [pc, #188]	@ (80064ac <HAL_DMA_IRQHandler+0xe44>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d00e      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a2d      	ldr	r2, [pc, #180]	@ (80064b0 <HAL_DMA_IRQHandler+0xe48>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d009      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a2c      	ldr	r2, [pc, #176]	@ (80064b4 <HAL_DMA_IRQHandler+0xe4c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d004      	beq.n	8006412 <HAL_DMA_IRQHandler+0xdaa>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a2a      	ldr	r2, [pc, #168]	@ (80064b8 <HAL_DMA_IRQHandler+0xe50>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d108      	bne.n	8006424 <HAL_DMA_IRQHandler+0xdbc>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f022 021c 	bic.w	r2, r2, #28
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	e007      	b.n	8006434 <HAL_DMA_IRQHandler+0xdcc>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 020e 	bic.w	r2, r2, #14
 8006432:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006438:	f003 031f 	and.w	r3, r3, #31
 800643c:	2201      	movs	r2, #1
 800643e:	409a      	lsls	r2, r3
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800645e:	2b00      	cmp	r3, #0
 8006460:	d009      	beq.n	8006476 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	4798      	blx	r3
 800646a:	e004      	b.n	8006476 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800646c:	bf00      	nop
 800646e:	e002      	b.n	8006476 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006470:	bf00      	nop
 8006472:	e000      	b.n	8006476 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006474:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006476:	3728      	adds	r7, #40	@ 0x28
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	40020010 	.word	0x40020010
 8006480:	40020028 	.word	0x40020028
 8006484:	40020040 	.word	0x40020040
 8006488:	40020058 	.word	0x40020058
 800648c:	40020070 	.word	0x40020070
 8006490:	40020088 	.word	0x40020088
 8006494:	400200a0 	.word	0x400200a0
 8006498:	400200b8 	.word	0x400200b8
 800649c:	40020410 	.word	0x40020410
 80064a0:	40020428 	.word	0x40020428
 80064a4:	40020440 	.word	0x40020440
 80064a8:	40020458 	.word	0x40020458
 80064ac:	40020470 	.word	0x40020470
 80064b0:	40020488 	.word	0x40020488
 80064b4:	400204a0 	.word	0x400204a0
 80064b8:	400204b8 	.word	0x400204b8

080064bc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b087      	sub	sp, #28
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064e6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ec:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a7f      	ldr	r2, [pc, #508]	@ (80066f0 <DMA_SetConfig+0x21c>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d072      	beq.n	80065de <DMA_SetConfig+0x10a>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a7d      	ldr	r2, [pc, #500]	@ (80066f4 <DMA_SetConfig+0x220>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d06d      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a7c      	ldr	r2, [pc, #496]	@ (80066f8 <DMA_SetConfig+0x224>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d068      	beq.n	80065de <DMA_SetConfig+0x10a>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a7a      	ldr	r2, [pc, #488]	@ (80066fc <DMA_SetConfig+0x228>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d063      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a79      	ldr	r2, [pc, #484]	@ (8006700 <DMA_SetConfig+0x22c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d05e      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a77      	ldr	r2, [pc, #476]	@ (8006704 <DMA_SetConfig+0x230>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d059      	beq.n	80065de <DMA_SetConfig+0x10a>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a76      	ldr	r2, [pc, #472]	@ (8006708 <DMA_SetConfig+0x234>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d054      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a74      	ldr	r2, [pc, #464]	@ (800670c <DMA_SetConfig+0x238>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d04f      	beq.n	80065de <DMA_SetConfig+0x10a>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a73      	ldr	r2, [pc, #460]	@ (8006710 <DMA_SetConfig+0x23c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d04a      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a71      	ldr	r2, [pc, #452]	@ (8006714 <DMA_SetConfig+0x240>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d045      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a70      	ldr	r2, [pc, #448]	@ (8006718 <DMA_SetConfig+0x244>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d040      	beq.n	80065de <DMA_SetConfig+0x10a>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a6e      	ldr	r2, [pc, #440]	@ (800671c <DMA_SetConfig+0x248>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d03b      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a6d      	ldr	r2, [pc, #436]	@ (8006720 <DMA_SetConfig+0x24c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d036      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a6b      	ldr	r2, [pc, #428]	@ (8006724 <DMA_SetConfig+0x250>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d031      	beq.n	80065de <DMA_SetConfig+0x10a>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a6a      	ldr	r2, [pc, #424]	@ (8006728 <DMA_SetConfig+0x254>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d02c      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a68      	ldr	r2, [pc, #416]	@ (800672c <DMA_SetConfig+0x258>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d027      	beq.n	80065de <DMA_SetConfig+0x10a>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a67      	ldr	r2, [pc, #412]	@ (8006730 <DMA_SetConfig+0x25c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d022      	beq.n	80065de <DMA_SetConfig+0x10a>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a65      	ldr	r2, [pc, #404]	@ (8006734 <DMA_SetConfig+0x260>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d01d      	beq.n	80065de <DMA_SetConfig+0x10a>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a64      	ldr	r2, [pc, #400]	@ (8006738 <DMA_SetConfig+0x264>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d018      	beq.n	80065de <DMA_SetConfig+0x10a>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a62      	ldr	r2, [pc, #392]	@ (800673c <DMA_SetConfig+0x268>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d013      	beq.n	80065de <DMA_SetConfig+0x10a>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a61      	ldr	r2, [pc, #388]	@ (8006740 <DMA_SetConfig+0x26c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d00e      	beq.n	80065de <DMA_SetConfig+0x10a>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a5f      	ldr	r2, [pc, #380]	@ (8006744 <DMA_SetConfig+0x270>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d009      	beq.n	80065de <DMA_SetConfig+0x10a>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a5e      	ldr	r2, [pc, #376]	@ (8006748 <DMA_SetConfig+0x274>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d004      	beq.n	80065de <DMA_SetConfig+0x10a>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a5c      	ldr	r2, [pc, #368]	@ (800674c <DMA_SetConfig+0x278>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d101      	bne.n	80065e2 <DMA_SetConfig+0x10e>
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <DMA_SetConfig+0x110>
 80065e2:	2300      	movs	r3, #0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00d      	beq.n	8006604 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80065f0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d004      	beq.n	8006604 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006602:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a39      	ldr	r2, [pc, #228]	@ (80066f0 <DMA_SetConfig+0x21c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d04a      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a38      	ldr	r2, [pc, #224]	@ (80066f4 <DMA_SetConfig+0x220>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d045      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a36      	ldr	r2, [pc, #216]	@ (80066f8 <DMA_SetConfig+0x224>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d040      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a35      	ldr	r2, [pc, #212]	@ (80066fc <DMA_SetConfig+0x228>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d03b      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a33      	ldr	r2, [pc, #204]	@ (8006700 <DMA_SetConfig+0x22c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d036      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a32      	ldr	r2, [pc, #200]	@ (8006704 <DMA_SetConfig+0x230>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d031      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a30      	ldr	r2, [pc, #192]	@ (8006708 <DMA_SetConfig+0x234>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d02c      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a2f      	ldr	r2, [pc, #188]	@ (800670c <DMA_SetConfig+0x238>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d027      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a2d      	ldr	r2, [pc, #180]	@ (8006710 <DMA_SetConfig+0x23c>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d022      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a2c      	ldr	r2, [pc, #176]	@ (8006714 <DMA_SetConfig+0x240>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d01d      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2a      	ldr	r2, [pc, #168]	@ (8006718 <DMA_SetConfig+0x244>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d018      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a29      	ldr	r2, [pc, #164]	@ (800671c <DMA_SetConfig+0x248>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d013      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a27      	ldr	r2, [pc, #156]	@ (8006720 <DMA_SetConfig+0x24c>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d00e      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a26      	ldr	r2, [pc, #152]	@ (8006724 <DMA_SetConfig+0x250>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d009      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a24      	ldr	r2, [pc, #144]	@ (8006728 <DMA_SetConfig+0x254>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d004      	beq.n	80066a4 <DMA_SetConfig+0x1d0>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a23      	ldr	r2, [pc, #140]	@ (800672c <DMA_SetConfig+0x258>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d101      	bne.n	80066a8 <DMA_SetConfig+0x1d4>
 80066a4:	2301      	movs	r3, #1
 80066a6:	e000      	b.n	80066aa <DMA_SetConfig+0x1d6>
 80066a8:	2300      	movs	r3, #0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d059      	beq.n	8006762 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b2:	f003 031f 	and.w	r3, r3, #31
 80066b6:	223f      	movs	r2, #63	@ 0x3f
 80066b8:	409a      	lsls	r2, r3
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80066cc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	2b40      	cmp	r3, #64	@ 0x40
 80066dc:	d138      	bne.n	8006750 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80066ee:	e086      	b.n	80067fe <DMA_SetConfig+0x32a>
 80066f0:	40020010 	.word	0x40020010
 80066f4:	40020028 	.word	0x40020028
 80066f8:	40020040 	.word	0x40020040
 80066fc:	40020058 	.word	0x40020058
 8006700:	40020070 	.word	0x40020070
 8006704:	40020088 	.word	0x40020088
 8006708:	400200a0 	.word	0x400200a0
 800670c:	400200b8 	.word	0x400200b8
 8006710:	40020410 	.word	0x40020410
 8006714:	40020428 	.word	0x40020428
 8006718:	40020440 	.word	0x40020440
 800671c:	40020458 	.word	0x40020458
 8006720:	40020470 	.word	0x40020470
 8006724:	40020488 	.word	0x40020488
 8006728:	400204a0 	.word	0x400204a0
 800672c:	400204b8 	.word	0x400204b8
 8006730:	58025408 	.word	0x58025408
 8006734:	5802541c 	.word	0x5802541c
 8006738:	58025430 	.word	0x58025430
 800673c:	58025444 	.word	0x58025444
 8006740:	58025458 	.word	0x58025458
 8006744:	5802546c 	.word	0x5802546c
 8006748:	58025480 	.word	0x58025480
 800674c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68ba      	ldr	r2, [r7, #8]
 8006756:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	60da      	str	r2, [r3, #12]
}
 8006760:	e04d      	b.n	80067fe <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a29      	ldr	r2, [pc, #164]	@ (800680c <DMA_SetConfig+0x338>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d022      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a27      	ldr	r2, [pc, #156]	@ (8006810 <DMA_SetConfig+0x33c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d01d      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a26      	ldr	r2, [pc, #152]	@ (8006814 <DMA_SetConfig+0x340>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d018      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a24      	ldr	r2, [pc, #144]	@ (8006818 <DMA_SetConfig+0x344>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d013      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a23      	ldr	r2, [pc, #140]	@ (800681c <DMA_SetConfig+0x348>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d00e      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a21      	ldr	r2, [pc, #132]	@ (8006820 <DMA_SetConfig+0x34c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d009      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a20      	ldr	r2, [pc, #128]	@ (8006824 <DMA_SetConfig+0x350>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d004      	beq.n	80067b2 <DMA_SetConfig+0x2de>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006828 <DMA_SetConfig+0x354>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d101      	bne.n	80067b6 <DMA_SetConfig+0x2e2>
 80067b2:	2301      	movs	r3, #1
 80067b4:	e000      	b.n	80067b8 <DMA_SetConfig+0x2e4>
 80067b6:	2300      	movs	r3, #0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d020      	beq.n	80067fe <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067c0:	f003 031f 	and.w	r3, r3, #31
 80067c4:	2201      	movs	r2, #1
 80067c6:	409a      	lsls	r2, r3
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	683a      	ldr	r2, [r7, #0]
 80067d2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b40      	cmp	r3, #64	@ 0x40
 80067da:	d108      	bne.n	80067ee <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	60da      	str	r2, [r3, #12]
}
 80067ec:	e007      	b.n	80067fe <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	60da      	str	r2, [r3, #12]
}
 80067fe:	bf00      	nop
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	58025408 	.word	0x58025408
 8006810:	5802541c 	.word	0x5802541c
 8006814:	58025430 	.word	0x58025430
 8006818:	58025444 	.word	0x58025444
 800681c:	58025458 	.word	0x58025458
 8006820:	5802546c 	.word	0x5802546c
 8006824:	58025480 	.word	0x58025480
 8006828:	58025494 	.word	0x58025494

0800682c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a42      	ldr	r2, [pc, #264]	@ (8006944 <DMA_CalcBaseAndBitshift+0x118>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d04a      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a41      	ldr	r2, [pc, #260]	@ (8006948 <DMA_CalcBaseAndBitshift+0x11c>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d045      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a3f      	ldr	r2, [pc, #252]	@ (800694c <DMA_CalcBaseAndBitshift+0x120>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d040      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a3e      	ldr	r2, [pc, #248]	@ (8006950 <DMA_CalcBaseAndBitshift+0x124>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d03b      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a3c      	ldr	r2, [pc, #240]	@ (8006954 <DMA_CalcBaseAndBitshift+0x128>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d036      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a3b      	ldr	r2, [pc, #236]	@ (8006958 <DMA_CalcBaseAndBitshift+0x12c>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d031      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a39      	ldr	r2, [pc, #228]	@ (800695c <DMA_CalcBaseAndBitshift+0x130>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d02c      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a38      	ldr	r2, [pc, #224]	@ (8006960 <DMA_CalcBaseAndBitshift+0x134>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d027      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a36      	ldr	r2, [pc, #216]	@ (8006964 <DMA_CalcBaseAndBitshift+0x138>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d022      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a35      	ldr	r2, [pc, #212]	@ (8006968 <DMA_CalcBaseAndBitshift+0x13c>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d01d      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a33      	ldr	r2, [pc, #204]	@ (800696c <DMA_CalcBaseAndBitshift+0x140>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d018      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a32      	ldr	r2, [pc, #200]	@ (8006970 <DMA_CalcBaseAndBitshift+0x144>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d013      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a30      	ldr	r2, [pc, #192]	@ (8006974 <DMA_CalcBaseAndBitshift+0x148>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d00e      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a2f      	ldr	r2, [pc, #188]	@ (8006978 <DMA_CalcBaseAndBitshift+0x14c>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d009      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a2d      	ldr	r2, [pc, #180]	@ (800697c <DMA_CalcBaseAndBitshift+0x150>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d004      	beq.n	80068d4 <DMA_CalcBaseAndBitshift+0xa8>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a2c      	ldr	r2, [pc, #176]	@ (8006980 <DMA_CalcBaseAndBitshift+0x154>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d101      	bne.n	80068d8 <DMA_CalcBaseAndBitshift+0xac>
 80068d4:	2301      	movs	r3, #1
 80068d6:	e000      	b.n	80068da <DMA_CalcBaseAndBitshift+0xae>
 80068d8:	2300      	movs	r3, #0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d024      	beq.n	8006928 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	3b10      	subs	r3, #16
 80068e6:	4a27      	ldr	r2, [pc, #156]	@ (8006984 <DMA_CalcBaseAndBitshift+0x158>)
 80068e8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ec:	091b      	lsrs	r3, r3, #4
 80068ee:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f003 0307 	and.w	r3, r3, #7
 80068f6:	4a24      	ldr	r2, [pc, #144]	@ (8006988 <DMA_CalcBaseAndBitshift+0x15c>)
 80068f8:	5cd3      	ldrb	r3, [r2, r3]
 80068fa:	461a      	mov	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2b03      	cmp	r3, #3
 8006904:	d908      	bls.n	8006918 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	461a      	mov	r2, r3
 800690c:	4b1f      	ldr	r3, [pc, #124]	@ (800698c <DMA_CalcBaseAndBitshift+0x160>)
 800690e:	4013      	ands	r3, r2
 8006910:	1d1a      	adds	r2, r3, #4
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	659a      	str	r2, [r3, #88]	@ 0x58
 8006916:	e00d      	b.n	8006934 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	461a      	mov	r2, r3
 800691e:	4b1b      	ldr	r3, [pc, #108]	@ (800698c <DMA_CalcBaseAndBitshift+0x160>)
 8006920:	4013      	ands	r3, r2
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	6593      	str	r3, [r2, #88]	@ 0x58
 8006926:	e005      	b.n	8006934 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	40020010 	.word	0x40020010
 8006948:	40020028 	.word	0x40020028
 800694c:	40020040 	.word	0x40020040
 8006950:	40020058 	.word	0x40020058
 8006954:	40020070 	.word	0x40020070
 8006958:	40020088 	.word	0x40020088
 800695c:	400200a0 	.word	0x400200a0
 8006960:	400200b8 	.word	0x400200b8
 8006964:	40020410 	.word	0x40020410
 8006968:	40020428 	.word	0x40020428
 800696c:	40020440 	.word	0x40020440
 8006970:	40020458 	.word	0x40020458
 8006974:	40020470 	.word	0x40020470
 8006978:	40020488 	.word	0x40020488
 800697c:	400204a0 	.word	0x400204a0
 8006980:	400204b8 	.word	0x400204b8
 8006984:	aaaaaaab 	.word	0xaaaaaaab
 8006988:	0800ce7c 	.word	0x0800ce7c
 800698c:	fffffc00 	.word	0xfffffc00

08006990 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006998:	2300      	movs	r3, #0
 800699a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d120      	bne.n	80069e6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a8:	2b03      	cmp	r3, #3
 80069aa:	d858      	bhi.n	8006a5e <DMA_CheckFifoParam+0xce>
 80069ac:	a201      	add	r2, pc, #4	@ (adr r2, 80069b4 <DMA_CheckFifoParam+0x24>)
 80069ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b2:	bf00      	nop
 80069b4:	080069c5 	.word	0x080069c5
 80069b8:	080069d7 	.word	0x080069d7
 80069bc:	080069c5 	.word	0x080069c5
 80069c0:	08006a5f 	.word	0x08006a5f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d048      	beq.n	8006a62 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80069d4:	e045      	b.n	8006a62 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80069de:	d142      	bne.n	8006a66 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80069e4:	e03f      	b.n	8006a66 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069ee:	d123      	bne.n	8006a38 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f4:	2b03      	cmp	r3, #3
 80069f6:	d838      	bhi.n	8006a6a <DMA_CheckFifoParam+0xda>
 80069f8:	a201      	add	r2, pc, #4	@ (adr r2, 8006a00 <DMA_CheckFifoParam+0x70>)
 80069fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069fe:	bf00      	nop
 8006a00:	08006a11 	.word	0x08006a11
 8006a04:	08006a17 	.word	0x08006a17
 8006a08:	08006a11 	.word	0x08006a11
 8006a0c:	08006a29 	.word	0x08006a29
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	73fb      	strb	r3, [r7, #15]
        break;
 8006a14:	e030      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d025      	beq.n	8006a6e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006a26:	e022      	b.n	8006a6e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a2c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006a30:	d11f      	bne.n	8006a72 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006a36:	e01c      	b.n	8006a72 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d902      	bls.n	8006a46 <DMA_CheckFifoParam+0xb6>
 8006a40:	2b03      	cmp	r3, #3
 8006a42:	d003      	beq.n	8006a4c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006a44:	e018      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	73fb      	strb	r3, [r7, #15]
        break;
 8006a4a:	e015      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00e      	beq.n	8006a76 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	73fb      	strb	r3, [r7, #15]
    break;
 8006a5c:	e00b      	b.n	8006a76 <DMA_CheckFifoParam+0xe6>
        break;
 8006a5e:	bf00      	nop
 8006a60:	e00a      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        break;
 8006a62:	bf00      	nop
 8006a64:	e008      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        break;
 8006a66:	bf00      	nop
 8006a68:	e006      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        break;
 8006a6a:	bf00      	nop
 8006a6c:	e004      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        break;
 8006a6e:	bf00      	nop
 8006a70:	e002      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
        break;
 8006a72:	bf00      	nop
 8006a74:	e000      	b.n	8006a78 <DMA_CheckFifoParam+0xe8>
    break;
 8006a76:	bf00      	nop
    }
  }

  return status;
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop

08006a88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a38      	ldr	r2, [pc, #224]	@ (8006b7c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d022      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a36      	ldr	r2, [pc, #216]	@ (8006b80 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d01d      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a35      	ldr	r2, [pc, #212]	@ (8006b84 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d018      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a33      	ldr	r2, [pc, #204]	@ (8006b88 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d013      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a32      	ldr	r2, [pc, #200]	@ (8006b8c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d00e      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a30      	ldr	r2, [pc, #192]	@ (8006b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d009      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8006b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d004      	beq.n	8006ae6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b98 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d101      	bne.n	8006aea <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e000      	b.n	8006aec <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006aea:	2300      	movs	r3, #0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d01a      	beq.n	8006b26 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	3b08      	subs	r3, #8
 8006af8:	4a28      	ldr	r2, [pc, #160]	@ (8006b9c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006afa:	fba2 2303 	umull	r2, r3, r2, r3
 8006afe:	091b      	lsrs	r3, r3, #4
 8006b00:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	4b26      	ldr	r3, [pc, #152]	@ (8006ba0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006b06:	4413      	add	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a24      	ldr	r2, [pc, #144]	@ (8006ba4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006b14:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f003 031f 	and.w	r3, r3, #31
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	409a      	lsls	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006b24:	e024      	b.n	8006b70 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	3b10      	subs	r3, #16
 8006b2e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006b30:	fba2 2303 	umull	r2, r3, r2, r3
 8006b34:	091b      	lsrs	r3, r3, #4
 8006b36:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bac <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d806      	bhi.n	8006b4e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d902      	bls.n	8006b4e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	4b18      	ldr	r3, [pc, #96]	@ (8006bb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006b52:	4413      	add	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	461a      	mov	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a16      	ldr	r2, [pc, #88]	@ (8006bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006b60:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f003 031f 	and.w	r3, r3, #31
 8006b68:	2201      	movs	r2, #1
 8006b6a:	409a      	lsls	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006b70:	bf00      	nop
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	58025408 	.word	0x58025408
 8006b80:	5802541c 	.word	0x5802541c
 8006b84:	58025430 	.word	0x58025430
 8006b88:	58025444 	.word	0x58025444
 8006b8c:	58025458 	.word	0x58025458
 8006b90:	5802546c 	.word	0x5802546c
 8006b94:	58025480 	.word	0x58025480
 8006b98:	58025494 	.word	0x58025494
 8006b9c:	cccccccd 	.word	0xcccccccd
 8006ba0:	16009600 	.word	0x16009600
 8006ba4:	58025880 	.word	0x58025880
 8006ba8:	aaaaaaab 	.word	0xaaaaaaab
 8006bac:	400204b8 	.word	0x400204b8
 8006bb0:	4002040f 	.word	0x4002040f
 8006bb4:	10008200 	.word	0x10008200
 8006bb8:	40020880 	.word	0x40020880

08006bbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d04a      	beq.n	8006c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d847      	bhi.n	8006c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a25      	ldr	r2, [pc, #148]	@ (8006c74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d022      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a24      	ldr	r2, [pc, #144]	@ (8006c78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d01d      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a22      	ldr	r2, [pc, #136]	@ (8006c7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d018      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a21      	ldr	r2, [pc, #132]	@ (8006c80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d013      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a1f      	ldr	r2, [pc, #124]	@ (8006c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d00e      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d009      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a1c      	ldr	r2, [pc, #112]	@ (8006c8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d004      	beq.n	8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a1b      	ldr	r2, [pc, #108]	@ (8006c90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d101      	bne.n	8006c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00a      	beq.n	8006c48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	4b17      	ldr	r3, [pc, #92]	@ (8006c94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006c36:	4413      	add	r3, r2
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a15      	ldr	r2, [pc, #84]	@ (8006c98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006c44:	671a      	str	r2, [r3, #112]	@ 0x70
 8006c46:	e009      	b.n	8006c5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	4b14      	ldr	r3, [pc, #80]	@ (8006c9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006c4c:	4413      	add	r3, r2
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	461a      	mov	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a11      	ldr	r2, [pc, #68]	@ (8006ca0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006c5a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	2201      	movs	r2, #1
 8006c62:	409a      	lsls	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006c68:	bf00      	nop
 8006c6a:	3714      	adds	r7, #20
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	58025408 	.word	0x58025408
 8006c78:	5802541c 	.word	0x5802541c
 8006c7c:	58025430 	.word	0x58025430
 8006c80:	58025444 	.word	0x58025444
 8006c84:	58025458 	.word	0x58025458
 8006c88:	5802546c 	.word	0x5802546c
 8006c8c:	58025480 	.word	0x58025480
 8006c90:	58025494 	.word	0x58025494
 8006c94:	1600963f 	.word	0x1600963f
 8006c98:	58025940 	.word	0x58025940
 8006c9c:	1000823f 	.word	0x1000823f
 8006ca0:	40020940 	.word	0x40020940

08006ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b089      	sub	sp, #36	@ 0x24
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006cb2:	4b89      	ldr	r3, [pc, #548]	@ (8006ed8 <HAL_GPIO_Init+0x234>)
 8006cb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006cb6:	e194      	b.n	8006fe2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f000 8186 	beq.w	8006fdc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	f003 0303 	and.w	r3, r3, #3
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d005      	beq.n	8006ce8 <HAL_GPIO_Init+0x44>
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f003 0303 	and.w	r3, r3, #3
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d130      	bne.n	8006d4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	2203      	movs	r2, #3
 8006cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf8:	43db      	mvns	r3, r3
 8006cfa:	69ba      	ldr	r2, [r7, #24]
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	005b      	lsls	r3, r3, #1
 8006d08:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	69ba      	ldr	r2, [r7, #24]
 8006d16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006d1e:	2201      	movs	r2, #1
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	43db      	mvns	r3, r3
 8006d28:	69ba      	ldr	r2, [r7, #24]
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	091b      	lsrs	r3, r3, #4
 8006d34:	f003 0201 	and.w	r2, r3, #1
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3e:	69ba      	ldr	r2, [r7, #24]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	69ba      	ldr	r2, [r7, #24]
 8006d48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f003 0303 	and.w	r3, r3, #3
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d017      	beq.n	8006d86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	005b      	lsls	r3, r3, #1
 8006d60:	2203      	movs	r2, #3
 8006d62:	fa02 f303 	lsl.w	r3, r2, r3
 8006d66:	43db      	mvns	r3, r3
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	689a      	ldr	r2, [r3, #8]
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	fa02 f303 	lsl.w	r3, r2, r3
 8006d7a:	69ba      	ldr	r2, [r7, #24]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	69ba      	ldr	r2, [r7, #24]
 8006d84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f003 0303 	and.w	r3, r3, #3
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d123      	bne.n	8006dda <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	08da      	lsrs	r2, r3, #3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	3208      	adds	r2, #8
 8006d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	f003 0307 	and.w	r3, r3, #7
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	220f      	movs	r2, #15
 8006daa:	fa02 f303 	lsl.w	r3, r2, r3
 8006dae:	43db      	mvns	r3, r3
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	4013      	ands	r3, r2
 8006db4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	691a      	ldr	r2, [r3, #16]
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	f003 0307 	and.w	r3, r3, #7
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc6:	69ba      	ldr	r2, [r7, #24]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	08da      	lsrs	r2, r3, #3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	3208      	adds	r2, #8
 8006dd4:	69b9      	ldr	r1, [r7, #24]
 8006dd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	005b      	lsls	r3, r3, #1
 8006de4:	2203      	movs	r2, #3
 8006de6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dea:	43db      	mvns	r3, r3
 8006dec:	69ba      	ldr	r2, [r7, #24]
 8006dee:	4013      	ands	r3, r2
 8006df0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	f003 0203 	and.w	r2, r3, #3
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	005b      	lsls	r3, r3, #1
 8006dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006e02:	69ba      	ldr	r2, [r7, #24]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	69ba      	ldr	r2, [r7, #24]
 8006e0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f000 80e0 	beq.w	8006fdc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e1c:	4b2f      	ldr	r3, [pc, #188]	@ (8006edc <HAL_GPIO_Init+0x238>)
 8006e1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e22:	4a2e      	ldr	r2, [pc, #184]	@ (8006edc <HAL_GPIO_Init+0x238>)
 8006e24:	f043 0302 	orr.w	r3, r3, #2
 8006e28:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8006edc <HAL_GPIO_Init+0x238>)
 8006e2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	60fb      	str	r3, [r7, #12]
 8006e38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e3a:	4a29      	ldr	r2, [pc, #164]	@ (8006ee0 <HAL_GPIO_Init+0x23c>)
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	089b      	lsrs	r3, r3, #2
 8006e40:	3302      	adds	r3, #2
 8006e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	f003 0303 	and.w	r3, r3, #3
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	220f      	movs	r2, #15
 8006e52:	fa02 f303 	lsl.w	r3, r2, r3
 8006e56:	43db      	mvns	r3, r3
 8006e58:	69ba      	ldr	r2, [r7, #24]
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a20      	ldr	r2, [pc, #128]	@ (8006ee4 <HAL_GPIO_Init+0x240>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d052      	beq.n	8006f0c <HAL_GPIO_Init+0x268>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a1f      	ldr	r2, [pc, #124]	@ (8006ee8 <HAL_GPIO_Init+0x244>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d031      	beq.n	8006ed2 <HAL_GPIO_Init+0x22e>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a1e      	ldr	r2, [pc, #120]	@ (8006eec <HAL_GPIO_Init+0x248>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d02b      	beq.n	8006ece <HAL_GPIO_Init+0x22a>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a1d      	ldr	r2, [pc, #116]	@ (8006ef0 <HAL_GPIO_Init+0x24c>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d025      	beq.n	8006eca <HAL_GPIO_Init+0x226>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef4 <HAL_GPIO_Init+0x250>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d01f      	beq.n	8006ec6 <HAL_GPIO_Init+0x222>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a1b      	ldr	r2, [pc, #108]	@ (8006ef8 <HAL_GPIO_Init+0x254>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d019      	beq.n	8006ec2 <HAL_GPIO_Init+0x21e>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a1a      	ldr	r2, [pc, #104]	@ (8006efc <HAL_GPIO_Init+0x258>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d013      	beq.n	8006ebe <HAL_GPIO_Init+0x21a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a19      	ldr	r2, [pc, #100]	@ (8006f00 <HAL_GPIO_Init+0x25c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00d      	beq.n	8006eba <HAL_GPIO_Init+0x216>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a18      	ldr	r2, [pc, #96]	@ (8006f04 <HAL_GPIO_Init+0x260>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d007      	beq.n	8006eb6 <HAL_GPIO_Init+0x212>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a17      	ldr	r2, [pc, #92]	@ (8006f08 <HAL_GPIO_Init+0x264>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d101      	bne.n	8006eb2 <HAL_GPIO_Init+0x20e>
 8006eae:	2309      	movs	r3, #9
 8006eb0:	e02d      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006eb2:	230a      	movs	r3, #10
 8006eb4:	e02b      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006eb6:	2308      	movs	r3, #8
 8006eb8:	e029      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006eba:	2307      	movs	r3, #7
 8006ebc:	e027      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006ebe:	2306      	movs	r3, #6
 8006ec0:	e025      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006ec2:	2305      	movs	r3, #5
 8006ec4:	e023      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006ec6:	2304      	movs	r3, #4
 8006ec8:	e021      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e01f      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006ece:	2302      	movs	r3, #2
 8006ed0:	e01d      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e01b      	b.n	8006f0e <HAL_GPIO_Init+0x26a>
 8006ed6:	bf00      	nop
 8006ed8:	58000080 	.word	0x58000080
 8006edc:	58024400 	.word	0x58024400
 8006ee0:	58000400 	.word	0x58000400
 8006ee4:	58020000 	.word	0x58020000
 8006ee8:	58020400 	.word	0x58020400
 8006eec:	58020800 	.word	0x58020800
 8006ef0:	58020c00 	.word	0x58020c00
 8006ef4:	58021000 	.word	0x58021000
 8006ef8:	58021400 	.word	0x58021400
 8006efc:	58021800 	.word	0x58021800
 8006f00:	58021c00 	.word	0x58021c00
 8006f04:	58022000 	.word	0x58022000
 8006f08:	58022400 	.word	0x58022400
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	69fa      	ldr	r2, [r7, #28]
 8006f10:	f002 0203 	and.w	r2, r2, #3
 8006f14:	0092      	lsls	r2, r2, #2
 8006f16:	4093      	lsls	r3, r2
 8006f18:	69ba      	ldr	r2, [r7, #24]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f1e:	4938      	ldr	r1, [pc, #224]	@ (8007000 <HAL_GPIO_Init+0x35c>)
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	089b      	lsrs	r3, r3, #2
 8006f24:	3302      	adds	r3, #2
 8006f26:	69ba      	ldr	r2, [r7, #24]
 8006f28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006f2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	43db      	mvns	r3, r3
 8006f38:	69ba      	ldr	r2, [r7, #24]
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006f4a:	69ba      	ldr	r2, [r7, #24]
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006f52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	43db      	mvns	r3, r3
 8006f66:	69ba      	ldr	r2, [r7, #24]
 8006f68:	4013      	ands	r3, r2
 8006f6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d003      	beq.n	8006f80 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006f78:	69ba      	ldr	r2, [r7, #24]
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006f80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	43db      	mvns	r3, r3
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	4013      	ands	r3, r2
 8006f96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d003      	beq.n	8006fac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	43db      	mvns	r3, r3
 8006fbc:	69ba      	ldr	r2, [r7, #24]
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	3301      	adds	r3, #1
 8006fe0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f47f ae63 	bne.w	8006cb8 <HAL_GPIO_Init+0x14>
  }
}
 8006ff2:	bf00      	nop
 8006ff4:	bf00      	nop
 8006ff6:	3724      	adds	r7, #36	@ 0x24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	58000400 	.word	0x58000400

08007004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	460b      	mov	r3, r1
 800700e:	807b      	strh	r3, [r7, #2]
 8007010:	4613      	mov	r3, r2
 8007012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007014:	787b      	ldrb	r3, [r7, #1]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d003      	beq.n	8007022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800701a:	887a      	ldrh	r2, [r7, #2]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007020:	e003      	b.n	800702a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007022:	887b      	ldrh	r3, [r7, #2]
 8007024:	041a      	lsls	r2, r3, #16
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	619a      	str	r2, [r3, #24]
}
 800702a:	bf00      	nop
 800702c:	370c      	adds	r7, #12
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr

08007036 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007036:	b480      	push	{r7}
 8007038:	b085      	sub	sp, #20
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
 800703e:	460b      	mov	r3, r1
 8007040:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007048:	887a      	ldrh	r2, [r7, #2]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4013      	ands	r3, r2
 800704e:	041a      	lsls	r2, r3, #16
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	43d9      	mvns	r1, r3
 8007054:	887b      	ldrh	r3, [r7, #2]
 8007056:	400b      	ands	r3, r1
 8007058:	431a      	orrs	r2, r3
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	619a      	str	r2, [r3, #24]
}
 800705e:	bf00      	nop
 8007060:	3714      	adds	r7, #20
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
	...

0800706c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007074:	4b29      	ldr	r3, [pc, #164]	@ (800711c <HAL_PWREx_ConfigSupply+0xb0>)
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f003 0307 	and.w	r3, r3, #7
 800707c:	2b06      	cmp	r3, #6
 800707e:	d00a      	beq.n	8007096 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007080:	4b26      	ldr	r3, [pc, #152]	@ (800711c <HAL_PWREx_ConfigSupply+0xb0>)
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	429a      	cmp	r2, r3
 800708c:	d001      	beq.n	8007092 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e040      	b.n	8007114 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	e03e      	b.n	8007114 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007096:	4b21      	ldr	r3, [pc, #132]	@ (800711c <HAL_PWREx_ConfigSupply+0xb0>)
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800709e:	491f      	ldr	r1, [pc, #124]	@ (800711c <HAL_PWREx_ConfigSupply+0xb0>)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80070a6:	f7fa fc4d 	bl	8001944 <HAL_GetTick>
 80070aa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80070ac:	e009      	b.n	80070c2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80070ae:	f7fa fc49 	bl	8001944 <HAL_GetTick>
 80070b2:	4602      	mov	r2, r0
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80070bc:	d901      	bls.n	80070c2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e028      	b.n	8007114 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80070c2:	4b16      	ldr	r3, [pc, #88]	@ (800711c <HAL_PWREx_ConfigSupply+0xb0>)
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070ce:	d1ee      	bne.n	80070ae <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b1e      	cmp	r3, #30
 80070d4:	d008      	beq.n	80070e8 <HAL_PWREx_ConfigSupply+0x7c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80070da:	d005      	beq.n	80070e8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2b1d      	cmp	r3, #29
 80070e0:	d002      	beq.n	80070e8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b2d      	cmp	r3, #45	@ 0x2d
 80070e6:	d114      	bne.n	8007112 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80070e8:	f7fa fc2c 	bl	8001944 <HAL_GetTick>
 80070ec:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80070ee:	e009      	b.n	8007104 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80070f0:	f7fa fc28 	bl	8001944 <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80070fe:	d901      	bls.n	8007104 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e007      	b.n	8007114 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007104:	4b05      	ldr	r3, [pc, #20]	@ (800711c <HAL_PWREx_ConfigSupply+0xb0>)
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800710c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007110:	d1ee      	bne.n	80070f0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	58024800 	.word	0x58024800

08007120 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b08c      	sub	sp, #48	@ 0x30
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d102      	bne.n	8007134 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	f000 bc48 	b.w	80079c4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0301 	and.w	r3, r3, #1
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 8088 	beq.w	8007252 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007142:	4b99      	ldr	r3, [pc, #612]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800714a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800714c:	4b96      	ldr	r3, [pc, #600]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800714e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007150:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007154:	2b10      	cmp	r3, #16
 8007156:	d007      	beq.n	8007168 <HAL_RCC_OscConfig+0x48>
 8007158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800715a:	2b18      	cmp	r3, #24
 800715c:	d111      	bne.n	8007182 <HAL_RCC_OscConfig+0x62>
 800715e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007160:	f003 0303 	and.w	r3, r3, #3
 8007164:	2b02      	cmp	r3, #2
 8007166:	d10c      	bne.n	8007182 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007168:	4b8f      	ldr	r3, [pc, #572]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007170:	2b00      	cmp	r3, #0
 8007172:	d06d      	beq.n	8007250 <HAL_RCC_OscConfig+0x130>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d169      	bne.n	8007250 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	f000 bc21 	b.w	80079c4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800718a:	d106      	bne.n	800719a <HAL_RCC_OscConfig+0x7a>
 800718c:	4b86      	ldr	r3, [pc, #536]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a85      	ldr	r2, [pc, #532]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007196:	6013      	str	r3, [r2, #0]
 8007198:	e02e      	b.n	80071f8 <HAL_RCC_OscConfig+0xd8>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10c      	bne.n	80071bc <HAL_RCC_OscConfig+0x9c>
 80071a2:	4b81      	ldr	r3, [pc, #516]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a80      	ldr	r2, [pc, #512]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071ac:	6013      	str	r3, [r2, #0]
 80071ae:	4b7e      	ldr	r3, [pc, #504]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a7d      	ldr	r2, [pc, #500]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071b8:	6013      	str	r3, [r2, #0]
 80071ba:	e01d      	b.n	80071f8 <HAL_RCC_OscConfig+0xd8>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071c4:	d10c      	bne.n	80071e0 <HAL_RCC_OscConfig+0xc0>
 80071c6:	4b78      	ldr	r3, [pc, #480]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a77      	ldr	r2, [pc, #476]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071d0:	6013      	str	r3, [r2, #0]
 80071d2:	4b75      	ldr	r3, [pc, #468]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a74      	ldr	r2, [pc, #464]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071dc:	6013      	str	r3, [r2, #0]
 80071de:	e00b      	b.n	80071f8 <HAL_RCC_OscConfig+0xd8>
 80071e0:	4b71      	ldr	r3, [pc, #452]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a70      	ldr	r2, [pc, #448]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	4b6e      	ldr	r3, [pc, #440]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a6d      	ldr	r2, [pc, #436]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80071f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d013      	beq.n	8007228 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007200:	f7fa fba0 	bl	8001944 <HAL_GetTick>
 8007204:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007206:	e008      	b.n	800721a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007208:	f7fa fb9c 	bl	8001944 <HAL_GetTick>
 800720c:	4602      	mov	r2, r0
 800720e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007210:	1ad3      	subs	r3, r2, r3
 8007212:	2b64      	cmp	r3, #100	@ 0x64
 8007214:	d901      	bls.n	800721a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007216:	2303      	movs	r3, #3
 8007218:	e3d4      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800721a:	4b63      	ldr	r3, [pc, #396]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007222:	2b00      	cmp	r3, #0
 8007224:	d0f0      	beq.n	8007208 <HAL_RCC_OscConfig+0xe8>
 8007226:	e014      	b.n	8007252 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007228:	f7fa fb8c 	bl	8001944 <HAL_GetTick>
 800722c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800722e:	e008      	b.n	8007242 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007230:	f7fa fb88 	bl	8001944 <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	2b64      	cmp	r3, #100	@ 0x64
 800723c:	d901      	bls.n	8007242 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e3c0      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007242:	4b59      	ldr	r3, [pc, #356]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1f0      	bne.n	8007230 <HAL_RCC_OscConfig+0x110>
 800724e:	e000      	b.n	8007252 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007250:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0302 	and.w	r3, r3, #2
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 80ca 	beq.w	80073f4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007260:	4b51      	ldr	r3, [pc, #324]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007268:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800726a:	4b4f      	ldr	r3, [pc, #316]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800726c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007270:	6a3b      	ldr	r3, [r7, #32]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d007      	beq.n	8007286 <HAL_RCC_OscConfig+0x166>
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	2b18      	cmp	r3, #24
 800727a:	d156      	bne.n	800732a <HAL_RCC_OscConfig+0x20a>
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	f003 0303 	and.w	r3, r3, #3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d151      	bne.n	800732a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007286:	4b48      	ldr	r3, [pc, #288]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0304 	and.w	r3, r3, #4
 800728e:	2b00      	cmp	r3, #0
 8007290:	d005      	beq.n	800729e <HAL_RCC_OscConfig+0x17e>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e392      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800729e:	4b42      	ldr	r3, [pc, #264]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f023 0219 	bic.w	r2, r3, #25
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	493f      	ldr	r1, [pc, #252]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b0:	f7fa fb48 	bl	8001944 <HAL_GetTick>
 80072b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80072b6:	e008      	b.n	80072ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072b8:	f7fa fb44 	bl	8001944 <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e37c      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80072ca:	4b37      	ldr	r3, [pc, #220]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d0f0      	beq.n	80072b8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072d6:	f7fa fb65 	bl	80019a4 <HAL_GetREVID>
 80072da:	4603      	mov	r3, r0
 80072dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d817      	bhi.n	8007314 <HAL_RCC_OscConfig+0x1f4>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	2b40      	cmp	r3, #64	@ 0x40
 80072ea:	d108      	bne.n	80072fe <HAL_RCC_OscConfig+0x1de>
 80072ec:	4b2e      	ldr	r3, [pc, #184]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80072f4:	4a2c      	ldr	r2, [pc, #176]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80072f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072fa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072fc:	e07a      	b.n	80073f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072fe:	4b2a      	ldr	r3, [pc, #168]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	031b      	lsls	r3, r3, #12
 800730c:	4926      	ldr	r1, [pc, #152]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800730e:	4313      	orrs	r3, r2
 8007310:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007312:	e06f      	b.n	80073f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007314:	4b24      	ldr	r3, [pc, #144]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	691b      	ldr	r3, [r3, #16]
 8007320:	061b      	lsls	r3, r3, #24
 8007322:	4921      	ldr	r1, [pc, #132]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007324:	4313      	orrs	r3, r2
 8007326:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007328:	e064      	b.n	80073f4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d047      	beq.n	80073c2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007332:	4b1d      	ldr	r3, [pc, #116]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f023 0219 	bic.w	r2, r3, #25
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	491a      	ldr	r1, [pc, #104]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007340:	4313      	orrs	r3, r2
 8007342:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007344:	f7fa fafe 	bl	8001944 <HAL_GetTick>
 8007348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800734c:	f7fa fafa 	bl	8001944 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e332      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800735e:	4b12      	ldr	r3, [pc, #72]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0f0      	beq.n	800734c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800736a:	f7fa fb1b 	bl	80019a4 <HAL_GetREVID>
 800736e:	4603      	mov	r3, r0
 8007370:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007374:	4293      	cmp	r3, r2
 8007376:	d819      	bhi.n	80073ac <HAL_RCC_OscConfig+0x28c>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	2b40      	cmp	r3, #64	@ 0x40
 800737e:	d108      	bne.n	8007392 <HAL_RCC_OscConfig+0x272>
 8007380:	4b09      	ldr	r3, [pc, #36]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007388:	4a07      	ldr	r2, [pc, #28]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 800738a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800738e:	6053      	str	r3, [r2, #4]
 8007390:	e030      	b.n	80073f4 <HAL_RCC_OscConfig+0x2d4>
 8007392:	4b05      	ldr	r3, [pc, #20]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	031b      	lsls	r3, r3, #12
 80073a0:	4901      	ldr	r1, [pc, #4]	@ (80073a8 <HAL_RCC_OscConfig+0x288>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	604b      	str	r3, [r1, #4]
 80073a6:	e025      	b.n	80073f4 <HAL_RCC_OscConfig+0x2d4>
 80073a8:	58024400 	.word	0x58024400
 80073ac:	4b9a      	ldr	r3, [pc, #616]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	061b      	lsls	r3, r3, #24
 80073ba:	4997      	ldr	r1, [pc, #604]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80073bc:	4313      	orrs	r3, r2
 80073be:	604b      	str	r3, [r1, #4]
 80073c0:	e018      	b.n	80073f4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073c2:	4b95      	ldr	r3, [pc, #596]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a94      	ldr	r2, [pc, #592]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80073c8:	f023 0301 	bic.w	r3, r3, #1
 80073cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ce:	f7fa fab9 	bl	8001944 <HAL_GetTick>
 80073d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80073d4:	e008      	b.n	80073e8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073d6:	f7fa fab5 	bl	8001944 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e2ed      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80073e8:	4b8b      	ldr	r3, [pc, #556]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0304 	and.w	r3, r3, #4
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1f0      	bne.n	80073d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0310 	and.w	r3, r3, #16
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 80a9 	beq.w	8007554 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007402:	4b85      	ldr	r3, [pc, #532]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800740a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800740c:	4b82      	ldr	r3, [pc, #520]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800740e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007410:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	2b08      	cmp	r3, #8
 8007416:	d007      	beq.n	8007428 <HAL_RCC_OscConfig+0x308>
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	2b18      	cmp	r3, #24
 800741c:	d13a      	bne.n	8007494 <HAL_RCC_OscConfig+0x374>
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	f003 0303 	and.w	r3, r3, #3
 8007424:	2b01      	cmp	r3, #1
 8007426:	d135      	bne.n	8007494 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007428:	4b7b      	ldr	r3, [pc, #492]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007430:	2b00      	cmp	r3, #0
 8007432:	d005      	beq.n	8007440 <HAL_RCC_OscConfig+0x320>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	2b80      	cmp	r3, #128	@ 0x80
 800743a:	d001      	beq.n	8007440 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e2c1      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007440:	f7fa fab0 	bl	80019a4 <HAL_GetREVID>
 8007444:	4603      	mov	r3, r0
 8007446:	f241 0203 	movw	r2, #4099	@ 0x1003
 800744a:	4293      	cmp	r3, r2
 800744c:	d817      	bhi.n	800747e <HAL_RCC_OscConfig+0x35e>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6a1b      	ldr	r3, [r3, #32]
 8007452:	2b20      	cmp	r3, #32
 8007454:	d108      	bne.n	8007468 <HAL_RCC_OscConfig+0x348>
 8007456:	4b70      	ldr	r3, [pc, #448]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800745e:	4a6e      	ldr	r2, [pc, #440]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007460:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007464:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007466:	e075      	b.n	8007554 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007468:	4b6b      	ldr	r3, [pc, #428]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a1b      	ldr	r3, [r3, #32]
 8007474:	069b      	lsls	r3, r3, #26
 8007476:	4968      	ldr	r1, [pc, #416]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007478:	4313      	orrs	r3, r2
 800747a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800747c:	e06a      	b.n	8007554 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800747e:	4b66      	ldr	r3, [pc, #408]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a1b      	ldr	r3, [r3, #32]
 800748a:	061b      	lsls	r3, r3, #24
 800748c:	4962      	ldr	r1, [pc, #392]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800748e:	4313      	orrs	r3, r2
 8007490:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007492:	e05f      	b.n	8007554 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	69db      	ldr	r3, [r3, #28]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d042      	beq.n	8007522 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800749c:	4b5e      	ldr	r3, [pc, #376]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a5d      	ldr	r2, [pc, #372]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80074a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a8:	f7fa fa4c 	bl	8001944 <HAL_GetTick>
 80074ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80074ae:	e008      	b.n	80074c2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80074b0:	f7fa fa48 	bl	8001944 <HAL_GetTick>
 80074b4:	4602      	mov	r2, r0
 80074b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d901      	bls.n	80074c2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e280      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80074c2:	4b55      	ldr	r3, [pc, #340]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d0f0      	beq.n	80074b0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80074ce:	f7fa fa69 	bl	80019a4 <HAL_GetREVID>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80074d8:	4293      	cmp	r3, r2
 80074da:	d817      	bhi.n	800750c <HAL_RCC_OscConfig+0x3ec>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a1b      	ldr	r3, [r3, #32]
 80074e0:	2b20      	cmp	r3, #32
 80074e2:	d108      	bne.n	80074f6 <HAL_RCC_OscConfig+0x3d6>
 80074e4:	4b4c      	ldr	r3, [pc, #304]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80074ec:	4a4a      	ldr	r2, [pc, #296]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80074ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074f2:	6053      	str	r3, [r2, #4]
 80074f4:	e02e      	b.n	8007554 <HAL_RCC_OscConfig+0x434>
 80074f6:	4b48      	ldr	r3, [pc, #288]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	069b      	lsls	r3, r3, #26
 8007504:	4944      	ldr	r1, [pc, #272]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007506:	4313      	orrs	r3, r2
 8007508:	604b      	str	r3, [r1, #4]
 800750a:	e023      	b.n	8007554 <HAL_RCC_OscConfig+0x434>
 800750c:	4b42      	ldr	r3, [pc, #264]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a1b      	ldr	r3, [r3, #32]
 8007518:	061b      	lsls	r3, r3, #24
 800751a:	493f      	ldr	r1, [pc, #252]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800751c:	4313      	orrs	r3, r2
 800751e:	60cb      	str	r3, [r1, #12]
 8007520:	e018      	b.n	8007554 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007522:	4b3d      	ldr	r3, [pc, #244]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a3c      	ldr	r2, [pc, #240]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007528:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800752c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800752e:	f7fa fa09 	bl	8001944 <HAL_GetTick>
 8007532:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007534:	e008      	b.n	8007548 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007536:	f7fa fa05 	bl	8001944 <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	2b02      	cmp	r3, #2
 8007542:	d901      	bls.n	8007548 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e23d      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007548:	4b33      	ldr	r3, [pc, #204]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1f0      	bne.n	8007536 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0308 	and.w	r3, r3, #8
 800755c:	2b00      	cmp	r3, #0
 800755e:	d036      	beq.n	80075ce <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d019      	beq.n	800759c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007568:	4b2b      	ldr	r3, [pc, #172]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800756a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800756c:	4a2a      	ldr	r2, [pc, #168]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800756e:	f043 0301 	orr.w	r3, r3, #1
 8007572:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007574:	f7fa f9e6 	bl	8001944 <HAL_GetTick>
 8007578:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800757a:	e008      	b.n	800758e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800757c:	f7fa f9e2 	bl	8001944 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	2b02      	cmp	r3, #2
 8007588:	d901      	bls.n	800758e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e21a      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800758e:	4b22      	ldr	r3, [pc, #136]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 8007590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007592:	f003 0302 	and.w	r3, r3, #2
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0f0      	beq.n	800757c <HAL_RCC_OscConfig+0x45c>
 800759a:	e018      	b.n	80075ce <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800759c:	4b1e      	ldr	r3, [pc, #120]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800759e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80075a2:	f023 0301 	bic.w	r3, r3, #1
 80075a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a8:	f7fa f9cc 	bl	8001944 <HAL_GetTick>
 80075ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80075ae:	e008      	b.n	80075c2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075b0:	f7fa f9c8 	bl	8001944 <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d901      	bls.n	80075c2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80075be:	2303      	movs	r3, #3
 80075c0:	e200      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80075c2:	4b15      	ldr	r3, [pc, #84]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80075c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075c6:	f003 0302 	and.w	r3, r3, #2
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1f0      	bne.n	80075b0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0320 	and.w	r3, r3, #32
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d039      	beq.n	800764e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	699b      	ldr	r3, [r3, #24]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d01c      	beq.n	800761c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80075e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a0c      	ldr	r2, [pc, #48]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 80075e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80075ec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80075ee:	f7fa f9a9 	bl	8001944 <HAL_GetTick>
 80075f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075f4:	e008      	b.n	8007608 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075f6:	f7fa f9a5 	bl	8001944 <HAL_GetTick>
 80075fa:	4602      	mov	r2, r0
 80075fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	2b02      	cmp	r3, #2
 8007602:	d901      	bls.n	8007608 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007604:	2303      	movs	r3, #3
 8007606:	e1dd      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007608:	4b03      	ldr	r3, [pc, #12]	@ (8007618 <HAL_RCC_OscConfig+0x4f8>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d0f0      	beq.n	80075f6 <HAL_RCC_OscConfig+0x4d6>
 8007614:	e01b      	b.n	800764e <HAL_RCC_OscConfig+0x52e>
 8007616:	bf00      	nop
 8007618:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800761c:	4b9b      	ldr	r3, [pc, #620]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a9a      	ldr	r2, [pc, #616]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007622:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007626:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007628:	f7fa f98c 	bl	8001944 <HAL_GetTick>
 800762c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800762e:	e008      	b.n	8007642 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007630:	f7fa f988 	bl	8001944 <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	2b02      	cmp	r3, #2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e1c0      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007642:	4b92      	ldr	r3, [pc, #584]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f0      	bne.n	8007630 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 0304 	and.w	r3, r3, #4
 8007656:	2b00      	cmp	r3, #0
 8007658:	f000 8081 	beq.w	800775e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800765c:	4b8c      	ldr	r3, [pc, #560]	@ (8007890 <HAL_RCC_OscConfig+0x770>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a8b      	ldr	r2, [pc, #556]	@ (8007890 <HAL_RCC_OscConfig+0x770>)
 8007662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007666:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007668:	f7fa f96c 	bl	8001944 <HAL_GetTick>
 800766c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800766e:	e008      	b.n	8007682 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007670:	f7fa f968 	bl	8001944 <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	2b64      	cmp	r3, #100	@ 0x64
 800767c:	d901      	bls.n	8007682 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e1a0      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007682:	4b83      	ldr	r3, [pc, #524]	@ (8007890 <HAL_RCC_OscConfig+0x770>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0f0      	beq.n	8007670 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	2b01      	cmp	r3, #1
 8007694:	d106      	bne.n	80076a4 <HAL_RCC_OscConfig+0x584>
 8007696:	4b7d      	ldr	r3, [pc, #500]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800769a:	4a7c      	ldr	r2, [pc, #496]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800769c:	f043 0301 	orr.w	r3, r3, #1
 80076a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80076a2:	e02d      	b.n	8007700 <HAL_RCC_OscConfig+0x5e0>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10c      	bne.n	80076c6 <HAL_RCC_OscConfig+0x5a6>
 80076ac:	4b77      	ldr	r3, [pc, #476]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076b0:	4a76      	ldr	r2, [pc, #472]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076b2:	f023 0301 	bic.w	r3, r3, #1
 80076b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80076b8:	4b74      	ldr	r3, [pc, #464]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076bc:	4a73      	ldr	r2, [pc, #460]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076be:	f023 0304 	bic.w	r3, r3, #4
 80076c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80076c4:	e01c      	b.n	8007700 <HAL_RCC_OscConfig+0x5e0>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	2b05      	cmp	r3, #5
 80076cc:	d10c      	bne.n	80076e8 <HAL_RCC_OscConfig+0x5c8>
 80076ce:	4b6f      	ldr	r3, [pc, #444]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076d2:	4a6e      	ldr	r2, [pc, #440]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076d4:	f043 0304 	orr.w	r3, r3, #4
 80076d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80076da:	4b6c      	ldr	r3, [pc, #432]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076de:	4a6b      	ldr	r2, [pc, #428]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076e0:	f043 0301 	orr.w	r3, r3, #1
 80076e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80076e6:	e00b      	b.n	8007700 <HAL_RCC_OscConfig+0x5e0>
 80076e8:	4b68      	ldr	r3, [pc, #416]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ec:	4a67      	ldr	r2, [pc, #412]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076ee:	f023 0301 	bic.w	r3, r3, #1
 80076f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80076f4:	4b65      	ldr	r3, [pc, #404]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076f8:	4a64      	ldr	r2, [pc, #400]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80076fa:	f023 0304 	bic.w	r3, r3, #4
 80076fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d015      	beq.n	8007734 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007708:	f7fa f91c 	bl	8001944 <HAL_GetTick>
 800770c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800770e:	e00a      	b.n	8007726 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007710:	f7fa f918 	bl	8001944 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800771e:	4293      	cmp	r3, r2
 8007720:	d901      	bls.n	8007726 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e14e      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007726:	4b59      	ldr	r3, [pc, #356]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800772a:	f003 0302 	and.w	r3, r3, #2
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0ee      	beq.n	8007710 <HAL_RCC_OscConfig+0x5f0>
 8007732:	e014      	b.n	800775e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007734:	f7fa f906 	bl	8001944 <HAL_GetTick>
 8007738:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800773a:	e00a      	b.n	8007752 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800773c:	f7fa f902 	bl	8001944 <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800774a:	4293      	cmp	r3, r2
 800774c:	d901      	bls.n	8007752 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e138      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007752:	4b4e      	ldr	r3, [pc, #312]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007756:	f003 0302 	and.w	r3, r3, #2
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1ee      	bne.n	800773c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007762:	2b00      	cmp	r3, #0
 8007764:	f000 812d 	beq.w	80079c2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007768:	4b48      	ldr	r3, [pc, #288]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007770:	2b18      	cmp	r3, #24
 8007772:	f000 80bd 	beq.w	80078f0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800777a:	2b02      	cmp	r3, #2
 800777c:	f040 809e 	bne.w	80078bc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007780:	4b42      	ldr	r3, [pc, #264]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a41      	ldr	r2, [pc, #260]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800778a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800778c:	f7fa f8da 	bl	8001944 <HAL_GetTick>
 8007790:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007792:	e008      	b.n	80077a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007794:	f7fa f8d6 	bl	8001944 <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d901      	bls.n	80077a6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e10e      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80077a6:	4b39      	ldr	r3, [pc, #228]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1f0      	bne.n	8007794 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077b2:	4b36      	ldr	r3, [pc, #216]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80077b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80077b6:	4b37      	ldr	r3, [pc, #220]	@ (8007894 <HAL_RCC_OscConfig+0x774>)
 80077b8:	4013      	ands	r3, r2
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80077c2:	0112      	lsls	r2, r2, #4
 80077c4:	430a      	orrs	r2, r1
 80077c6:	4931      	ldr	r1, [pc, #196]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80077c8:	4313      	orrs	r3, r2
 80077ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077d0:	3b01      	subs	r3, #1
 80077d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077da:	3b01      	subs	r3, #1
 80077dc:	025b      	lsls	r3, r3, #9
 80077de:	b29b      	uxth	r3, r3
 80077e0:	431a      	orrs	r2, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e6:	3b01      	subs	r3, #1
 80077e8:	041b      	lsls	r3, r3, #16
 80077ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80077ee:	431a      	orrs	r2, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077f4:	3b01      	subs	r3, #1
 80077f6:	061b      	lsls	r3, r3, #24
 80077f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80077fc:	4923      	ldr	r1, [pc, #140]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 80077fe:	4313      	orrs	r3, r2
 8007800:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007802:	4b22      	ldr	r3, [pc, #136]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007806:	4a21      	ldr	r2, [pc, #132]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007808:	f023 0301 	bic.w	r3, r3, #1
 800780c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800780e:	4b1f      	ldr	r3, [pc, #124]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007810:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007812:	4b21      	ldr	r3, [pc, #132]	@ (8007898 <HAL_RCC_OscConfig+0x778>)
 8007814:	4013      	ands	r3, r2
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800781a:	00d2      	lsls	r2, r2, #3
 800781c:	491b      	ldr	r1, [pc, #108]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800781e:	4313      	orrs	r3, r2
 8007820:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007822:	4b1a      	ldr	r3, [pc, #104]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007826:	f023 020c 	bic.w	r2, r3, #12
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782e:	4917      	ldr	r1, [pc, #92]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007830:	4313      	orrs	r3, r2
 8007832:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007834:	4b15      	ldr	r3, [pc, #84]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007838:	f023 0202 	bic.w	r2, r3, #2
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007840:	4912      	ldr	r1, [pc, #72]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007842:	4313      	orrs	r3, r2
 8007844:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007846:	4b11      	ldr	r3, [pc, #68]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784a:	4a10      	ldr	r2, [pc, #64]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800784c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007850:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007852:	4b0e      	ldr	r3, [pc, #56]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007856:	4a0d      	ldr	r2, [pc, #52]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800785c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800785e:	4b0b      	ldr	r3, [pc, #44]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007862:	4a0a      	ldr	r2, [pc, #40]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007864:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007868:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800786a:	4b08      	ldr	r3, [pc, #32]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800786c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786e:	4a07      	ldr	r2, [pc, #28]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007876:	4b05      	ldr	r3, [pc, #20]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a04      	ldr	r2, [pc, #16]	@ (800788c <HAL_RCC_OscConfig+0x76c>)
 800787c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007880:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007882:	f7fa f85f 	bl	8001944 <HAL_GetTick>
 8007886:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007888:	e011      	b.n	80078ae <HAL_RCC_OscConfig+0x78e>
 800788a:	bf00      	nop
 800788c:	58024400 	.word	0x58024400
 8007890:	58024800 	.word	0x58024800
 8007894:	fffffc0c 	.word	0xfffffc0c
 8007898:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800789c:	f7fa f852 	bl	8001944 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e08a      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80078ae:	4b47      	ldr	r3, [pc, #284]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f0      	beq.n	800789c <HAL_RCC_OscConfig+0x77c>
 80078ba:	e082      	b.n	80079c2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078bc:	4b43      	ldr	r3, [pc, #268]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a42      	ldr	r2, [pc, #264]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80078c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c8:	f7fa f83c 	bl	8001944 <HAL_GetTick>
 80078cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078ce:	e008      	b.n	80078e2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078d0:	f7fa f838 	bl	8001944 <HAL_GetTick>
 80078d4:	4602      	mov	r2, r0
 80078d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d901      	bls.n	80078e2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e070      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078e2:	4b3a      	ldr	r3, [pc, #232]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f0      	bne.n	80078d0 <HAL_RCC_OscConfig+0x7b0>
 80078ee:	e068      	b.n	80079c2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80078f0:	4b36      	ldr	r3, [pc, #216]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80078f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80078f6:	4b35      	ldr	r3, [pc, #212]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80078f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007900:	2b01      	cmp	r3, #1
 8007902:	d031      	beq.n	8007968 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f003 0203 	and.w	r2, r3, #3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800790e:	429a      	cmp	r2, r3
 8007910:	d12a      	bne.n	8007968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	091b      	lsrs	r3, r3, #4
 8007916:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800791e:	429a      	cmp	r2, r3
 8007920:	d122      	bne.n	8007968 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800792c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800792e:	429a      	cmp	r2, r3
 8007930:	d11a      	bne.n	8007968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	0a5b      	lsrs	r3, r3, #9
 8007936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800793e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007940:	429a      	cmp	r2, r3
 8007942:	d111      	bne.n	8007968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	0c1b      	lsrs	r3, r3, #16
 8007948:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007950:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007952:	429a      	cmp	r2, r3
 8007954:	d108      	bne.n	8007968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	0e1b      	lsrs	r3, r3, #24
 800795a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007962:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007964:	429a      	cmp	r2, r3
 8007966:	d001      	beq.n	800796c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e02b      	b.n	80079c4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800796c:	4b17      	ldr	r3, [pc, #92]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 800796e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007970:	08db      	lsrs	r3, r3, #3
 8007972:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007976:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	429a      	cmp	r2, r3
 8007980:	d01f      	beq.n	80079c2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007982:	4b12      	ldr	r3, [pc, #72]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 8007984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007986:	4a11      	ldr	r2, [pc, #68]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 8007988:	f023 0301 	bic.w	r3, r3, #1
 800798c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800798e:	f7f9 ffd9 	bl	8001944 <HAL_GetTick>
 8007992:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007994:	bf00      	nop
 8007996:	f7f9 ffd5 	bl	8001944 <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	4293      	cmp	r3, r2
 80079a0:	d0f9      	beq.n	8007996 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80079a2:	4b0a      	ldr	r3, [pc, #40]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80079a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079a6:	4b0a      	ldr	r3, [pc, #40]	@ (80079d0 <HAL_RCC_OscConfig+0x8b0>)
 80079a8:	4013      	ands	r3, r2
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80079ae:	00d2      	lsls	r2, r2, #3
 80079b0:	4906      	ldr	r1, [pc, #24]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80079b6:	4b05      	ldr	r3, [pc, #20]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80079b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ba:	4a04      	ldr	r2, [pc, #16]	@ (80079cc <HAL_RCC_OscConfig+0x8ac>)
 80079bc:	f043 0301 	orr.w	r3, r3, #1
 80079c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3730      	adds	r7, #48	@ 0x30
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}
 80079cc:	58024400 	.word	0x58024400
 80079d0:	ffff0007 	.word	0xffff0007

080079d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b086      	sub	sp, #24
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e19c      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079e8:	4b8a      	ldr	r3, [pc, #552]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 030f 	and.w	r3, r3, #15
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d910      	bls.n	8007a18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079f6:	4b87      	ldr	r3, [pc, #540]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f023 020f 	bic.w	r2, r3, #15
 80079fe:	4985      	ldr	r1, [pc, #532]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a06:	4b83      	ldr	r3, [pc, #524]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f003 030f 	and.w	r3, r3, #15
 8007a0e:	683a      	ldr	r2, [r7, #0]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d001      	beq.n	8007a18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e184      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0304 	and.w	r3, r3, #4
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d010      	beq.n	8007a46 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691a      	ldr	r2, [r3, #16]
 8007a28:	4b7b      	ldr	r3, [pc, #492]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d908      	bls.n	8007a46 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007a34:	4b78      	ldr	r3, [pc, #480]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	4975      	ldr	r1, [pc, #468]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a42:	4313      	orrs	r3, r2
 8007a44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 0308 	and.w	r3, r3, #8
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d010      	beq.n	8007a74 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	695a      	ldr	r2, [r3, #20]
 8007a56:	4b70      	ldr	r3, [pc, #448]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d908      	bls.n	8007a74 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007a62:	4b6d      	ldr	r3, [pc, #436]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a64:	69db      	ldr	r3, [r3, #28]
 8007a66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	496a      	ldr	r1, [pc, #424]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a70:	4313      	orrs	r3, r2
 8007a72:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0310 	and.w	r3, r3, #16
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d010      	beq.n	8007aa2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	699a      	ldr	r2, [r3, #24]
 8007a84:	4b64      	ldr	r3, [pc, #400]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a86:	69db      	ldr	r3, [r3, #28]
 8007a88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d908      	bls.n	8007aa2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007a90:	4b61      	ldr	r3, [pc, #388]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a92:	69db      	ldr	r3, [r3, #28]
 8007a94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	495e      	ldr	r1, [pc, #376]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 0320 	and.w	r3, r3, #32
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d010      	beq.n	8007ad0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	69da      	ldr	r2, [r3, #28]
 8007ab2:	4b59      	ldr	r3, [pc, #356]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007ab4:	6a1b      	ldr	r3, [r3, #32]
 8007ab6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d908      	bls.n	8007ad0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007abe:	4b56      	ldr	r3, [pc, #344]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	4953      	ldr	r1, [pc, #332]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007acc:	4313      	orrs	r3, r2
 8007ace:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0302 	and.w	r3, r3, #2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d010      	beq.n	8007afe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	68da      	ldr	r2, [r3, #12]
 8007ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007ae2:	699b      	ldr	r3, [r3, #24]
 8007ae4:	f003 030f 	and.w	r3, r3, #15
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d908      	bls.n	8007afe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007aec:	4b4a      	ldr	r3, [pc, #296]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	f023 020f 	bic.w	r2, r3, #15
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	4947      	ldr	r1, [pc, #284]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 0301 	and.w	r3, r3, #1
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d055      	beq.n	8007bb6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007b0a:	4b43      	ldr	r3, [pc, #268]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	4940      	ldr	r1, [pc, #256]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d107      	bne.n	8007b34 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b24:	4b3c      	ldr	r3, [pc, #240]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d121      	bne.n	8007b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e0f6      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2b03      	cmp	r3, #3
 8007b3a:	d107      	bne.n	8007b4c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007b3c:	4b36      	ldr	r3, [pc, #216]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d115      	bne.n	8007b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e0ea      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d107      	bne.n	8007b64 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b54:	4b30      	ldr	r3, [pc, #192]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d109      	bne.n	8007b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e0de      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b64:	4b2c      	ldr	r3, [pc, #176]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0304 	and.w	r3, r3, #4
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e0d6      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007b74:	4b28      	ldr	r3, [pc, #160]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	f023 0207 	bic.w	r2, r3, #7
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	4925      	ldr	r1, [pc, #148]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b86:	f7f9 fedd 	bl	8001944 <HAL_GetTick>
 8007b8a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b8c:	e00a      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b8e:	f7f9 fed9 	bl	8001944 <HAL_GetTick>
 8007b92:	4602      	mov	r2, r0
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d901      	bls.n	8007ba4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e0be      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	00db      	lsls	r3, r3, #3
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d1eb      	bne.n	8007b8e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 0302 	and.w	r3, r3, #2
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d010      	beq.n	8007be4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68da      	ldr	r2, [r3, #12]
 8007bc6:	4b14      	ldr	r3, [pc, #80]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	f003 030f 	and.w	r3, r3, #15
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d208      	bcs.n	8007be4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bd2:	4b11      	ldr	r3, [pc, #68]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007bd4:	699b      	ldr	r3, [r3, #24]
 8007bd6:	f023 020f 	bic.w	r2, r3, #15
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	490e      	ldr	r1, [pc, #56]	@ (8007c18 <HAL_RCC_ClockConfig+0x244>)
 8007be0:	4313      	orrs	r3, r2
 8007be2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007be4:	4b0b      	ldr	r3, [pc, #44]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 030f 	and.w	r3, r3, #15
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d214      	bcs.n	8007c1c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bf2:	4b08      	ldr	r3, [pc, #32]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f023 020f 	bic.w	r2, r3, #15
 8007bfa:	4906      	ldr	r1, [pc, #24]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c02:	4b04      	ldr	r3, [pc, #16]	@ (8007c14 <HAL_RCC_ClockConfig+0x240>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 030f 	and.w	r3, r3, #15
 8007c0a:	683a      	ldr	r2, [r7, #0]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d005      	beq.n	8007c1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e086      	b.n	8007d22 <HAL_RCC_ClockConfig+0x34e>
 8007c14:	52002000 	.word	0x52002000
 8007c18:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0304 	and.w	r3, r3, #4
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d010      	beq.n	8007c4a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	691a      	ldr	r2, [r3, #16]
 8007c2c:	4b3f      	ldr	r3, [pc, #252]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d208      	bcs.n	8007c4a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007c38:	4b3c      	ldr	r3, [pc, #240]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	691b      	ldr	r3, [r3, #16]
 8007c44:	4939      	ldr	r1, [pc, #228]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c46:	4313      	orrs	r3, r2
 8007c48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0308 	and.w	r3, r3, #8
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d010      	beq.n	8007c78 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	695a      	ldr	r2, [r3, #20]
 8007c5a:	4b34      	ldr	r3, [pc, #208]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c5c:	69db      	ldr	r3, [r3, #28]
 8007c5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d208      	bcs.n	8007c78 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007c66:	4b31      	ldr	r3, [pc, #196]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c68:	69db      	ldr	r3, [r3, #28]
 8007c6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	695b      	ldr	r3, [r3, #20]
 8007c72:	492e      	ldr	r1, [pc, #184]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0310 	and.w	r3, r3, #16
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d010      	beq.n	8007ca6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	699a      	ldr	r2, [r3, #24]
 8007c88:	4b28      	ldr	r3, [pc, #160]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c8a:	69db      	ldr	r3, [r3, #28]
 8007c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d208      	bcs.n	8007ca6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007c94:	4b25      	ldr	r3, [pc, #148]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007c96:	69db      	ldr	r3, [r3, #28]
 8007c98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	699b      	ldr	r3, [r3, #24]
 8007ca0:	4922      	ldr	r1, [pc, #136]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 0320 	and.w	r3, r3, #32
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d010      	beq.n	8007cd4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	69da      	ldr	r2, [r3, #28]
 8007cb6:	4b1d      	ldr	r3, [pc, #116]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d208      	bcs.n	8007cd4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	69db      	ldr	r3, [r3, #28]
 8007cce:	4917      	ldr	r1, [pc, #92]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007cd4:	f000 f834 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 8007cd8:	4602      	mov	r2, r0
 8007cda:	4b14      	ldr	r3, [pc, #80]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	0a1b      	lsrs	r3, r3, #8
 8007ce0:	f003 030f 	and.w	r3, r3, #15
 8007ce4:	4912      	ldr	r1, [pc, #72]	@ (8007d30 <HAL_RCC_ClockConfig+0x35c>)
 8007ce6:	5ccb      	ldrb	r3, [r1, r3]
 8007ce8:	f003 031f 	and.w	r3, r3, #31
 8007cec:	fa22 f303 	lsr.w	r3, r2, r3
 8007cf0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8007d2c <HAL_RCC_ClockConfig+0x358>)
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	f003 030f 	and.w	r3, r3, #15
 8007cfa:	4a0d      	ldr	r2, [pc, #52]	@ (8007d30 <HAL_RCC_ClockConfig+0x35c>)
 8007cfc:	5cd3      	ldrb	r3, [r2, r3]
 8007cfe:	f003 031f 	and.w	r3, r3, #31
 8007d02:	693a      	ldr	r2, [r7, #16]
 8007d04:	fa22 f303 	lsr.w	r3, r2, r3
 8007d08:	4a0a      	ldr	r2, [pc, #40]	@ (8007d34 <HAL_RCC_ClockConfig+0x360>)
 8007d0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8007d38 <HAL_RCC_ClockConfig+0x364>)
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007d12:	4b0a      	ldr	r3, [pc, #40]	@ (8007d3c <HAL_RCC_ClockConfig+0x368>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7f9 fdca 	bl	80018b0 <HAL_InitTick>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3718      	adds	r7, #24
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	58024400 	.word	0x58024400
 8007d30:	0800ce6c 	.word	0x0800ce6c
 8007d34:	24000004 	.word	0x24000004
 8007d38:	24000000 	.word	0x24000000
 8007d3c:	2400000c 	.word	0x2400000c

08007d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b089      	sub	sp, #36	@ 0x24
 8007d44:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d46:	4bb3      	ldr	r3, [pc, #716]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d4e:	2b18      	cmp	r3, #24
 8007d50:	f200 8155 	bhi.w	8007ffe <HAL_RCC_GetSysClockFreq+0x2be>
 8007d54:	a201      	add	r2, pc, #4	@ (adr r2, 8007d5c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d5a:	bf00      	nop
 8007d5c:	08007dc1 	.word	0x08007dc1
 8007d60:	08007fff 	.word	0x08007fff
 8007d64:	08007fff 	.word	0x08007fff
 8007d68:	08007fff 	.word	0x08007fff
 8007d6c:	08007fff 	.word	0x08007fff
 8007d70:	08007fff 	.word	0x08007fff
 8007d74:	08007fff 	.word	0x08007fff
 8007d78:	08007fff 	.word	0x08007fff
 8007d7c:	08007de7 	.word	0x08007de7
 8007d80:	08007fff 	.word	0x08007fff
 8007d84:	08007fff 	.word	0x08007fff
 8007d88:	08007fff 	.word	0x08007fff
 8007d8c:	08007fff 	.word	0x08007fff
 8007d90:	08007fff 	.word	0x08007fff
 8007d94:	08007fff 	.word	0x08007fff
 8007d98:	08007fff 	.word	0x08007fff
 8007d9c:	08007ded 	.word	0x08007ded
 8007da0:	08007fff 	.word	0x08007fff
 8007da4:	08007fff 	.word	0x08007fff
 8007da8:	08007fff 	.word	0x08007fff
 8007dac:	08007fff 	.word	0x08007fff
 8007db0:	08007fff 	.word	0x08007fff
 8007db4:	08007fff 	.word	0x08007fff
 8007db8:	08007fff 	.word	0x08007fff
 8007dbc:	08007df3 	.word	0x08007df3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dc0:	4b94      	ldr	r3, [pc, #592]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0320 	and.w	r3, r3, #32
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d009      	beq.n	8007de0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007dcc:	4b91      	ldr	r3, [pc, #580]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	08db      	lsrs	r3, r3, #3
 8007dd2:	f003 0303 	and.w	r3, r3, #3
 8007dd6:	4a90      	ldr	r2, [pc, #576]	@ (8008018 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8007ddc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007dde:	e111      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007de0:	4b8d      	ldr	r3, [pc, #564]	@ (8008018 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007de2:	61bb      	str	r3, [r7, #24]
      break;
 8007de4:	e10e      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007de6:	4b8d      	ldr	r3, [pc, #564]	@ (800801c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007de8:	61bb      	str	r3, [r7, #24]
      break;
 8007dea:	e10b      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007dec:	4b8c      	ldr	r3, [pc, #560]	@ (8008020 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007dee:	61bb      	str	r3, [r7, #24]
      break;
 8007df0:	e108      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007df2:	4b88      	ldr	r3, [pc, #544]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007df6:	f003 0303 	and.w	r3, r3, #3
 8007dfa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007dfc:	4b85      	ldr	r3, [pc, #532]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e00:	091b      	lsrs	r3, r3, #4
 8007e02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e06:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007e08:	4b82      	ldr	r3, [pc, #520]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e0c:	f003 0301 	and.w	r3, r3, #1
 8007e10:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007e12:	4b80      	ldr	r3, [pc, #512]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e16:	08db      	lsrs	r3, r3, #3
 8007e18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	fb02 f303 	mul.w	r3, r2, r3
 8007e22:	ee07 3a90 	vmov	s15, r3
 8007e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e2a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 80e1 	beq.w	8007ff8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2b02      	cmp	r3, #2
 8007e3a:	f000 8083 	beq.w	8007f44 <HAL_RCC_GetSysClockFreq+0x204>
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	f200 80a1 	bhi.w	8007f88 <HAL_RCC_GetSysClockFreq+0x248>
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d003      	beq.n	8007e54 <HAL_RCC_GetSysClockFreq+0x114>
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d056      	beq.n	8007f00 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007e52:	e099      	b.n	8007f88 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e54:	4b6f      	ldr	r3, [pc, #444]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f003 0320 	and.w	r3, r3, #32
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d02d      	beq.n	8007ebc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e60:	4b6c      	ldr	r3, [pc, #432]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	08db      	lsrs	r3, r3, #3
 8007e66:	f003 0303 	and.w	r3, r3, #3
 8007e6a:	4a6b      	ldr	r2, [pc, #428]	@ (8008018 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e70:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	ee07 3a90 	vmov	s15, r3
 8007e78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	ee07 3a90 	vmov	s15, r3
 8007e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e8a:	4b62      	ldr	r3, [pc, #392]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e92:	ee07 3a90 	vmov	s15, r3
 8007e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e9e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eb6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007eba:	e087      	b.n	8007fcc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	ee07 3a90 	vmov	s15, r3
 8007ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008028 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ece:	4b51      	ldr	r3, [pc, #324]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ed6:	ee07 3a90 	vmov	s15, r3
 8007eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ede:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ee2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007efa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007efe:	e065      	b.n	8007fcc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	ee07 3a90 	vmov	s15, r3
 8007f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f0a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800802c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007f0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f12:	4b40      	ldr	r3, [pc, #256]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f1a:	ee07 3a90 	vmov	s15, r3
 8007f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f22:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f26:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007f42:	e043      	b.n	8007fcc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	ee07 3a90 	vmov	s15, r3
 8007f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f4e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008030 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007f52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f56:	4b2f      	ldr	r3, [pc, #188]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f5e:	ee07 3a90 	vmov	s15, r3
 8007f62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f66:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f6a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007f86:	e021      	b.n	8007fcc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	ee07 3a90 	vmov	s15, r3
 8007f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f92:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800802c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fa2:	ee07 3a90 	vmov	s15, r3
 8007fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007faa:	ed97 6a02 	vldr	s12, [r7, #8]
 8007fae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007fca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007fcc:	4b11      	ldr	r3, [pc, #68]	@ (8008014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd0:	0a5b      	lsrs	r3, r3, #9
 8007fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	ee07 3a90 	vmov	s15, r3
 8007fe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007fe4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fe8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ff0:	ee17 3a90 	vmov	r3, s15
 8007ff4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007ff6:	e005      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	61bb      	str	r3, [r7, #24]
      break;
 8007ffc:	e002      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007ffe:	4b07      	ldr	r3, [pc, #28]	@ (800801c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008000:	61bb      	str	r3, [r7, #24]
      break;
 8008002:	bf00      	nop
  }

  return sysclockfreq;
 8008004:	69bb      	ldr	r3, [r7, #24]
}
 8008006:	4618      	mov	r0, r3
 8008008:	3724      	adds	r7, #36	@ 0x24
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	58024400 	.word	0x58024400
 8008018:	03d09000 	.word	0x03d09000
 800801c:	003d0900 	.word	0x003d0900
 8008020:	017d7840 	.word	0x017d7840
 8008024:	46000000 	.word	0x46000000
 8008028:	4c742400 	.word	0x4c742400
 800802c:	4a742400 	.word	0x4a742400
 8008030:	4bbebc20 	.word	0x4bbebc20

08008034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800803a:	f7ff fe81 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 800803e:	4602      	mov	r2, r0
 8008040:	4b10      	ldr	r3, [pc, #64]	@ (8008084 <HAL_RCC_GetHCLKFreq+0x50>)
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	0a1b      	lsrs	r3, r3, #8
 8008046:	f003 030f 	and.w	r3, r3, #15
 800804a:	490f      	ldr	r1, [pc, #60]	@ (8008088 <HAL_RCC_GetHCLKFreq+0x54>)
 800804c:	5ccb      	ldrb	r3, [r1, r3]
 800804e:	f003 031f 	and.w	r3, r3, #31
 8008052:	fa22 f303 	lsr.w	r3, r2, r3
 8008056:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008058:	4b0a      	ldr	r3, [pc, #40]	@ (8008084 <HAL_RCC_GetHCLKFreq+0x50>)
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	f003 030f 	and.w	r3, r3, #15
 8008060:	4a09      	ldr	r2, [pc, #36]	@ (8008088 <HAL_RCC_GetHCLKFreq+0x54>)
 8008062:	5cd3      	ldrb	r3, [r2, r3]
 8008064:	f003 031f 	and.w	r3, r3, #31
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	fa22 f303 	lsr.w	r3, r2, r3
 800806e:	4a07      	ldr	r2, [pc, #28]	@ (800808c <HAL_RCC_GetHCLKFreq+0x58>)
 8008070:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008072:	4a07      	ldr	r2, [pc, #28]	@ (8008090 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008078:	4b04      	ldr	r3, [pc, #16]	@ (800808c <HAL_RCC_GetHCLKFreq+0x58>)
 800807a:	681b      	ldr	r3, [r3, #0]
}
 800807c:	4618      	mov	r0, r3
 800807e:	3708      	adds	r7, #8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	58024400 	.word	0x58024400
 8008088:	0800ce6c 	.word	0x0800ce6c
 800808c:	24000004 	.word	0x24000004
 8008090:	24000000 	.word	0x24000000

08008094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008098:	f7ff ffcc 	bl	8008034 <HAL_RCC_GetHCLKFreq>
 800809c:	4602      	mov	r2, r0
 800809e:	4b06      	ldr	r3, [pc, #24]	@ (80080b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80080a0:	69db      	ldr	r3, [r3, #28]
 80080a2:	091b      	lsrs	r3, r3, #4
 80080a4:	f003 0307 	and.w	r3, r3, #7
 80080a8:	4904      	ldr	r1, [pc, #16]	@ (80080bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80080aa:	5ccb      	ldrb	r3, [r1, r3]
 80080ac:	f003 031f 	and.w	r3, r3, #31
 80080b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	58024400 	.word	0x58024400
 80080bc:	0800ce6c 	.word	0x0800ce6c

080080c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80080c4:	f7ff ffb6 	bl	8008034 <HAL_RCC_GetHCLKFreq>
 80080c8:	4602      	mov	r2, r0
 80080ca:	4b06      	ldr	r3, [pc, #24]	@ (80080e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080cc:	69db      	ldr	r3, [r3, #28]
 80080ce:	0a1b      	lsrs	r3, r3, #8
 80080d0:	f003 0307 	and.w	r3, r3, #7
 80080d4:	4904      	ldr	r1, [pc, #16]	@ (80080e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80080d6:	5ccb      	ldrb	r3, [r1, r3]
 80080d8:	f003 031f 	and.w	r3, r3, #31
 80080dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	58024400 	.word	0x58024400
 80080e8:	0800ce6c 	.word	0x0800ce6c

080080ec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080f0:	b0ca      	sub	sp, #296	@ 0x128
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80080f8:	2300      	movs	r3, #0
 80080fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80080fe:	2300      	movs	r3, #0
 8008100:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008110:	2500      	movs	r5, #0
 8008112:	ea54 0305 	orrs.w	r3, r4, r5
 8008116:	d049      	beq.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800811c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800811e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008122:	d02f      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008124:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008128:	d828      	bhi.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800812a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800812e:	d01a      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008130:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008134:	d822      	bhi.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800813a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800813e:	d007      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008140:	e01c      	b.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008142:	4bb8      	ldr	r3, [pc, #736]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008146:	4ab7      	ldr	r2, [pc, #732]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800814c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800814e:	e01a      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008154:	3308      	adds	r3, #8
 8008156:	2102      	movs	r1, #2
 8008158:	4618      	mov	r0, r3
 800815a:	f002 fb61 	bl	800a820 <RCCEx_PLL2_Config>
 800815e:	4603      	mov	r3, r0
 8008160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008164:	e00f      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816a:	3328      	adds	r3, #40	@ 0x28
 800816c:	2102      	movs	r1, #2
 800816e:	4618      	mov	r0, r3
 8008170:	f002 fc08 	bl	800a984 <RCCEx_PLL3_Config>
 8008174:	4603      	mov	r3, r0
 8008176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800817a:	e004      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008182:	e000      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008184:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10a      	bne.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800818e:	4ba5      	ldr	r3, [pc, #660]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008192:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800819a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800819c:	4aa1      	ldr	r2, [pc, #644]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800819e:	430b      	orrs	r3, r1
 80081a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80081a2:	e003      	b.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80081ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80081b8:	f04f 0900 	mov.w	r9, #0
 80081bc:	ea58 0309 	orrs.w	r3, r8, r9
 80081c0:	d047      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80081c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081c8:	2b04      	cmp	r3, #4
 80081ca:	d82a      	bhi.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80081cc:	a201      	add	r2, pc, #4	@ (adr r2, 80081d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80081ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d2:	bf00      	nop
 80081d4:	080081e9 	.word	0x080081e9
 80081d8:	080081f7 	.word	0x080081f7
 80081dc:	0800820d 	.word	0x0800820d
 80081e0:	0800822b 	.word	0x0800822b
 80081e4:	0800822b 	.word	0x0800822b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081e8:	4b8e      	ldr	r3, [pc, #568]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ec:	4a8d      	ldr	r2, [pc, #564]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80081f4:	e01a      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081fa:	3308      	adds	r3, #8
 80081fc:	2100      	movs	r1, #0
 80081fe:	4618      	mov	r0, r3
 8008200:	f002 fb0e 	bl	800a820 <RCCEx_PLL2_Config>
 8008204:	4603      	mov	r3, r0
 8008206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800820a:	e00f      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800820c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008210:	3328      	adds	r3, #40	@ 0x28
 8008212:	2100      	movs	r1, #0
 8008214:	4618      	mov	r0, r3
 8008216:	f002 fbb5 	bl	800a984 <RCCEx_PLL3_Config>
 800821a:	4603      	mov	r3, r0
 800821c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008220:	e004      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008228:	e000      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800822a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800822c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008230:	2b00      	cmp	r3, #0
 8008232:	d10a      	bne.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008234:	4b7b      	ldr	r3, [pc, #492]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008238:	f023 0107 	bic.w	r1, r3, #7
 800823c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008242:	4a78      	ldr	r2, [pc, #480]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008244:	430b      	orrs	r3, r1
 8008246:	6513      	str	r3, [r2, #80]	@ 0x50
 8008248:	e003      	b.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800824a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800824e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800825e:	f04f 0b00 	mov.w	fp, #0
 8008262:	ea5a 030b 	orrs.w	r3, sl, fp
 8008266:	d04c      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800826c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800826e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008272:	d030      	beq.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008278:	d829      	bhi.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800827a:	2bc0      	cmp	r3, #192	@ 0xc0
 800827c:	d02d      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800827e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008280:	d825      	bhi.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008282:	2b80      	cmp	r3, #128	@ 0x80
 8008284:	d018      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008286:	2b80      	cmp	r3, #128	@ 0x80
 8008288:	d821      	bhi.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d002      	beq.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800828e:	2b40      	cmp	r3, #64	@ 0x40
 8008290:	d007      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008292:	e01c      	b.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008294:	4b63      	ldr	r3, [pc, #396]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008298:	4a62      	ldr	r2, [pc, #392]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800829a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800829e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80082a0:	e01c      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a6:	3308      	adds	r3, #8
 80082a8:	2100      	movs	r1, #0
 80082aa:	4618      	mov	r0, r3
 80082ac:	f002 fab8 	bl	800a820 <RCCEx_PLL2_Config>
 80082b0:	4603      	mov	r3, r0
 80082b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80082b6:	e011      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082bc:	3328      	adds	r3, #40	@ 0x28
 80082be:	2100      	movs	r1, #0
 80082c0:	4618      	mov	r0, r3
 80082c2:	f002 fb5f 	bl	800a984 <RCCEx_PLL3_Config>
 80082c6:	4603      	mov	r3, r0
 80082c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80082cc:	e006      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80082d4:	e002      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80082d6:	bf00      	nop
 80082d8:	e000      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80082da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d10a      	bne.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80082e4:	4b4f      	ldr	r3, [pc, #316]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80082e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082e8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80082ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082f2:	4a4c      	ldr	r2, [pc, #304]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80082f4:	430b      	orrs	r3, r1
 80082f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80082f8:	e003      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800830e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008312:	2300      	movs	r3, #0
 8008314:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008318:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800831c:	460b      	mov	r3, r1
 800831e:	4313      	orrs	r3, r2
 8008320:	d053      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008326:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800832a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800832e:	d035      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008330:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008334:	d82e      	bhi.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008336:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800833a:	d031      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800833c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008340:	d828      	bhi.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008346:	d01a      	beq.n	800837e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008348:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800834c:	d822      	bhi.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008352:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008356:	d007      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008358:	e01c      	b.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800835a:	4b32      	ldr	r3, [pc, #200]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800835c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800835e:	4a31      	ldr	r2, [pc, #196]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008364:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008366:	e01c      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800836c:	3308      	adds	r3, #8
 800836e:	2100      	movs	r1, #0
 8008370:	4618      	mov	r0, r3
 8008372:	f002 fa55 	bl	800a820 <RCCEx_PLL2_Config>
 8008376:	4603      	mov	r3, r0
 8008378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800837c:	e011      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800837e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008382:	3328      	adds	r3, #40	@ 0x28
 8008384:	2100      	movs	r1, #0
 8008386:	4618      	mov	r0, r3
 8008388:	f002 fafc 	bl	800a984 <RCCEx_PLL3_Config>
 800838c:	4603      	mov	r3, r0
 800838e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008392:	e006      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800839a:	e002      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800839c:	bf00      	nop
 800839e:	e000      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80083a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10b      	bne.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80083aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80083ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083ae:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80083b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80083ba:	4a1a      	ldr	r2, [pc, #104]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80083bc:	430b      	orrs	r3, r1
 80083be:	6593      	str	r3, [r2, #88]	@ 0x58
 80083c0:	e003      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80083ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80083d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80083da:	2300      	movs	r3, #0
 80083dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80083e0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80083e4:	460b      	mov	r3, r1
 80083e6:	4313      	orrs	r3, r2
 80083e8:	d056      	beq.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80083ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80083f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083f6:	d038      	beq.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80083f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083fc:	d831      	bhi.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80083fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008402:	d034      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008404:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008408:	d82b      	bhi.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800840a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800840e:	d01d      	beq.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008410:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008414:	d825      	bhi.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008416:	2b00      	cmp	r3, #0
 8008418:	d006      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800841a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800841e:	d00a      	beq.n	8008436 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008420:	e01f      	b.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008422:	bf00      	nop
 8008424:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008428:	4ba2      	ldr	r3, [pc, #648]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800842a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800842c:	4aa1      	ldr	r2, [pc, #644]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800842e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008432:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008434:	e01c      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800843a:	3308      	adds	r3, #8
 800843c:	2100      	movs	r1, #0
 800843e:	4618      	mov	r0, r3
 8008440:	f002 f9ee 	bl	800a820 <RCCEx_PLL2_Config>
 8008444:	4603      	mov	r3, r0
 8008446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800844a:	e011      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800844c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008450:	3328      	adds	r3, #40	@ 0x28
 8008452:	2100      	movs	r1, #0
 8008454:	4618      	mov	r0, r3
 8008456:	f002 fa95 	bl	800a984 <RCCEx_PLL3_Config>
 800845a:	4603      	mov	r3, r0
 800845c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008460:	e006      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008468:	e002      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800846a:	bf00      	nop
 800846c:	e000      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800846e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10b      	bne.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008478:	4b8e      	ldr	r3, [pc, #568]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800847a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800847c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008484:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008488:	4a8a      	ldr	r2, [pc, #552]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800848a:	430b      	orrs	r3, r1
 800848c:	6593      	str	r3, [r2, #88]	@ 0x58
 800848e:	e003      	b.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800849c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80084a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80084a8:	2300      	movs	r3, #0
 80084aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80084ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80084b2:	460b      	mov	r3, r1
 80084b4:	4313      	orrs	r3, r2
 80084b6:	d03a      	beq.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80084b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084be:	2b30      	cmp	r3, #48	@ 0x30
 80084c0:	d01f      	beq.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80084c2:	2b30      	cmp	r3, #48	@ 0x30
 80084c4:	d819      	bhi.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80084c6:	2b20      	cmp	r3, #32
 80084c8:	d00c      	beq.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80084ca:	2b20      	cmp	r3, #32
 80084cc:	d815      	bhi.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d019      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80084d2:	2b10      	cmp	r3, #16
 80084d4:	d111      	bne.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084d6:	4b77      	ldr	r3, [pc, #476]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084da:	4a76      	ldr	r2, [pc, #472]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80084e2:	e011      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80084e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084e8:	3308      	adds	r3, #8
 80084ea:	2102      	movs	r1, #2
 80084ec:	4618      	mov	r0, r3
 80084ee:	f002 f997 	bl	800a820 <RCCEx_PLL2_Config>
 80084f2:	4603      	mov	r3, r0
 80084f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80084f8:	e006      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008500:	e002      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008502:	bf00      	nop
 8008504:	e000      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10a      	bne.n	8008526 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008510:	4b68      	ldr	r3, [pc, #416]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008514:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800851e:	4a65      	ldr	r2, [pc, #404]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008520:	430b      	orrs	r3, r1
 8008522:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008524:	e003      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800852a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800852e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008536:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800853a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800853e:	2300      	movs	r3, #0
 8008540:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008544:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008548:	460b      	mov	r3, r1
 800854a:	4313      	orrs	r3, r2
 800854c:	d051      	beq.n	80085f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800854e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008554:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008558:	d035      	beq.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800855a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800855e:	d82e      	bhi.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008560:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008564:	d031      	beq.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8008566:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800856a:	d828      	bhi.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800856c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008570:	d01a      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008576:	d822      	bhi.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008578:	2b00      	cmp	r3, #0
 800857a:	d003      	beq.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800857c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008580:	d007      	beq.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008582:	e01c      	b.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008584:	4b4b      	ldr	r3, [pc, #300]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008588:	4a4a      	ldr	r2, [pc, #296]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800858a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800858e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008590:	e01c      	b.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008596:	3308      	adds	r3, #8
 8008598:	2100      	movs	r1, #0
 800859a:	4618      	mov	r0, r3
 800859c:	f002 f940 	bl	800a820 <RCCEx_PLL2_Config>
 80085a0:	4603      	mov	r3, r0
 80085a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80085a6:	e011      	b.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80085a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ac:	3328      	adds	r3, #40	@ 0x28
 80085ae:	2100      	movs	r1, #0
 80085b0:	4618      	mov	r0, r3
 80085b2:	f002 f9e7 	bl	800a984 <RCCEx_PLL3_Config>
 80085b6:	4603      	mov	r3, r0
 80085b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80085bc:	e006      	b.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085c4:	e002      	b.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80085c6:	bf00      	nop
 80085c8:	e000      	b.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80085ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d10a      	bne.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80085d4:	4b37      	ldr	r3, [pc, #220]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80085d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80085dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085e2:	4a34      	ldr	r2, [pc, #208]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80085e4:	430b      	orrs	r3, r1
 80085e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80085e8:	e003      	b.n	80085f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80085f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80085fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008602:	2300      	movs	r3, #0
 8008604:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008608:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800860c:	460b      	mov	r3, r1
 800860e:	4313      	orrs	r3, r2
 8008610:	d056      	beq.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008616:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008618:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800861c:	d033      	beq.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800861e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008622:	d82c      	bhi.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008624:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008628:	d02f      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800862a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800862e:	d826      	bhi.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008630:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008634:	d02b      	beq.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8008636:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800863a:	d820      	bhi.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800863c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008640:	d012      	beq.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008642:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008646:	d81a      	bhi.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008648:	2b00      	cmp	r3, #0
 800864a:	d022      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800864c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008650:	d115      	bne.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008656:	3308      	adds	r3, #8
 8008658:	2101      	movs	r1, #1
 800865a:	4618      	mov	r0, r3
 800865c:	f002 f8e0 	bl	800a820 <RCCEx_PLL2_Config>
 8008660:	4603      	mov	r3, r0
 8008662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008666:	e015      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800866c:	3328      	adds	r3, #40	@ 0x28
 800866e:	2101      	movs	r1, #1
 8008670:	4618      	mov	r0, r3
 8008672:	f002 f987 	bl	800a984 <RCCEx_PLL3_Config>
 8008676:	4603      	mov	r3, r0
 8008678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800867c:	e00a      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008684:	e006      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008686:	bf00      	nop
 8008688:	e004      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800868a:	bf00      	nop
 800868c:	e002      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800868e:	bf00      	nop
 8008690:	e000      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008698:	2b00      	cmp	r3, #0
 800869a:	d10d      	bne.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800869c:	4b05      	ldr	r3, [pc, #20]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800869e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80086a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086aa:	4a02      	ldr	r2, [pc, #8]	@ (80086b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80086ac:	430b      	orrs	r3, r1
 80086ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80086b0:	e006      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80086b2:	bf00      	nop
 80086b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80086c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80086cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80086d0:	2300      	movs	r3, #0
 80086d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80086d6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80086da:	460b      	mov	r3, r1
 80086dc:	4313      	orrs	r3, r2
 80086de:	d055      	beq.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80086e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80086e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086ec:	d033      	beq.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80086ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086f2:	d82c      	bhi.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80086f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086f8:	d02f      	beq.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80086fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086fe:	d826      	bhi.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008700:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008704:	d02b      	beq.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008706:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800870a:	d820      	bhi.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800870c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008710:	d012      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008712:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008716:	d81a      	bhi.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008718:	2b00      	cmp	r3, #0
 800871a:	d022      	beq.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800871c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008720:	d115      	bne.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008726:	3308      	adds	r3, #8
 8008728:	2101      	movs	r1, #1
 800872a:	4618      	mov	r0, r3
 800872c:	f002 f878 	bl	800a820 <RCCEx_PLL2_Config>
 8008730:	4603      	mov	r3, r0
 8008732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008736:	e015      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800873c:	3328      	adds	r3, #40	@ 0x28
 800873e:	2101      	movs	r1, #1
 8008740:	4618      	mov	r0, r3
 8008742:	f002 f91f 	bl	800a984 <RCCEx_PLL3_Config>
 8008746:	4603      	mov	r3, r0
 8008748:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800874c:	e00a      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008754:	e006      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008756:	bf00      	nop
 8008758:	e004      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800875a:	bf00      	nop
 800875c:	e002      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800875e:	bf00      	nop
 8008760:	e000      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008762:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008764:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008768:	2b00      	cmp	r3, #0
 800876a:	d10b      	bne.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800876c:	4ba3      	ldr	r3, [pc, #652]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800876e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008770:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008778:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800877c:	4a9f      	ldr	r2, [pc, #636]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800877e:	430b      	orrs	r3, r1
 8008780:	6593      	str	r3, [r2, #88]	@ 0x58
 8008782:	e003      	b.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008784:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008788:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800878c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008794:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008798:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800879c:	2300      	movs	r3, #0
 800879e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80087a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80087a6:	460b      	mov	r3, r1
 80087a8:	4313      	orrs	r3, r2
 80087aa:	d037      	beq.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80087ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087b6:	d00e      	beq.n	80087d6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80087b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087bc:	d816      	bhi.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x700>
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d018      	beq.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80087c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087c6:	d111      	bne.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087c8:	4b8c      	ldr	r3, [pc, #560]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087cc:	4a8b      	ldr	r2, [pc, #556]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80087d4:	e00f      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80087d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087da:	3308      	adds	r3, #8
 80087dc:	2101      	movs	r1, #1
 80087de:	4618      	mov	r0, r3
 80087e0:	f002 f81e 	bl	800a820 <RCCEx_PLL2_Config>
 80087e4:	4603      	mov	r3, r0
 80087e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80087ea:	e004      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80087f2:	e000      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80087f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d10a      	bne.n	8008814 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80087fe:	4b7f      	ldr	r3, [pc, #508]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008802:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800880a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800880c:	4a7b      	ldr	r2, [pc, #492]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800880e:	430b      	orrs	r3, r1
 8008810:	6513      	str	r3, [r2, #80]	@ 0x50
 8008812:	e003      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008818:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800881c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008824:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008828:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800882c:	2300      	movs	r3, #0
 800882e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008832:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008836:	460b      	mov	r3, r1
 8008838:	4313      	orrs	r3, r2
 800883a:	d039      	beq.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800883c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008842:	2b03      	cmp	r3, #3
 8008844:	d81c      	bhi.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008846:	a201      	add	r2, pc, #4	@ (adr r2, 800884c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884c:	08008889 	.word	0x08008889
 8008850:	0800885d 	.word	0x0800885d
 8008854:	0800886b 	.word	0x0800886b
 8008858:	08008889 	.word	0x08008889
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800885c:	4b67      	ldr	r3, [pc, #412]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800885e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008860:	4a66      	ldr	r2, [pc, #408]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008868:	e00f      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800886a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800886e:	3308      	adds	r3, #8
 8008870:	2102      	movs	r1, #2
 8008872:	4618      	mov	r0, r3
 8008874:	f001 ffd4 	bl	800a820 <RCCEx_PLL2_Config>
 8008878:	4603      	mov	r3, r0
 800887a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800887e:	e004      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008886:	e000      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800888a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800888e:	2b00      	cmp	r3, #0
 8008890:	d10a      	bne.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008892:	4b5a      	ldr	r3, [pc, #360]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008896:	f023 0103 	bic.w	r1, r3, #3
 800889a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800889e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088a0:	4a56      	ldr	r2, [pc, #344]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088a2:	430b      	orrs	r3, r1
 80088a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80088a6:	e003      	b.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80088b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80088bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80088c0:	2300      	movs	r3, #0
 80088c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80088c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80088ca:	460b      	mov	r3, r1
 80088cc:	4313      	orrs	r3, r2
 80088ce:	f000 809f 	beq.w	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80088d2:	4b4b      	ldr	r3, [pc, #300]	@ (8008a00 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a4a      	ldr	r2, [pc, #296]	@ (8008a00 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80088d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80088de:	f7f9 f831 	bl	8001944 <HAL_GetTick>
 80088e2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088e6:	e00b      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088e8:	f7f9 f82c 	bl	8001944 <HAL_GetTick>
 80088ec:	4602      	mov	r2, r0
 80088ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80088f2:	1ad3      	subs	r3, r2, r3
 80088f4:	2b64      	cmp	r3, #100	@ 0x64
 80088f6:	d903      	bls.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80088f8:	2303      	movs	r3, #3
 80088fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80088fe:	e005      	b.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008900:	4b3f      	ldr	r3, [pc, #252]	@ (8008a00 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008908:	2b00      	cmp	r3, #0
 800890a:	d0ed      	beq.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800890c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008910:	2b00      	cmp	r3, #0
 8008912:	d179      	bne.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008914:	4b39      	ldr	r3, [pc, #228]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008916:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800891c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008920:	4053      	eors	r3, r2
 8008922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008926:	2b00      	cmp	r3, #0
 8008928:	d015      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800892a:	4b34      	ldr	r3, [pc, #208]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800892c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800892e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008932:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008936:	4b31      	ldr	r3, [pc, #196]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800893a:	4a30      	ldr	r2, [pc, #192]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800893c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008940:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008942:	4b2e      	ldr	r3, [pc, #184]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008946:	4a2d      	ldr	r2, [pc, #180]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800894c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800894e:	4a2b      	ldr	r2, [pc, #172]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008950:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008954:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800895a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800895e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008962:	d118      	bne.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008964:	f7f8 ffee 	bl	8001944 <HAL_GetTick>
 8008968:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800896c:	e00d      	b.n	800898a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800896e:	f7f8 ffe9 	bl	8001944 <HAL_GetTick>
 8008972:	4602      	mov	r2, r0
 8008974:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008978:	1ad2      	subs	r2, r2, r3
 800897a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800897e:	429a      	cmp	r2, r3
 8008980:	d903      	bls.n	800898a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8008982:	2303      	movs	r3, #3
 8008984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008988:	e005      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800898a:	4b1c      	ldr	r3, [pc, #112]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800898c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800898e:	f003 0302 	and.w	r3, r3, #2
 8008992:	2b00      	cmp	r3, #0
 8008994:	d0eb      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8008996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800899a:	2b00      	cmp	r3, #0
 800899c:	d129      	bne.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800899e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089ae:	d10e      	bne.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80089b0:	4b12      	ldr	r3, [pc, #72]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80089b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089c0:	091a      	lsrs	r2, r3, #4
 80089c2:	4b10      	ldr	r3, [pc, #64]	@ (8008a04 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80089c4:	4013      	ands	r3, r2
 80089c6:	4a0d      	ldr	r2, [pc, #52]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089c8:	430b      	orrs	r3, r1
 80089ca:	6113      	str	r3, [r2, #16]
 80089cc:	e005      	b.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80089ce:	4b0b      	ldr	r3, [pc, #44]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	4a0a      	ldr	r2, [pc, #40]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80089d8:	6113      	str	r3, [r2, #16]
 80089da:	4b08      	ldr	r3, [pc, #32]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089dc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80089de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089ea:	4a04      	ldr	r2, [pc, #16]	@ (80089fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089ec:	430b      	orrs	r3, r1
 80089ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80089f0:	e00e      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80089f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80089fa:	e009      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80089fc:	58024400 	.word	0x58024400
 8008a00:	58024800 	.word	0x58024800
 8008a04:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a18:	f002 0301 	and.w	r3, r2, #1
 8008a1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008a20:	2300      	movs	r3, #0
 8008a22:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008a26:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	f000 8089 	beq.w	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a38:	2b28      	cmp	r3, #40	@ 0x28
 8008a3a:	d86b      	bhi.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8008a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a44 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a42:	bf00      	nop
 8008a44:	08008b1d 	.word	0x08008b1d
 8008a48:	08008b15 	.word	0x08008b15
 8008a4c:	08008b15 	.word	0x08008b15
 8008a50:	08008b15 	.word	0x08008b15
 8008a54:	08008b15 	.word	0x08008b15
 8008a58:	08008b15 	.word	0x08008b15
 8008a5c:	08008b15 	.word	0x08008b15
 8008a60:	08008b15 	.word	0x08008b15
 8008a64:	08008ae9 	.word	0x08008ae9
 8008a68:	08008b15 	.word	0x08008b15
 8008a6c:	08008b15 	.word	0x08008b15
 8008a70:	08008b15 	.word	0x08008b15
 8008a74:	08008b15 	.word	0x08008b15
 8008a78:	08008b15 	.word	0x08008b15
 8008a7c:	08008b15 	.word	0x08008b15
 8008a80:	08008b15 	.word	0x08008b15
 8008a84:	08008aff 	.word	0x08008aff
 8008a88:	08008b15 	.word	0x08008b15
 8008a8c:	08008b15 	.word	0x08008b15
 8008a90:	08008b15 	.word	0x08008b15
 8008a94:	08008b15 	.word	0x08008b15
 8008a98:	08008b15 	.word	0x08008b15
 8008a9c:	08008b15 	.word	0x08008b15
 8008aa0:	08008b15 	.word	0x08008b15
 8008aa4:	08008b1d 	.word	0x08008b1d
 8008aa8:	08008b15 	.word	0x08008b15
 8008aac:	08008b15 	.word	0x08008b15
 8008ab0:	08008b15 	.word	0x08008b15
 8008ab4:	08008b15 	.word	0x08008b15
 8008ab8:	08008b15 	.word	0x08008b15
 8008abc:	08008b15 	.word	0x08008b15
 8008ac0:	08008b15 	.word	0x08008b15
 8008ac4:	08008b1d 	.word	0x08008b1d
 8008ac8:	08008b15 	.word	0x08008b15
 8008acc:	08008b15 	.word	0x08008b15
 8008ad0:	08008b15 	.word	0x08008b15
 8008ad4:	08008b15 	.word	0x08008b15
 8008ad8:	08008b15 	.word	0x08008b15
 8008adc:	08008b15 	.word	0x08008b15
 8008ae0:	08008b15 	.word	0x08008b15
 8008ae4:	08008b1d 	.word	0x08008b1d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aec:	3308      	adds	r3, #8
 8008aee:	2101      	movs	r1, #1
 8008af0:	4618      	mov	r0, r3
 8008af2:	f001 fe95 	bl	800a820 <RCCEx_PLL2_Config>
 8008af6:	4603      	mov	r3, r0
 8008af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008afc:	e00f      	b.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b02:	3328      	adds	r3, #40	@ 0x28
 8008b04:	2101      	movs	r1, #1
 8008b06:	4618      	mov	r0, r3
 8008b08:	f001 ff3c 	bl	800a984 <RCCEx_PLL3_Config>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008b12:	e004      	b.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b1a:	e000      	b.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d10a      	bne.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008b26:	4bbf      	ldr	r3, [pc, #764]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b2a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b34:	4abb      	ldr	r2, [pc, #748]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b36:	430b      	orrs	r3, r1
 8008b38:	6553      	str	r3, [r2, #84]	@ 0x54
 8008b3a:	e003      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	f002 0302 	and.w	r3, r2, #2
 8008b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b54:	2300      	movs	r3, #0
 8008b56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008b5a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4313      	orrs	r3, r2
 8008b62:	d041      	beq.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b6a:	2b05      	cmp	r3, #5
 8008b6c:	d824      	bhi.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8008b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b74 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b74:	08008bc1 	.word	0x08008bc1
 8008b78:	08008b8d 	.word	0x08008b8d
 8008b7c:	08008ba3 	.word	0x08008ba3
 8008b80:	08008bc1 	.word	0x08008bc1
 8008b84:	08008bc1 	.word	0x08008bc1
 8008b88:	08008bc1 	.word	0x08008bc1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b90:	3308      	adds	r3, #8
 8008b92:	2101      	movs	r1, #1
 8008b94:	4618      	mov	r0, r3
 8008b96:	f001 fe43 	bl	800a820 <RCCEx_PLL2_Config>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008ba0:	e00f      	b.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ba6:	3328      	adds	r3, #40	@ 0x28
 8008ba8:	2101      	movs	r1, #1
 8008baa:	4618      	mov	r0, r3
 8008bac:	f001 feea 	bl	800a984 <RCCEx_PLL3_Config>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008bb6:	e004      	b.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008bbe:	e000      	b.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d10a      	bne.n	8008be0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008bca:	4b96      	ldr	r3, [pc, #600]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bce:	f023 0107 	bic.w	r1, r3, #7
 8008bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bd6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008bd8:	4a92      	ldr	r2, [pc, #584]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bda:	430b      	orrs	r3, r1
 8008bdc:	6553      	str	r3, [r2, #84]	@ 0x54
 8008bde:	e003      	b.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008be0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008be4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf0:	f002 0304 	and.w	r3, r2, #4
 8008bf4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bfe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008c02:	460b      	mov	r3, r1
 8008c04:	4313      	orrs	r3, r2
 8008c06:	d044      	beq.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c10:	2b05      	cmp	r3, #5
 8008c12:	d825      	bhi.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008c14:	a201      	add	r2, pc, #4	@ (adr r2, 8008c1c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1a:	bf00      	nop
 8008c1c:	08008c69 	.word	0x08008c69
 8008c20:	08008c35 	.word	0x08008c35
 8008c24:	08008c4b 	.word	0x08008c4b
 8008c28:	08008c69 	.word	0x08008c69
 8008c2c:	08008c69 	.word	0x08008c69
 8008c30:	08008c69 	.word	0x08008c69
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c38:	3308      	adds	r3, #8
 8008c3a:	2101      	movs	r1, #1
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 fdef 	bl	800a820 <RCCEx_PLL2_Config>
 8008c42:	4603      	mov	r3, r0
 8008c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008c48:	e00f      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c4e:	3328      	adds	r3, #40	@ 0x28
 8008c50:	2101      	movs	r1, #1
 8008c52:	4618      	mov	r0, r3
 8008c54:	f001 fe96 	bl	800a984 <RCCEx_PLL3_Config>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008c5e:	e004      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c66:	e000      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10b      	bne.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008c72:	4b6c      	ldr	r3, [pc, #432]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c76:	f023 0107 	bic.w	r1, r3, #7
 8008c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c82:	4a68      	ldr	r2, [pc, #416]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c84:	430b      	orrs	r3, r1
 8008c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c88:	e003      	b.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9a:	f002 0320 	and.w	r3, r2, #32
 8008c9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ca8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008cac:	460b      	mov	r3, r1
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	d055      	beq.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cbe:	d033      	beq.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cc4:	d82c      	bhi.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cca:	d02f      	beq.n	8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd0:	d826      	bhi.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cd6:	d02b      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008cd8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cdc:	d820      	bhi.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ce2:	d012      	beq.n	8008d0a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008ce4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ce8:	d81a      	bhi.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d022      	beq.n	8008d34 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008cee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cf2:	d115      	bne.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cf8:	3308      	adds	r3, #8
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f001 fd8f 	bl	800a820 <RCCEx_PLL2_Config>
 8008d02:	4603      	mov	r3, r0
 8008d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008d08:	e015      	b.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d0e:	3328      	adds	r3, #40	@ 0x28
 8008d10:	2102      	movs	r1, #2
 8008d12:	4618      	mov	r0, r3
 8008d14:	f001 fe36 	bl	800a984 <RCCEx_PLL3_Config>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008d1e:	e00a      	b.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d26:	e006      	b.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d28:	bf00      	nop
 8008d2a:	e004      	b.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d2c:	bf00      	nop
 8008d2e:	e002      	b.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d30:	bf00      	nop
 8008d32:	e000      	b.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d10b      	bne.n	8008d56 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008d3e:	4b39      	ldr	r3, [pc, #228]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d42:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d4e:	4a35      	ldr	r2, [pc, #212]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008d50:	430b      	orrs	r3, r1
 8008d52:	6553      	str	r3, [r2, #84]	@ 0x54
 8008d54:	e003      	b.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d66:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008d6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d6e:	2300      	movs	r3, #0
 8008d70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008d74:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008d78:	460b      	mov	r3, r1
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	d058      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008d86:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008d8a:	d033      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008d8c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008d90:	d82c      	bhi.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d96:	d02f      	beq.n	8008df8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d9c:	d826      	bhi.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008d9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008da2:	d02b      	beq.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008da4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008da8:	d820      	bhi.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008daa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dae:	d012      	beq.n	8008dd6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008db0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008db4:	d81a      	bhi.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d022      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dbe:	d115      	bne.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dc4:	3308      	adds	r3, #8
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f001 fd29 	bl	800a820 <RCCEx_PLL2_Config>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008dd4:	e015      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dda:	3328      	adds	r3, #40	@ 0x28
 8008ddc:	2102      	movs	r1, #2
 8008dde:	4618      	mov	r0, r3
 8008de0:	f001 fdd0 	bl	800a984 <RCCEx_PLL3_Config>
 8008de4:	4603      	mov	r3, r0
 8008de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008dea:	e00a      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dec:	2301      	movs	r3, #1
 8008dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008df2:	e006      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008df4:	bf00      	nop
 8008df6:	e004      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008df8:	bf00      	nop
 8008dfa:	e002      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008dfc:	bf00      	nop
 8008dfe:	e000      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10e      	bne.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008e0a:	4b06      	ldr	r3, [pc, #24]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e0e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008e1a:	4a02      	ldr	r2, [pc, #8]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008e1c:	430b      	orrs	r3, r1
 8008e1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e20:	e006      	b.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008e22:	bf00      	nop
 8008e24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e38:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008e3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e40:	2300      	movs	r3, #0
 8008e42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008e46:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	d055      	beq.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008e58:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008e5c:	d033      	beq.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008e5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008e62:	d82c      	bhi.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e68:	d02f      	beq.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008e6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e6e:	d826      	bhi.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e70:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008e74:	d02b      	beq.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008e76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008e7a:	d820      	bhi.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e80:	d012      	beq.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008e82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e86:	d81a      	bhi.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d022      	beq.n	8008ed2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e90:	d115      	bne.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e96:	3308      	adds	r3, #8
 8008e98:	2100      	movs	r1, #0
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f001 fcc0 	bl	800a820 <RCCEx_PLL2_Config>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008ea6:	e015      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eac:	3328      	adds	r3, #40	@ 0x28
 8008eae:	2102      	movs	r1, #2
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f001 fd67 	bl	800a984 <RCCEx_PLL3_Config>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008ebc:	e00a      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ec4:	e006      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008ec6:	bf00      	nop
 8008ec8:	e004      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008eca:	bf00      	nop
 8008ecc:	e002      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008ece:	bf00      	nop
 8008ed0:	e000      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d10b      	bne.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008edc:	4ba1      	ldr	r3, [pc, #644]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ee0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ee8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008eec:	4a9d      	ldr	r2, [pc, #628]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008eee:	430b      	orrs	r3, r1
 8008ef0:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ef2:	e003      	b.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ef4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ef8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f04:	f002 0308 	and.w	r3, r2, #8
 8008f08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f12:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008f16:	460b      	mov	r3, r1
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	d01e      	beq.n	8008f5a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f28:	d10c      	bne.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f2e:	3328      	adds	r3, #40	@ 0x28
 8008f30:	2102      	movs	r1, #2
 8008f32:	4618      	mov	r0, r3
 8008f34:	f001 fd26 	bl	800a984 <RCCEx_PLL3_Config>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d002      	beq.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008f44:	4b87      	ldr	r3, [pc, #540]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f48:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f54:	4a83      	ldr	r2, [pc, #524]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f56:	430b      	orrs	r3, r1
 8008f58:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f62:	f002 0310 	and.w	r3, r2, #16
 8008f66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008f70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008f74:	460b      	mov	r3, r1
 8008f76:	4313      	orrs	r3, r2
 8008f78:	d01e      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f86:	d10c      	bne.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8c:	3328      	adds	r3, #40	@ 0x28
 8008f8e:	2102      	movs	r1, #2
 8008f90:	4618      	mov	r0, r3
 8008f92:	f001 fcf7 	bl	800a984 <RCCEx_PLL3_Config>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d002      	beq.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008fa2:	4b70      	ldr	r3, [pc, #448]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fa6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fb2:	4a6c      	ldr	r2, [pc, #432]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008fb4:	430b      	orrs	r3, r1
 8008fb6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008fc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008fc8:	2300      	movs	r3, #0
 8008fca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008fce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	d03e      	beq.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008fe0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fe4:	d022      	beq.n	800902c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008fe6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fea:	d81b      	bhi.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d003      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ff4:	d00b      	beq.n	800900e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008ff6:	e015      	b.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ffc:	3308      	adds	r3, #8
 8008ffe:	2100      	movs	r1, #0
 8009000:	4618      	mov	r0, r3
 8009002:	f001 fc0d 	bl	800a820 <RCCEx_PLL2_Config>
 8009006:	4603      	mov	r3, r0
 8009008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800900c:	e00f      	b.n	800902e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800900e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009012:	3328      	adds	r3, #40	@ 0x28
 8009014:	2102      	movs	r1, #2
 8009016:	4618      	mov	r0, r3
 8009018:	f001 fcb4 	bl	800a984 <RCCEx_PLL3_Config>
 800901c:	4603      	mov	r3, r0
 800901e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009022:	e004      	b.n	800902e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800902a:	e000      	b.n	800902e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800902c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800902e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10b      	bne.n	800904e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009036:	4b4b      	ldr	r3, [pc, #300]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800903a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800903e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009042:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009046:	4a47      	ldr	r2, [pc, #284]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009048:	430b      	orrs	r3, r1
 800904a:	6593      	str	r3, [r2, #88]	@ 0x58
 800904c:	e003      	b.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800904e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009052:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800905a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009062:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009064:	2300      	movs	r3, #0
 8009066:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009068:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800906c:	460b      	mov	r3, r1
 800906e:	4313      	orrs	r3, r2
 8009070:	d03b      	beq.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800907a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800907e:	d01f      	beq.n	80090c0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009080:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009084:	d818      	bhi.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800908a:	d003      	beq.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800908c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009090:	d007      	beq.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009092:	e011      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009094:	4b33      	ldr	r3, [pc, #204]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009098:	4a32      	ldr	r2, [pc, #200]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800909a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800909e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80090a0:	e00f      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80090a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090a6:	3328      	adds	r3, #40	@ 0x28
 80090a8:	2101      	movs	r1, #1
 80090aa:	4618      	mov	r0, r3
 80090ac:	f001 fc6a 	bl	800a984 <RCCEx_PLL3_Config>
 80090b0:	4603      	mov	r3, r0
 80090b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80090b6:	e004      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090be:	e000      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80090c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d10b      	bne.n	80090e2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80090ca:	4b26      	ldr	r3, [pc, #152]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80090cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80090d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090da:	4a22      	ldr	r2, [pc, #136]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80090dc:	430b      	orrs	r3, r1
 80090de:	6553      	str	r3, [r2, #84]	@ 0x54
 80090e0:	e003      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80090ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80090f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80090f8:	2300      	movs	r3, #0
 80090fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80090fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009100:	460b      	mov	r3, r1
 8009102:	4313      	orrs	r3, r2
 8009104:	d034      	beq.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800910a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800910c:	2b00      	cmp	r3, #0
 800910e:	d003      	beq.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009114:	d007      	beq.n	8009126 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009116:	e011      	b.n	800913c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009118:	4b12      	ldr	r3, [pc, #72]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800911a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800911c:	4a11      	ldr	r2, [pc, #68]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800911e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009124:	e00e      	b.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800912a:	3308      	adds	r3, #8
 800912c:	2102      	movs	r1, #2
 800912e:	4618      	mov	r0, r3
 8009130:	f001 fb76 	bl	800a820 <RCCEx_PLL2_Config>
 8009134:	4603      	mov	r3, r0
 8009136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800913a:	e003      	b.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009142:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009144:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009148:	2b00      	cmp	r3, #0
 800914a:	d10d      	bne.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800914c:	4b05      	ldr	r3, [pc, #20]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800914e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009150:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800915a:	4a02      	ldr	r2, [pc, #8]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800915c:	430b      	orrs	r3, r1
 800915e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009160:	e006      	b.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009162:	bf00      	nop
 8009164:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009168:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800916c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009178:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800917c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800917e:	2300      	movs	r3, #0
 8009180:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009182:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009186:	460b      	mov	r3, r1
 8009188:	4313      	orrs	r3, r2
 800918a:	d00c      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800918c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009190:	3328      	adds	r3, #40	@ 0x28
 8009192:	2102      	movs	r1, #2
 8009194:	4618      	mov	r0, r3
 8009196:	f001 fbf5 	bl	800a984 <RCCEx_PLL3_Config>
 800919a:	4603      	mov	r3, r0
 800919c:	2b00      	cmp	r3, #0
 800919e:	d002      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80091a0:	2301      	movs	r3, #1
 80091a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80091a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80091b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80091b4:	2300      	movs	r3, #0
 80091b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80091b8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80091bc:	460b      	mov	r3, r1
 80091be:	4313      	orrs	r3, r2
 80091c0:	d038      	beq.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80091c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091ce:	d018      	beq.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80091d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091d4:	d811      	bhi.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80091d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091da:	d014      	beq.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80091dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e0:	d80b      	bhi.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d011      	beq.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80091e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091ea:	d106      	bne.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091ec:	4bc3      	ldr	r3, [pc, #780]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f0:	4ac2      	ldr	r2, [pc, #776]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80091f8:	e008      	b.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091fa:	2301      	movs	r3, #1
 80091fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009200:	e004      	b.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009202:	bf00      	nop
 8009204:	e002      	b.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009206:	bf00      	nop
 8009208:	e000      	b.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800920a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800920c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009210:	2b00      	cmp	r3, #0
 8009212:	d10b      	bne.n	800922c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009214:	4bb9      	ldr	r3, [pc, #740]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009218:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800921c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009220:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009224:	4ab5      	ldr	r2, [pc, #724]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009226:	430b      	orrs	r3, r1
 8009228:	6553      	str	r3, [r2, #84]	@ 0x54
 800922a:	e003      	b.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800922c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009230:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009240:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009242:	2300      	movs	r3, #0
 8009244:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009246:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800924a:	460b      	mov	r3, r1
 800924c:	4313      	orrs	r3, r2
 800924e:	d009      	beq.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009250:	4baa      	ldr	r3, [pc, #680]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009254:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800925e:	4aa7      	ldr	r2, [pc, #668]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009260:	430b      	orrs	r3, r1
 8009262:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009270:	653b      	str	r3, [r7, #80]	@ 0x50
 8009272:	2300      	movs	r3, #0
 8009274:	657b      	str	r3, [r7, #84]	@ 0x54
 8009276:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800927a:	460b      	mov	r3, r1
 800927c:	4313      	orrs	r3, r2
 800927e:	d00a      	beq.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009280:	4b9e      	ldr	r3, [pc, #632]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800928c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009290:	4a9a      	ldr	r2, [pc, #616]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009292:	430b      	orrs	r3, r1
 8009294:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80092a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092a4:	2300      	movs	r3, #0
 80092a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092a8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80092ac:	460b      	mov	r3, r1
 80092ae:	4313      	orrs	r3, r2
 80092b0:	d009      	beq.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80092b2:	4b92      	ldr	r3, [pc, #584]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092b6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80092ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092c0:	4a8e      	ldr	r2, [pc, #568]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092c2:	430b      	orrs	r3, r1
 80092c4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80092c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80092d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80092d4:	2300      	movs	r3, #0
 80092d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80092d8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80092dc:	460b      	mov	r3, r1
 80092de:	4313      	orrs	r3, r2
 80092e0:	d00e      	beq.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80092e2:	4b86      	ldr	r3, [pc, #536]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	4a85      	ldr	r2, [pc, #532]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092e8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092ec:	6113      	str	r3, [r2, #16]
 80092ee:	4b83      	ldr	r3, [pc, #524]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092f0:	6919      	ldr	r1, [r3, #16]
 80092f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092f6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80092fa:	4a80      	ldr	r2, [pc, #512]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092fc:	430b      	orrs	r3, r1
 80092fe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009308:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800930c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800930e:	2300      	movs	r3, #0
 8009310:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009312:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009316:	460b      	mov	r3, r1
 8009318:	4313      	orrs	r3, r2
 800931a:	d009      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800931c:	4b77      	ldr	r3, [pc, #476]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800931e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009320:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800932a:	4a74      	ldr	r2, [pc, #464]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800932c:	430b      	orrs	r3, r1
 800932e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009338:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800933c:	633b      	str	r3, [r7, #48]	@ 0x30
 800933e:	2300      	movs	r3, #0
 8009340:	637b      	str	r3, [r7, #52]	@ 0x34
 8009342:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009346:	460b      	mov	r3, r1
 8009348:	4313      	orrs	r3, r2
 800934a:	d00a      	beq.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800934c:	4b6b      	ldr	r3, [pc, #428]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800934e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009350:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009358:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800935c:	4a67      	ldr	r2, [pc, #412]	@ (80094fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800935e:	430b      	orrs	r3, r1
 8009360:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800936a:	2100      	movs	r1, #0
 800936c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800936e:	f003 0301 	and.w	r3, r3, #1
 8009372:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009374:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009378:	460b      	mov	r3, r1
 800937a:	4313      	orrs	r3, r2
 800937c:	d011      	beq.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800937e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009382:	3308      	adds	r3, #8
 8009384:	2100      	movs	r1, #0
 8009386:	4618      	mov	r0, r3
 8009388:	f001 fa4a 	bl	800a820 <RCCEx_PLL2_Config>
 800938c:	4603      	mov	r3, r0
 800938e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009396:	2b00      	cmp	r3, #0
 8009398:	d003      	beq.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800939a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800939e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80093a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093aa:	2100      	movs	r1, #0
 80093ac:	6239      	str	r1, [r7, #32]
 80093ae:	f003 0302 	and.w	r3, r3, #2
 80093b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80093b4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80093b8:	460b      	mov	r3, r1
 80093ba:	4313      	orrs	r3, r2
 80093bc:	d011      	beq.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80093be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093c2:	3308      	adds	r3, #8
 80093c4:	2101      	movs	r1, #1
 80093c6:	4618      	mov	r0, r3
 80093c8:	f001 fa2a 	bl	800a820 <RCCEx_PLL2_Config>
 80093cc:	4603      	mov	r3, r0
 80093ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80093d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d003      	beq.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80093e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ea:	2100      	movs	r1, #0
 80093ec:	61b9      	str	r1, [r7, #24]
 80093ee:	f003 0304 	and.w	r3, r3, #4
 80093f2:	61fb      	str	r3, [r7, #28]
 80093f4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80093f8:	460b      	mov	r3, r1
 80093fa:	4313      	orrs	r3, r2
 80093fc:	d011      	beq.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80093fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009402:	3308      	adds	r3, #8
 8009404:	2102      	movs	r1, #2
 8009406:	4618      	mov	r0, r3
 8009408:	f001 fa0a 	bl	800a820 <RCCEx_PLL2_Config>
 800940c:	4603      	mov	r3, r0
 800940e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800941a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800941e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942a:	2100      	movs	r1, #0
 800942c:	6139      	str	r1, [r7, #16]
 800942e:	f003 0308 	and.w	r3, r3, #8
 8009432:	617b      	str	r3, [r7, #20]
 8009434:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009438:	460b      	mov	r3, r1
 800943a:	4313      	orrs	r3, r2
 800943c:	d011      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800943e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009442:	3328      	adds	r3, #40	@ 0x28
 8009444:	2100      	movs	r1, #0
 8009446:	4618      	mov	r0, r3
 8009448:	f001 fa9c 	bl	800a984 <RCCEx_PLL3_Config>
 800944c:	4603      	mov	r3, r0
 800944e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8009452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009456:	2b00      	cmp	r3, #0
 8009458:	d003      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800945a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800945e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946a:	2100      	movs	r1, #0
 800946c:	60b9      	str	r1, [r7, #8]
 800946e:	f003 0310 	and.w	r3, r3, #16
 8009472:	60fb      	str	r3, [r7, #12]
 8009474:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009478:	460b      	mov	r3, r1
 800947a:	4313      	orrs	r3, r2
 800947c:	d011      	beq.n	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800947e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009482:	3328      	adds	r3, #40	@ 0x28
 8009484:	2101      	movs	r1, #1
 8009486:	4618      	mov	r0, r3
 8009488:	f001 fa7c 	bl	800a984 <RCCEx_PLL3_Config>
 800948c:	4603      	mov	r3, r0
 800948e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009492:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009496:	2b00      	cmp	r3, #0
 8009498:	d003      	beq.n	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800949a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800949e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80094a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094aa:	2100      	movs	r1, #0
 80094ac:	6039      	str	r1, [r7, #0]
 80094ae:	f003 0320 	and.w	r3, r3, #32
 80094b2:	607b      	str	r3, [r7, #4]
 80094b4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80094b8:	460b      	mov	r3, r1
 80094ba:	4313      	orrs	r3, r2
 80094bc:	d011      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80094be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c2:	3328      	adds	r3, #40	@ 0x28
 80094c4:	2102      	movs	r1, #2
 80094c6:	4618      	mov	r0, r3
 80094c8:	f001 fa5c 	bl	800a984 <RCCEx_PLL3_Config>
 80094cc:	4603      	mov	r3, r0
 80094ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80094d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d003      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80094e2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d101      	bne.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80094ea:	2300      	movs	r3, #0
 80094ec:	e000      	b.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80094f6:	46bd      	mov	sp, r7
 80094f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094fc:	58024400 	.word	0x58024400

08009500 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b090      	sub	sp, #64	@ 0x40
 8009504:	af00      	add	r7, sp, #0
 8009506:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800950a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800950e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8009512:	430b      	orrs	r3, r1
 8009514:	f040 8094 	bne.w	8009640 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009518:	4b9e      	ldr	r3, [pc, #632]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800951a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800951c:	f003 0307 	and.w	r3, r3, #7
 8009520:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009524:	2b04      	cmp	r3, #4
 8009526:	f200 8087 	bhi.w	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800952a:	a201      	add	r2, pc, #4	@ (adr r2, 8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800952c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009530:	08009545 	.word	0x08009545
 8009534:	0800956d 	.word	0x0800956d
 8009538:	08009595 	.word	0x08009595
 800953c:	08009631 	.word	0x08009631
 8009540:	080095bd 	.word	0x080095bd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009544:	4b93      	ldr	r3, [pc, #588]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800954c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009550:	d108      	bne.n	8009564 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009556:	4618      	mov	r0, r3
 8009558:	f001 f810 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800955c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009560:	f000 bd45 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009564:	2300      	movs	r3, #0
 8009566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009568:	f000 bd41 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800956c:	4b89      	ldr	r3, [pc, #548]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009574:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009578:	d108      	bne.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800957a:	f107 0318 	add.w	r3, r7, #24
 800957e:	4618      	mov	r0, r3
 8009580:	f000 fd54 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009588:	f000 bd31 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800958c:	2300      	movs	r3, #0
 800958e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009590:	f000 bd2d 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009594:	4b7f      	ldr	r3, [pc, #508]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800959c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095a0:	d108      	bne.n	80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095a2:	f107 030c 	add.w	r3, r7, #12
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 fe94 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80095b0:	f000 bd1d 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80095b4:	2300      	movs	r3, #0
 80095b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095b8:	f000 bd19 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80095bc:	4b75      	ldr	r3, [pc, #468]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80095c4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095c6:	4b73      	ldr	r3, [pc, #460]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f003 0304 	and.w	r3, r3, #4
 80095ce:	2b04      	cmp	r3, #4
 80095d0:	d10c      	bne.n	80095ec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80095d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d109      	bne.n	80095ec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80095d8:	4b6e      	ldr	r3, [pc, #440]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	08db      	lsrs	r3, r3, #3
 80095de:	f003 0303 	and.w	r3, r3, #3
 80095e2:	4a6d      	ldr	r2, [pc, #436]	@ (8009798 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80095e4:	fa22 f303 	lsr.w	r3, r2, r3
 80095e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095ea:	e01f      	b.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095ec:	4b69      	ldr	r3, [pc, #420]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095f8:	d106      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80095fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009600:	d102      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009602:	4b66      	ldr	r3, [pc, #408]	@ (800979c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009604:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009606:	e011      	b.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009608:	4b62      	ldr	r3, [pc, #392]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009610:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009614:	d106      	bne.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009618:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800961c:	d102      	bne.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800961e:	4b60      	ldr	r3, [pc, #384]	@ (80097a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009620:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009622:	e003      	b.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009624:	2300      	movs	r3, #0
 8009626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009628:	f000 bce1 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800962c:	f000 bcdf 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009630:	4b5c      	ldr	r3, [pc, #368]	@ (80097a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009634:	f000 bcdb 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009638:	2300      	movs	r3, #0
 800963a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800963c:	f000 bcd7 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009640:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009644:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8009648:	430b      	orrs	r3, r1
 800964a:	f040 80ad 	bne.w	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800964e:	4b51      	ldr	r3, [pc, #324]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009652:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009656:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800965e:	d056      	beq.n	800970e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009666:	f200 8090 	bhi.w	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	2bc0      	cmp	r3, #192	@ 0xc0
 800966e:	f000 8088 	beq.w	8009782 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8009672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009674:	2bc0      	cmp	r3, #192	@ 0xc0
 8009676:	f200 8088 	bhi.w	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800967a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967c:	2b80      	cmp	r3, #128	@ 0x80
 800967e:	d032      	beq.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009682:	2b80      	cmp	r3, #128	@ 0x80
 8009684:	f200 8081 	bhi.w	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	2b40      	cmp	r3, #64	@ 0x40
 8009692:	d014      	beq.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8009694:	e079      	b.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009696:	4b3f      	ldr	r3, [pc, #252]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800969e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096a2:	d108      	bne.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80096a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80096a8:	4618      	mov	r0, r3
 80096aa:	f000 ff67 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80096ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096b2:	f000 bc9c 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096b6:	2300      	movs	r3, #0
 80096b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096ba:	f000 bc98 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096be:	4b35      	ldr	r3, [pc, #212]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096ca:	d108      	bne.n	80096de <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096cc:	f107 0318 	add.w	r3, r7, #24
 80096d0:	4618      	mov	r0, r3
 80096d2:	f000 fcab 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096da:	f000 bc88 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096de:	2300      	movs	r3, #0
 80096e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e2:	f000 bc84 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096e6:	4b2b      	ldr	r3, [pc, #172]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096f2:	d108      	bne.n	8009706 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096f4:	f107 030c 	add.w	r3, r7, #12
 80096f8:	4618      	mov	r0, r3
 80096fa:	f000 fdeb 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009702:	f000 bc74 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009706:	2300      	movs	r3, #0
 8009708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800970a:	f000 bc70 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800970e:	4b21      	ldr	r3, [pc, #132]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009712:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009716:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009718:	4b1e      	ldr	r3, [pc, #120]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0304 	and.w	r3, r3, #4
 8009720:	2b04      	cmp	r3, #4
 8009722:	d10c      	bne.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8009724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009726:	2b00      	cmp	r3, #0
 8009728:	d109      	bne.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800972a:	4b1a      	ldr	r3, [pc, #104]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	08db      	lsrs	r3, r3, #3
 8009730:	f003 0303 	and.w	r3, r3, #3
 8009734:	4a18      	ldr	r2, [pc, #96]	@ (8009798 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009736:	fa22 f303 	lsr.w	r3, r2, r3
 800973a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800973c:	e01f      	b.n	800977e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800973e:	4b15      	ldr	r3, [pc, #84]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800974a:	d106      	bne.n	800975a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800974c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800974e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009752:	d102      	bne.n	800975a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009754:	4b11      	ldr	r3, [pc, #68]	@ (800979c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009758:	e011      	b.n	800977e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800975a:	4b0e      	ldr	r3, [pc, #56]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009762:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009766:	d106      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800976a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800976e:	d102      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009770:	4b0b      	ldr	r3, [pc, #44]	@ (80097a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009772:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009774:	e003      	b.n	800977e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009776:	2300      	movs	r3, #0
 8009778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800977a:	f000 bc38 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800977e:	f000 bc36 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009782:	4b08      	ldr	r3, [pc, #32]	@ (80097a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009786:	f000 bc32 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800978a:	2300      	movs	r3, #0
 800978c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800978e:	f000 bc2e 	b.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009792:	bf00      	nop
 8009794:	58024400 	.word	0x58024400
 8009798:	03d09000 	.word	0x03d09000
 800979c:	003d0900 	.word	0x003d0900
 80097a0:	017d7840 	.word	0x017d7840
 80097a4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80097a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097ac:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80097b0:	430b      	orrs	r3, r1
 80097b2:	f040 809c 	bne.w	80098ee <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80097b6:	4b9e      	ldr	r3, [pc, #632]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80097b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097ba:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80097be:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80097c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097c6:	d054      	beq.n	8009872 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80097c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097ce:	f200 808b 	bhi.w	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80097d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80097d8:	f000 8083 	beq.w	80098e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80097dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80097e2:	f200 8081 	bhi.w	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80097e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097ec:	d02f      	beq.n	800984e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80097ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097f4:	d878      	bhi.n	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80097f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d004      	beq.n	8009806 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80097fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009802:	d012      	beq.n	800982a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009804:	e070      	b.n	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009806:	4b8a      	ldr	r3, [pc, #552]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800980e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009812:	d107      	bne.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009814:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009818:	4618      	mov	r0, r3
 800981a:	f000 feaf 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800981e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009822:	e3e4      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009824:	2300      	movs	r3, #0
 8009826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009828:	e3e1      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800982a:	4b81      	ldr	r3, [pc, #516]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009832:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009836:	d107      	bne.n	8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009838:	f107 0318 	add.w	r3, r7, #24
 800983c:	4618      	mov	r0, r3
 800983e:	f000 fbf5 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009846:	e3d2      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009848:	2300      	movs	r3, #0
 800984a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800984c:	e3cf      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800984e:	4b78      	ldr	r3, [pc, #480]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009856:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800985a:	d107      	bne.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800985c:	f107 030c 	add.w	r3, r7, #12
 8009860:	4618      	mov	r0, r3
 8009862:	f000 fd37 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800986a:	e3c0      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800986c:	2300      	movs	r3, #0
 800986e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009870:	e3bd      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009872:	4b6f      	ldr	r3, [pc, #444]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009876:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800987a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800987c:	4b6c      	ldr	r3, [pc, #432]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f003 0304 	and.w	r3, r3, #4
 8009884:	2b04      	cmp	r3, #4
 8009886:	d10c      	bne.n	80098a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800988a:	2b00      	cmp	r3, #0
 800988c:	d109      	bne.n	80098a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800988e:	4b68      	ldr	r3, [pc, #416]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	08db      	lsrs	r3, r3, #3
 8009894:	f003 0303 	and.w	r3, r3, #3
 8009898:	4a66      	ldr	r2, [pc, #408]	@ (8009a34 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800989a:	fa22 f303 	lsr.w	r3, r2, r3
 800989e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098a0:	e01e      	b.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80098a2:	4b63      	ldr	r3, [pc, #396]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098ae:	d106      	bne.n	80098be <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80098b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098b6:	d102      	bne.n	80098be <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80098b8:	4b5f      	ldr	r3, [pc, #380]	@ (8009a38 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80098ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098bc:	e010      	b.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80098be:	4b5c      	ldr	r3, [pc, #368]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098ca:	d106      	bne.n	80098da <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80098cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098d2:	d102      	bne.n	80098da <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80098d4:	4b59      	ldr	r3, [pc, #356]	@ (8009a3c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80098d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098d8:	e002      	b.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80098da:	2300      	movs	r3, #0
 80098dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80098de:	e386      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80098e0:	e385      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80098e2:	4b57      	ldr	r3, [pc, #348]	@ (8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80098e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098e6:	e382      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80098e8:	2300      	movs	r3, #0
 80098ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098ec:	e37f      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80098ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098f2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80098f6:	430b      	orrs	r3, r1
 80098f8:	f040 80a7 	bne.w	8009a4a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80098fc:	4b4c      	ldr	r3, [pc, #304]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80098fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009900:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009904:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009908:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800990c:	d055      	beq.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800990e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009910:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009914:	f200 8096 	bhi.w	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800991e:	f000 8084 	beq.w	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8009922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009924:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009928:	f200 808c 	bhi.w	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800992c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009932:	d030      	beq.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8009934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009936:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800993a:	f200 8083 	bhi.w	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800993e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009940:	2b00      	cmp	r3, #0
 8009942:	d004      	beq.n	800994e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009946:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800994a:	d012      	beq.n	8009972 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800994c:	e07a      	b.n	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800994e:	4b38      	ldr	r3, [pc, #224]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009956:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800995a:	d107      	bne.n	800996c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800995c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009960:	4618      	mov	r0, r3
 8009962:	f000 fe0b 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009968:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800996a:	e340      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800996c:	2300      	movs	r3, #0
 800996e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009970:	e33d      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009972:	4b2f      	ldr	r3, [pc, #188]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800997a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800997e:	d107      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009980:	f107 0318 	add.w	r3, r7, #24
 8009984:	4618      	mov	r0, r3
 8009986:	f000 fb51 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800998a:	69bb      	ldr	r3, [r7, #24]
 800998c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800998e:	e32e      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009990:	2300      	movs	r3, #0
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009994:	e32b      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009996:	4b26      	ldr	r3, [pc, #152]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800999e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099a2:	d107      	bne.n	80099b4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099a4:	f107 030c 	add.w	r3, r7, #12
 80099a8:	4618      	mov	r0, r3
 80099aa:	f000 fc93 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099b2:	e31c      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099b4:	2300      	movs	r3, #0
 80099b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099b8:	e319      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80099ba:	4b1d      	ldr	r3, [pc, #116]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80099c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80099c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f003 0304 	and.w	r3, r3, #4
 80099cc:	2b04      	cmp	r3, #4
 80099ce:	d10c      	bne.n	80099ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80099d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d109      	bne.n	80099ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80099d6:	4b16      	ldr	r3, [pc, #88]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	08db      	lsrs	r3, r3, #3
 80099dc:	f003 0303 	and.w	r3, r3, #3
 80099e0:	4a14      	ldr	r2, [pc, #80]	@ (8009a34 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80099e2:	fa22 f303 	lsr.w	r3, r2, r3
 80099e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099e8:	e01e      	b.n	8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80099ea:	4b11      	ldr	r3, [pc, #68]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099f6:	d106      	bne.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80099f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099fe:	d102      	bne.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009a00:	4b0d      	ldr	r3, [pc, #52]	@ (8009a38 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a04:	e010      	b.n	8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009a06:	4b0a      	ldr	r3, [pc, #40]	@ (8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a12:	d106      	bne.n	8009a22 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8009a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a1a:	d102      	bne.n	8009a22 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009a1c:	4b07      	ldr	r3, [pc, #28]	@ (8009a3c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a20:	e002      	b.n	8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009a22:	2300      	movs	r3, #0
 8009a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009a26:	e2e2      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009a28:	e2e1      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009a2a:	4b05      	ldr	r3, [pc, #20]	@ (8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a2e:	e2de      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009a30:	58024400 	.word	0x58024400
 8009a34:	03d09000 	.word	0x03d09000
 8009a38:	003d0900 	.word	0x003d0900
 8009a3c:	017d7840 	.word	0x017d7840
 8009a40:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8009a44:	2300      	movs	r3, #0
 8009a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a48:	e2d1      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009a4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a4e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009a52:	430b      	orrs	r3, r1
 8009a54:	f040 809c 	bne.w	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009a58:	4b93      	ldr	r3, [pc, #588]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a5c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009a60:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a68:	d054      	beq.n	8009b14 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8009a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a70:	f200 808b 	bhi.w	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a7a:	f000 8083 	beq.w	8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8009a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a84:	f200 8081 	bhi.w	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a8e:	d02f      	beq.n	8009af0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a96:	d878      	bhi.n	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d004      	beq.n	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aa4:	d012      	beq.n	8009acc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8009aa6:	e070      	b.n	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009aa8:	4b7f      	ldr	r3, [pc, #508]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ab0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ab4:	d107      	bne.n	8009ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ab6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009aba:	4618      	mov	r0, r3
 8009abc:	f000 fd5e 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ac4:	e293      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009aca:	e290      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009acc:	4b76      	ldr	r3, [pc, #472]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ad8:	d107      	bne.n	8009aea <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ada:	f107 0318 	add.w	r3, r7, #24
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f000 faa4 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ae8:	e281      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009aea:	2300      	movs	r3, #0
 8009aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009aee:	e27e      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009af0:	4b6d      	ldr	r3, [pc, #436]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009af8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009afc:	d107      	bne.n	8009b0e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009afe:	f107 030c 	add.w	r3, r7, #12
 8009b02:	4618      	mov	r0, r3
 8009b04:	f000 fbe6 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b0c:	e26f      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b12:	e26c      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009b14:	4b64      	ldr	r3, [pc, #400]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009b1c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009b1e:	4b62      	ldr	r3, [pc, #392]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f003 0304 	and.w	r3, r3, #4
 8009b26:	2b04      	cmp	r3, #4
 8009b28:	d10c      	bne.n	8009b44 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8009b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d109      	bne.n	8009b44 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b30:	4b5d      	ldr	r3, [pc, #372]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	08db      	lsrs	r3, r3, #3
 8009b36:	f003 0303 	and.w	r3, r3, #3
 8009b3a:	4a5c      	ldr	r2, [pc, #368]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8009b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b42:	e01e      	b.n	8009b82 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009b44:	4b58      	ldr	r3, [pc, #352]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b50:	d106      	bne.n	8009b60 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8009b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b58:	d102      	bne.n	8009b60 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009b5a:	4b55      	ldr	r3, [pc, #340]	@ (8009cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b5e:	e010      	b.n	8009b82 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009b60:	4b51      	ldr	r3, [pc, #324]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b6c:	d106      	bne.n	8009b7c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8009b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b74:	d102      	bne.n	8009b7c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009b76:	4b4f      	ldr	r3, [pc, #316]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b7a:	e002      	b.n	8009b82 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009b80:	e235      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009b82:	e234      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009b84:	4b4c      	ldr	r3, [pc, #304]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8009b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b88:	e231      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b8e:	e22e      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009b90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b94:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009b98:	430b      	orrs	r3, r1
 8009b9a:	f040 808f 	bne.w	8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009b9e:	4b42      	ldr	r3, [pc, #264]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ba2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009baa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009bae:	d06b      	beq.n	8009c88 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009bb6:	d874      	bhi.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009bbe:	d056      	beq.n	8009c6e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009bc6:	d86c      	bhi.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009bce:	d03b      	beq.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009bd6:	d864      	bhi.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bde:	d021      	beq.n	8009c24 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009be6:	d85c      	bhi.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d004      	beq.n	8009bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8009bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bf4:	d004      	beq.n	8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8009bf6:	e054      	b.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009bf8:	f7fe fa4c 	bl	8008094 <HAL_RCC_GetPCLK1Freq>
 8009bfc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009bfe:	e1f6      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c00:	4b29      	ldr	r3, [pc, #164]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c0c:	d107      	bne.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c0e:	f107 0318 	add.w	r3, r7, #24
 8009c12:	4618      	mov	r0, r3
 8009c14:	f000 fa0a 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c18:	69fb      	ldr	r3, [r7, #28]
 8009c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c1c:	e1e7      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c22:	e1e4      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009c24:	4b20      	ldr	r3, [pc, #128]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c30:	d107      	bne.n	8009c42 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c32:	f107 030c 	add.w	r3, r7, #12
 8009c36:	4618      	mov	r0, r3
 8009c38:	f000 fb4c 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c40:	e1d5      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c42:	2300      	movs	r3, #0
 8009c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c46:	e1d2      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009c48:	4b17      	ldr	r3, [pc, #92]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 0304 	and.w	r3, r3, #4
 8009c50:	2b04      	cmp	r3, #4
 8009c52:	d109      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009c54:	4b14      	ldr	r3, [pc, #80]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	08db      	lsrs	r3, r3, #3
 8009c5a:	f003 0303 	and.w	r3, r3, #3
 8009c5e:	4a13      	ldr	r2, [pc, #76]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009c60:	fa22 f303 	lsr.w	r3, r2, r3
 8009c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c66:	e1c2      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c6c:	e1bf      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c7a:	d102      	bne.n	8009c82 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8009c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8009cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c80:	e1b5      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c82:	2300      	movs	r3, #0
 8009c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c86:	e1b2      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009c88:	4b07      	ldr	r3, [pc, #28]	@ (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c94:	d102      	bne.n	8009c9c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8009c96:	4b07      	ldr	r3, [pc, #28]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c9a:	e1a8      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ca0:	e1a5      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ca6:	e1a2      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009ca8:	58024400 	.word	0x58024400
 8009cac:	03d09000 	.word	0x03d09000
 8009cb0:	003d0900 	.word	0x003d0900
 8009cb4:	017d7840 	.word	0x017d7840
 8009cb8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009cbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009cc0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009cc4:	430b      	orrs	r3, r1
 8009cc6:	d173      	bne.n	8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009cc8:	4b9c      	ldr	r3, [pc, #624]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ccc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009cd0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cd8:	d02f      	beq.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ce0:	d863      	bhi.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8009ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d004      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cee:	d012      	beq.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009cf0:	e05b      	b.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009cf2:	4b92      	ldr	r3, [pc, #584]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009cfe:	d107      	bne.n	8009d10 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d00:	f107 0318 	add.w	r3, r7, #24
 8009d04:	4618      	mov	r0, r3
 8009d06:	f000 f991 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009d0a:	69bb      	ldr	r3, [r7, #24]
 8009d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d0e:	e16e      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d10:	2300      	movs	r3, #0
 8009d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d14:	e16b      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009d16:	4b89      	ldr	r3, [pc, #548]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d22:	d107      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d24:	f107 030c 	add.w	r3, r7, #12
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f000 fad3 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d32:	e15c      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d34:	2300      	movs	r3, #0
 8009d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d38:	e159      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d3a:	4b80      	ldr	r3, [pc, #512]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009d42:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d44:	4b7d      	ldr	r3, [pc, #500]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f003 0304 	and.w	r3, r3, #4
 8009d4c:	2b04      	cmp	r3, #4
 8009d4e:	d10c      	bne.n	8009d6a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8009d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d109      	bne.n	8009d6a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d56:	4b79      	ldr	r3, [pc, #484]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	08db      	lsrs	r3, r3, #3
 8009d5c:	f003 0303 	and.w	r3, r3, #3
 8009d60:	4a77      	ldr	r2, [pc, #476]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009d62:	fa22 f303 	lsr.w	r3, r2, r3
 8009d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d68:	e01e      	b.n	8009da8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009d6a:	4b74      	ldr	r3, [pc, #464]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d76:	d106      	bne.n	8009d86 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8009d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d7e:	d102      	bne.n	8009d86 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009d80:	4b70      	ldr	r3, [pc, #448]	@ (8009f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d84:	e010      	b.n	8009da8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d86:	4b6d      	ldr	r3, [pc, #436]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d92:	d106      	bne.n	8009da2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8009d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d9a:	d102      	bne.n	8009da2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009d9c:	4b6a      	ldr	r3, [pc, #424]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009da0:	e002      	b.n	8009da8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009da2:	2300      	movs	r3, #0
 8009da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009da6:	e122      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009da8:	e121      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009daa:	2300      	movs	r3, #0
 8009dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dae:	e11e      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009db0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009db4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009db8:	430b      	orrs	r3, r1
 8009dba:	d133      	bne.n	8009e24 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009dbc:	4b5f      	ldr	r3, [pc, #380]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dc4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d004      	beq.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009dd2:	d012      	beq.n	8009dfa <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8009dd4:	e023      	b.n	8009e1e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009dd6:	4b59      	ldr	r3, [pc, #356]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009dde:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009de2:	d107      	bne.n	8009df4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 fbc7 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009df2:	e0fc      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009df4:	2300      	movs	r3, #0
 8009df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009df8:	e0f9      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009dfa:	4b50      	ldr	r3, [pc, #320]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e06:	d107      	bne.n	8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e08:	f107 0318 	add.w	r3, r7, #24
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f000 f90d 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009e12:	6a3b      	ldr	r3, [r7, #32]
 8009e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e16:	e0ea      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e1c:	e0e7      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e22:	e0e4      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009e24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e28:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009e2c:	430b      	orrs	r3, r1
 8009e2e:	f040 808d 	bne.w	8009f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009e32:	4b42      	ldr	r3, [pc, #264]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e36:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009e3a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e42:	d06b      	beq.n	8009f1c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e4a:	d874      	bhi.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e52:	d056      	beq.n	8009f02 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e5a:	d86c      	bhi.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e62:	d03b      	beq.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e6a:	d864      	bhi.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e72:	d021      	beq.n	8009eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e7a:	d85c      	bhi.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d004      	beq.n	8009e8c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e88:	d004      	beq.n	8009e94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8009e8a:	e054      	b.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009e8c:	f000 f8b8 	bl	800a000 <HAL_RCCEx_GetD3PCLK1Freq>
 8009e90:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e92:	e0ac      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e94:	4b29      	ldr	r3, [pc, #164]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ea0:	d107      	bne.n	8009eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ea2:	f107 0318 	add.w	r3, r7, #24
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f000 f8c0 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009eb0:	e09d      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eb6:	e09a      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009eb8:	4b20      	ldr	r3, [pc, #128]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ec4:	d107      	bne.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ec6:	f107 030c 	add.w	r3, r7, #12
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f000 fa02 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ed4:	e08b      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eda:	e088      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009edc:	4b17      	ldr	r3, [pc, #92]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f003 0304 	and.w	r3, r3, #4
 8009ee4:	2b04      	cmp	r3, #4
 8009ee6:	d109      	bne.n	8009efc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ee8:	4b14      	ldr	r3, [pc, #80]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	08db      	lsrs	r3, r3, #3
 8009eee:	f003 0303 	and.w	r3, r3, #3
 8009ef2:	4a13      	ldr	r2, [pc, #76]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009efa:	e078      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009efc:	2300      	movs	r3, #0
 8009efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f00:	e075      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009f02:	4b0e      	ldr	r3, [pc, #56]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f0e:	d102      	bne.n	8009f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009f10:	4b0c      	ldr	r3, [pc, #48]	@ (8009f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f14:	e06b      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f16:	2300      	movs	r3, #0
 8009f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f1a:	e068      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f1c:	4b07      	ldr	r3, [pc, #28]	@ (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f28:	d102      	bne.n	8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009f2a:	4b07      	ldr	r3, [pc, #28]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f2e:	e05e      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f30:	2300      	movs	r3, #0
 8009f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f34:	e05b      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009f36:	2300      	movs	r3, #0
 8009f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f3a:	e058      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009f3c:	58024400 	.word	0x58024400
 8009f40:	03d09000 	.word	0x03d09000
 8009f44:	003d0900 	.word	0x003d0900
 8009f48:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009f4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f50:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009f54:	430b      	orrs	r3, r1
 8009f56:	d148      	bne.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009f58:	4b27      	ldr	r3, [pc, #156]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009f60:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f68:	d02a      	beq.n	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8009f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f70:	d838      	bhi.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d004      	beq.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f7e:	d00d      	beq.n	8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009f80:	e030      	b.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f82:	4b1d      	ldr	r3, [pc, #116]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f8e:	d102      	bne.n	8009f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8009f90:	4b1a      	ldr	r3, [pc, #104]	@ (8009ffc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8009f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f94:	e02b      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f96:	2300      	movs	r3, #0
 8009f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f9a:	e028      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f9c:	4b16      	ldr	r3, [pc, #88]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009fa8:	d107      	bne.n	8009fba <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009faa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 fae4 	bl	800a57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fb8:	e019      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fbe:	e016      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fcc:	d107      	bne.n	8009fde <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fce:	f107 0318 	add.w	r3, r7, #24
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f000 f82a 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009fd8:	69fb      	ldr	r3, [r7, #28]
 8009fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fdc:	e007      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fe2:	e004      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fe8:	e001      	b.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8009fea:	2300      	movs	r3, #0
 8009fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3740      	adds	r7, #64	@ 0x40
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	58024400 	.word	0x58024400
 8009ffc:	017d7840 	.word	0x017d7840

0800a000 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a004:	f7fe f816 	bl	8008034 <HAL_RCC_GetHCLKFreq>
 800a008:	4602      	mov	r2, r0
 800a00a:	4b06      	ldr	r3, [pc, #24]	@ (800a024 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a00c:	6a1b      	ldr	r3, [r3, #32]
 800a00e:	091b      	lsrs	r3, r3, #4
 800a010:	f003 0307 	and.w	r3, r3, #7
 800a014:	4904      	ldr	r1, [pc, #16]	@ (800a028 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a016:	5ccb      	ldrb	r3, [r1, r3]
 800a018:	f003 031f 	and.w	r3, r3, #31
 800a01c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a020:	4618      	mov	r0, r3
 800a022:	bd80      	pop	{r7, pc}
 800a024:	58024400 	.word	0x58024400
 800a028:	0800ce6c 	.word	0x0800ce6c

0800a02c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b089      	sub	sp, #36	@ 0x24
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a034:	4ba1      	ldr	r3, [pc, #644]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a038:	f003 0303 	and.w	r3, r3, #3
 800a03c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a03e:	4b9f      	ldr	r3, [pc, #636]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a042:	0b1b      	lsrs	r3, r3, #12
 800a044:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a048:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a04a:	4b9c      	ldr	r3, [pc, #624]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04e:	091b      	lsrs	r3, r3, #4
 800a050:	f003 0301 	and.w	r3, r3, #1
 800a054:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a056:	4b99      	ldr	r3, [pc, #612]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a05a:	08db      	lsrs	r3, r3, #3
 800a05c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a060:	693a      	ldr	r2, [r7, #16]
 800a062:	fb02 f303 	mul.w	r3, r2, r3
 800a066:	ee07 3a90 	vmov	s15, r3
 800a06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a06e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	2b00      	cmp	r3, #0
 800a076:	f000 8111 	beq.w	800a29c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	2b02      	cmp	r3, #2
 800a07e:	f000 8083 	beq.w	800a188 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	2b02      	cmp	r3, #2
 800a086:	f200 80a1 	bhi.w	800a1cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a08a:	69bb      	ldr	r3, [r7, #24]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d003      	beq.n	800a098 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	2b01      	cmp	r3, #1
 800a094:	d056      	beq.n	800a144 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a096:	e099      	b.n	800a1cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a098:	4b88      	ldr	r3, [pc, #544]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f003 0320 	and.w	r3, r3, #32
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d02d      	beq.n	800a100 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a0a4:	4b85      	ldr	r3, [pc, #532]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	08db      	lsrs	r3, r3, #3
 800a0aa:	f003 0303 	and.w	r3, r3, #3
 800a0ae:	4a84      	ldr	r2, [pc, #528]	@ (800a2c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a0b0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	ee07 3a90 	vmov	s15, r3
 800a0bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	ee07 3a90 	vmov	s15, r3
 800a0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0ce:	4b7b      	ldr	r3, [pc, #492]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0d6:	ee07 3a90 	vmov	s15, r3
 800a0da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0de:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a0e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a0fe:	e087      	b.n	800a210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	ee07 3a90 	vmov	s15, r3
 800a106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a10a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a2c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a10e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a112:	4b6a      	ldr	r3, [pc, #424]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a11a:	ee07 3a90 	vmov	s15, r3
 800a11e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a122:	ed97 6a03 	vldr	s12, [r7, #12]
 800a126:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a12a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a12e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a132:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a13a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a13e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a142:	e065      	b.n	800a210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	ee07 3a90 	vmov	s15, r3
 800a14a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a14e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a2cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a156:	4b59      	ldr	r3, [pc, #356]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a15a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a15e:	ee07 3a90 	vmov	s15, r3
 800a162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a166:	ed97 6a03 	vldr	s12, [r7, #12]
 800a16a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a16e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a176:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a17a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a17e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a182:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a186:	e043      	b.n	800a210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	ee07 3a90 	vmov	s15, r3
 800a18e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a192:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a2d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a19a:	4b48      	ldr	r3, [pc, #288]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a19c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a19e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1a2:	ee07 3a90 	vmov	s15, r3
 800a1a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a1b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1ca:	e021      	b.n	800a210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	ee07 3a90 	vmov	s15, r3
 800a1d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a2cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a1da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1de:	4b37      	ldr	r3, [pc, #220]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a1e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1e6:	ee07 3a90 	vmov	s15, r3
 800a1ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a1f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a20a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a20e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a210:	4b2a      	ldr	r3, [pc, #168]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a214:	0a5b      	lsrs	r3, r3, #9
 800a216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a21a:	ee07 3a90 	vmov	s15, r3
 800a21e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a222:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a226:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a22a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a22e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a232:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a236:	ee17 2a90 	vmov	r2, s15
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a23e:	4b1f      	ldr	r3, [pc, #124]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a242:	0c1b      	lsrs	r3, r3, #16
 800a244:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a248:	ee07 3a90 	vmov	s15, r3
 800a24c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a250:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a254:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a258:	edd7 6a07 	vldr	s13, [r7, #28]
 800a25c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a264:	ee17 2a90 	vmov	r2, s15
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a26c:	4b13      	ldr	r3, [pc, #76]	@ (800a2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a26e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a270:	0e1b      	lsrs	r3, r3, #24
 800a272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a276:	ee07 3a90 	vmov	s15, r3
 800a27a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a27e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a282:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a286:	edd7 6a07 	vldr	s13, [r7, #28]
 800a28a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a28e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a292:	ee17 2a90 	vmov	r2, s15
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a29a:	e008      	b.n	800a2ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	609a      	str	r2, [r3, #8]
}
 800a2ae:	bf00      	nop
 800a2b0:	3724      	adds	r7, #36	@ 0x24
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b8:	4770      	bx	lr
 800a2ba:	bf00      	nop
 800a2bc:	58024400 	.word	0x58024400
 800a2c0:	03d09000 	.word	0x03d09000
 800a2c4:	46000000 	.word	0x46000000
 800a2c8:	4c742400 	.word	0x4c742400
 800a2cc:	4a742400 	.word	0x4a742400
 800a2d0:	4bbebc20 	.word	0x4bbebc20

0800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b089      	sub	sp, #36	@ 0x24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a2dc:	4ba1      	ldr	r3, [pc, #644]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2e0:	f003 0303 	and.w	r3, r3, #3
 800a2e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a2e6:	4b9f      	ldr	r3, [pc, #636]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2ea:	0d1b      	lsrs	r3, r3, #20
 800a2ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a2f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a2f2:	4b9c      	ldr	r3, [pc, #624]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2f6:	0a1b      	lsrs	r3, r3, #8
 800a2f8:	f003 0301 	and.w	r3, r3, #1
 800a2fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a2fe:	4b99      	ldr	r3, [pc, #612]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a302:	08db      	lsrs	r3, r3, #3
 800a304:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a308:	693a      	ldr	r2, [r7, #16]
 800a30a:	fb02 f303 	mul.w	r3, r2, r3
 800a30e:	ee07 3a90 	vmov	s15, r3
 800a312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a316:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	f000 8111 	beq.w	800a544 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	2b02      	cmp	r3, #2
 800a326:	f000 8083 	beq.w	800a430 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	2b02      	cmp	r3, #2
 800a32e:	f200 80a1 	bhi.w	800a474 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a332:	69bb      	ldr	r3, [r7, #24]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d003      	beq.n	800a340 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a338:	69bb      	ldr	r3, [r7, #24]
 800a33a:	2b01      	cmp	r3, #1
 800a33c:	d056      	beq.n	800a3ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a33e:	e099      	b.n	800a474 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a340:	4b88      	ldr	r3, [pc, #544]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f003 0320 	and.w	r3, r3, #32
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d02d      	beq.n	800a3a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a34c:	4b85      	ldr	r3, [pc, #532]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	08db      	lsrs	r3, r3, #3
 800a352:	f003 0303 	and.w	r3, r3, #3
 800a356:	4a84      	ldr	r2, [pc, #528]	@ (800a568 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a358:	fa22 f303 	lsr.w	r3, r2, r3
 800a35c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	ee07 3a90 	vmov	s15, r3
 800a364:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	ee07 3a90 	vmov	s15, r3
 800a36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a376:	4b7b      	ldr	r3, [pc, #492]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a37a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a37e:	ee07 3a90 	vmov	s15, r3
 800a382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a386:	ed97 6a03 	vldr	s12, [r7, #12]
 800a38a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a38e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a396:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a39a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a39e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a3a6:	e087      	b.n	800a4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	ee07 3a90 	vmov	s15, r3
 800a3ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a570 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a3b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3ba:	4b6a      	ldr	r3, [pc, #424]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3c2:	ee07 3a90 	vmov	s15, r3
 800a3c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a3d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a3d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a3da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a3de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a3ea:	e065      	b.n	800a4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	ee07 3a90 	vmov	s15, r3
 800a3f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a3fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3fe:	4b59      	ldr	r3, [pc, #356]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a406:	ee07 3a90 	vmov	s15, r3
 800a40a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a40e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a412:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a41a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a41e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a42a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a42e:	e043      	b.n	800a4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	ee07 3a90 	vmov	s15, r3
 800a436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a43a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a578 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a43e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a442:	4b48      	ldr	r3, [pc, #288]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a44a:	ee07 3a90 	vmov	s15, r3
 800a44e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a452:	ed97 6a03 	vldr	s12, [r7, #12]
 800a456:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a45a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a45e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a462:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a46a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a46e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a472:	e021      	b.n	800a4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	ee07 3a90 	vmov	s15, r3
 800a47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a47e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a486:	4b37      	ldr	r3, [pc, #220]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a48a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a48e:	ee07 3a90 	vmov	s15, r3
 800a492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a496:	ed97 6a03 	vldr	s12, [r7, #12]
 800a49a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a49e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a4b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a4b8:	4b2a      	ldr	r3, [pc, #168]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4bc:	0a5b      	lsrs	r3, r3, #9
 800a4be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4c2:	ee07 3a90 	vmov	s15, r3
 800a4c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a4ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a4d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800a4d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4de:	ee17 2a90 	vmov	r2, s15
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a4e6:	4b1f      	ldr	r3, [pc, #124]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4ea:	0c1b      	lsrs	r3, r3, #16
 800a4ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4f0:	ee07 3a90 	vmov	s15, r3
 800a4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a4fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a500:	edd7 6a07 	vldr	s13, [r7, #28]
 800a504:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a508:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a50c:	ee17 2a90 	vmov	r2, s15
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a514:	4b13      	ldr	r3, [pc, #76]	@ (800a564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a518:	0e1b      	lsrs	r3, r3, #24
 800a51a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a51e:	ee07 3a90 	vmov	s15, r3
 800a522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a526:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a52a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a52e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a53a:	ee17 2a90 	vmov	r2, s15
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a542:	e008      	b.n	800a556 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2200      	movs	r2, #0
 800a54e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2200      	movs	r2, #0
 800a554:	609a      	str	r2, [r3, #8]
}
 800a556:	bf00      	nop
 800a558:	3724      	adds	r7, #36	@ 0x24
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	58024400 	.word	0x58024400
 800a568:	03d09000 	.word	0x03d09000
 800a56c:	46000000 	.word	0x46000000
 800a570:	4c742400 	.word	0x4c742400
 800a574:	4a742400 	.word	0x4a742400
 800a578:	4bbebc20 	.word	0x4bbebc20

0800a57c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b089      	sub	sp, #36	@ 0x24
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a584:	4ba0      	ldr	r3, [pc, #640]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a588:	f003 0303 	and.w	r3, r3, #3
 800a58c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a58e:	4b9e      	ldr	r3, [pc, #632]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a592:	091b      	lsrs	r3, r3, #4
 800a594:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a598:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a59a:	4b9b      	ldr	r3, [pc, #620]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a59c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a59e:	f003 0301 	and.w	r3, r3, #1
 800a5a2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a5a4:	4b98      	ldr	r3, [pc, #608]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5a8:	08db      	lsrs	r3, r3, #3
 800a5aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a5ae:	693a      	ldr	r2, [r7, #16]
 800a5b0:	fb02 f303 	mul.w	r3, r2, r3
 800a5b4:	ee07 3a90 	vmov	s15, r3
 800a5b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5bc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	f000 8111 	beq.w	800a7ea <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a5c8:	69bb      	ldr	r3, [r7, #24]
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	f000 8083 	beq.w	800a6d6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a5d0:	69bb      	ldr	r3, [r7, #24]
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	f200 80a1 	bhi.w	800a71a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a5d8:	69bb      	ldr	r3, [r7, #24]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d003      	beq.n	800a5e6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d056      	beq.n	800a692 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a5e4:	e099      	b.n	800a71a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5e6:	4b88      	ldr	r3, [pc, #544]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f003 0320 	and.w	r3, r3, #32
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d02d      	beq.n	800a64e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5f2:	4b85      	ldr	r3, [pc, #532]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	08db      	lsrs	r3, r3, #3
 800a5f8:	f003 0303 	and.w	r3, r3, #3
 800a5fc:	4a83      	ldr	r2, [pc, #524]	@ (800a80c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a5fe:	fa22 f303 	lsr.w	r3, r2, r3
 800a602:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	ee07 3a90 	vmov	s15, r3
 800a60a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	ee07 3a90 	vmov	s15, r3
 800a614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a61c:	4b7a      	ldr	r3, [pc, #488]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a61e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a624:	ee07 3a90 	vmov	s15, r3
 800a628:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a62c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a630:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a634:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a638:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a63c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a644:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a648:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a64c:	e087      	b.n	800a75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	ee07 3a90 	vmov	s15, r3
 800a654:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a658:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a814 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a65c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a660:	4b69      	ldr	r3, [pc, #420]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a668:	ee07 3a90 	vmov	s15, r3
 800a66c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a670:	ed97 6a03 	vldr	s12, [r7, #12]
 800a674:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a678:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a67c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a680:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a684:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a68c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a690:	e065      	b.n	800a75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	ee07 3a90 	vmov	s15, r3
 800a698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a69c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a818 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a6a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6a4:	4b58      	ldr	r3, [pc, #352]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a6a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6ac:	ee07 3a90 	vmov	s15, r3
 800a6b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6b4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6b8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a6bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6d0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6d4:	e043      	b.n	800a75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	ee07 3a90 	vmov	s15, r3
 800a6dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6e0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a81c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a6e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6e8:	4b47      	ldr	r3, [pc, #284]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a6ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6f0:	ee07 3a90 	vmov	s15, r3
 800a6f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6f8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6fc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a700:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a704:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a708:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a70c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a710:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a714:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a718:	e021      	b.n	800a75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	ee07 3a90 	vmov	s15, r3
 800a720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a724:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a814 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a728:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a72c:	4b36      	ldr	r3, [pc, #216]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a72e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a734:	ee07 3a90 	vmov	s15, r3
 800a738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a73c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a740:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a744:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a748:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a74c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a750:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a754:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a758:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a75c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a75e:	4b2a      	ldr	r3, [pc, #168]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a762:	0a5b      	lsrs	r3, r3, #9
 800a764:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a768:	ee07 3a90 	vmov	s15, r3
 800a76c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a770:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a774:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a778:	edd7 6a07 	vldr	s13, [r7, #28]
 800a77c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a784:	ee17 2a90 	vmov	r2, s15
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a78c:	4b1e      	ldr	r3, [pc, #120]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a78e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a790:	0c1b      	lsrs	r3, r3, #16
 800a792:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a796:	ee07 3a90 	vmov	s15, r3
 800a79a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a79e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a7a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a7a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a7b2:	ee17 2a90 	vmov	r2, s15
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a7ba:	4b13      	ldr	r3, [pc, #76]	@ (800a808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7be:	0e1b      	lsrs	r3, r3, #24
 800a7c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7c4:	ee07 3a90 	vmov	s15, r3
 800a7c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a7d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a7d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a7e0:	ee17 2a90 	vmov	r2, s15
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a7e8:	e008      	b.n	800a7fc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	609a      	str	r2, [r3, #8]
}
 800a7fc:	bf00      	nop
 800a7fe:	3724      	adds	r7, #36	@ 0x24
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr
 800a808:	58024400 	.word	0x58024400
 800a80c:	03d09000 	.word	0x03d09000
 800a810:	46000000 	.word	0x46000000
 800a814:	4c742400 	.word	0x4c742400
 800a818:	4a742400 	.word	0x4a742400
 800a81c:	4bbebc20 	.word	0x4bbebc20

0800a820 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a82a:	2300      	movs	r3, #0
 800a82c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a82e:	4b53      	ldr	r3, [pc, #332]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a832:	f003 0303 	and.w	r3, r3, #3
 800a836:	2b03      	cmp	r3, #3
 800a838:	d101      	bne.n	800a83e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	e099      	b.n	800a972 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a83e:	4b4f      	ldr	r3, [pc, #316]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a4e      	ldr	r2, [pc, #312]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a844:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a848:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a84a:	f7f7 f87b 	bl	8001944 <HAL_GetTick>
 800a84e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a850:	e008      	b.n	800a864 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a852:	f7f7 f877 	bl	8001944 <HAL_GetTick>
 800a856:	4602      	mov	r2, r0
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	1ad3      	subs	r3, r2, r3
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	d901      	bls.n	800a864 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a860:	2303      	movs	r3, #3
 800a862:	e086      	b.n	800a972 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a864:	4b45      	ldr	r3, [pc, #276]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1f0      	bne.n	800a852 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a870:	4b42      	ldr	r3, [pc, #264]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a874:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	031b      	lsls	r3, r3, #12
 800a87e:	493f      	ldr	r1, [pc, #252]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a880:	4313      	orrs	r3, r2
 800a882:	628b      	str	r3, [r1, #40]	@ 0x28
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	3b01      	subs	r3, #1
 800a88a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	689b      	ldr	r3, [r3, #8]
 800a892:	3b01      	subs	r3, #1
 800a894:	025b      	lsls	r3, r3, #9
 800a896:	b29b      	uxth	r3, r3
 800a898:	431a      	orrs	r2, r3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	68db      	ldr	r3, [r3, #12]
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	041b      	lsls	r3, r3, #16
 800a8a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a8a6:	431a      	orrs	r2, r3
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	691b      	ldr	r3, [r3, #16]
 800a8ac:	3b01      	subs	r3, #1
 800a8ae:	061b      	lsls	r3, r3, #24
 800a8b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a8b4:	4931      	ldr	r1, [pc, #196]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a8ba:	4b30      	ldr	r3, [pc, #192]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	695b      	ldr	r3, [r3, #20]
 800a8c6:	492d      	ldr	r1, [pc, #180]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a8cc:	4b2b      	ldr	r3, [pc, #172]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8d0:	f023 0220 	bic.w	r2, r3, #32
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	699b      	ldr	r3, [r3, #24]
 800a8d8:	4928      	ldr	r1, [pc, #160]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a8de:	4b27      	ldr	r3, [pc, #156]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8e2:	4a26      	ldr	r2, [pc, #152]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8e4:	f023 0310 	bic.w	r3, r3, #16
 800a8e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a8ea:	4b24      	ldr	r3, [pc, #144]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a8ee:	4b24      	ldr	r3, [pc, #144]	@ (800a980 <RCCEx_PLL2_Config+0x160>)
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	69d2      	ldr	r2, [r2, #28]
 800a8f6:	00d2      	lsls	r2, r2, #3
 800a8f8:	4920      	ldr	r1, [pc, #128]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a8fe:	4b1f      	ldr	r3, [pc, #124]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a902:	4a1e      	ldr	r2, [pc, #120]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a904:	f043 0310 	orr.w	r3, r3, #16
 800a908:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d106      	bne.n	800a91e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a910:	4b1a      	ldr	r3, [pc, #104]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a914:	4a19      	ldr	r2, [pc, #100]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a916:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a91a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a91c:	e00f      	b.n	800a93e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	2b01      	cmp	r3, #1
 800a922:	d106      	bne.n	800a932 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a924:	4b15      	ldr	r3, [pc, #84]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a928:	4a14      	ldr	r2, [pc, #80]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a92a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a92e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a930:	e005      	b.n	800a93e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a932:	4b12      	ldr	r3, [pc, #72]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a936:	4a11      	ldr	r2, [pc, #68]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a938:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a93c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a93e:	4b0f      	ldr	r3, [pc, #60]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4a0e      	ldr	r2, [pc, #56]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a944:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a948:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a94a:	f7f6 fffb 	bl	8001944 <HAL_GetTick>
 800a94e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a950:	e008      	b.n	800a964 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a952:	f7f6 fff7 	bl	8001944 <HAL_GetTick>
 800a956:	4602      	mov	r2, r0
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	1ad3      	subs	r3, r2, r3
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	d901      	bls.n	800a964 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a960:	2303      	movs	r3, #3
 800a962:	e006      	b.n	800a972 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a964:	4b05      	ldr	r3, [pc, #20]	@ (800a97c <RCCEx_PLL2_Config+0x15c>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d0f0      	beq.n	800a952 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a970:	7bfb      	ldrb	r3, [r7, #15]
}
 800a972:	4618      	mov	r0, r3
 800a974:	3710      	adds	r7, #16
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	58024400 	.word	0x58024400
 800a980:	ffff0007 	.word	0xffff0007

0800a984 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a98e:	2300      	movs	r3, #0
 800a990:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a992:	4b53      	ldr	r3, [pc, #332]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800a994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a996:	f003 0303 	and.w	r3, r3, #3
 800a99a:	2b03      	cmp	r3, #3
 800a99c:	d101      	bne.n	800a9a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e099      	b.n	800aad6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a9a2:	4b4f      	ldr	r3, [pc, #316]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a4e      	ldr	r2, [pc, #312]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800a9a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a9ae:	f7f6 ffc9 	bl	8001944 <HAL_GetTick>
 800a9b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a9b4:	e008      	b.n	800a9c8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a9b6:	f7f6 ffc5 	bl	8001944 <HAL_GetTick>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	1ad3      	subs	r3, r2, r3
 800a9c0:	2b02      	cmp	r3, #2
 800a9c2:	d901      	bls.n	800a9c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a9c4:	2303      	movs	r3, #3
 800a9c6:	e086      	b.n	800aad6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a9c8:	4b45      	ldr	r3, [pc, #276]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d1f0      	bne.n	800a9b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a9d4:	4b42      	ldr	r3, [pc, #264]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800a9d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	051b      	lsls	r3, r3, #20
 800a9e2:	493f      	ldr	r1, [pc, #252]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	685b      	ldr	r3, [r3, #4]
 800a9ec:	3b01      	subs	r3, #1
 800a9ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	3b01      	subs	r3, #1
 800a9f8:	025b      	lsls	r3, r3, #9
 800a9fa:	b29b      	uxth	r3, r3
 800a9fc:	431a      	orrs	r2, r3
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	3b01      	subs	r3, #1
 800aa04:	041b      	lsls	r3, r3, #16
 800aa06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aa0a:	431a      	orrs	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	3b01      	subs	r3, #1
 800aa12:	061b      	lsls	r3, r3, #24
 800aa14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aa18:	4931      	ldr	r1, [pc, #196]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800aa1e:	4b30      	ldr	r3, [pc, #192]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	695b      	ldr	r3, [r3, #20]
 800aa2a:	492d      	ldr	r1, [pc, #180]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aa30:	4b2b      	ldr	r3, [pc, #172]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa34:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	4928      	ldr	r1, [pc, #160]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800aa42:	4b27      	ldr	r3, [pc, #156]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa46:	4a26      	ldr	r2, [pc, #152]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aa4e:	4b24      	ldr	r3, [pc, #144]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa52:	4b24      	ldr	r3, [pc, #144]	@ (800aae4 <RCCEx_PLL3_Config+0x160>)
 800aa54:	4013      	ands	r3, r2
 800aa56:	687a      	ldr	r2, [r7, #4]
 800aa58:	69d2      	ldr	r2, [r2, #28]
 800aa5a:	00d2      	lsls	r2, r2, #3
 800aa5c:	4920      	ldr	r1, [pc, #128]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800aa62:	4b1f      	ldr	r3, [pc, #124]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa66:	4a1e      	ldr	r2, [pc, #120]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d106      	bne.n	800aa82 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800aa74:	4b1a      	ldr	r3, [pc, #104]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa78:	4a19      	ldr	r2, [pc, #100]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800aa7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aa80:	e00f      	b.n	800aaa2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d106      	bne.n	800aa96 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800aa88:	4b15      	ldr	r3, [pc, #84]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa8c:	4a14      	ldr	r2, [pc, #80]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800aa92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aa94:	e005      	b.n	800aaa2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800aa96:	4b12      	ldr	r3, [pc, #72]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa9a:	4a11      	ldr	r2, [pc, #68]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aa9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aaa0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800aaa2:	4b0f      	ldr	r3, [pc, #60]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a0e      	ldr	r2, [pc, #56]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aaa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aaae:	f7f6 ff49 	bl	8001944 <HAL_GetTick>
 800aab2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800aab4:	e008      	b.n	800aac8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800aab6:	f7f6 ff45 	bl	8001944 <HAL_GetTick>
 800aaba:	4602      	mov	r2, r0
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	1ad3      	subs	r3, r2, r3
 800aac0:	2b02      	cmp	r3, #2
 800aac2:	d901      	bls.n	800aac8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800aac4:	2303      	movs	r3, #3
 800aac6:	e006      	b.n	800aad6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800aac8:	4b05      	ldr	r3, [pc, #20]	@ (800aae0 <RCCEx_PLL3_Config+0x15c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d0f0      	beq.n	800aab6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800aad4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	58024400 	.word	0x58024400
 800aae4:	ffff0007 	.word	0xffff0007

0800aae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b082      	sub	sp, #8
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d101      	bne.n	800aafa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e049      	b.n	800ab8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d106      	bne.n	800ab14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f7f6 fd54 	bl	80015bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2202      	movs	r2, #2
 800ab18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	3304      	adds	r3, #4
 800ab24:	4619      	mov	r1, r3
 800ab26:	4610      	mov	r0, r2
 800ab28:	f000 f8a6 	bl	800ac78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2201      	movs	r2, #1
 800ab60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2201      	movs	r2, #1
 800ab68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2201      	movs	r2, #1
 800ab78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2201      	movs	r2, #1
 800ab88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab8c:	2300      	movs	r3, #0
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3708      	adds	r7, #8
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
	...

0800ab98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b085      	sub	sp, #20
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aba6:	b2db      	uxtb	r3, r3
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d001      	beq.n	800abb0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800abac:	2301      	movs	r3, #1
 800abae:	e04c      	b.n	800ac4a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2202      	movs	r2, #2
 800abb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	4a26      	ldr	r2, [pc, #152]	@ (800ac58 <HAL_TIM_Base_Start+0xc0>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d022      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abca:	d01d      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a22      	ldr	r2, [pc, #136]	@ (800ac5c <HAL_TIM_Base_Start+0xc4>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d018      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a21      	ldr	r2, [pc, #132]	@ (800ac60 <HAL_TIM_Base_Start+0xc8>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d013      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a1f      	ldr	r2, [pc, #124]	@ (800ac64 <HAL_TIM_Base_Start+0xcc>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d00e      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a1e      	ldr	r2, [pc, #120]	@ (800ac68 <HAL_TIM_Base_Start+0xd0>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d009      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a1c      	ldr	r2, [pc, #112]	@ (800ac6c <HAL_TIM_Base_Start+0xd4>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d004      	beq.n	800ac08 <HAL_TIM_Base_Start+0x70>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a1b      	ldr	r2, [pc, #108]	@ (800ac70 <HAL_TIM_Base_Start+0xd8>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d115      	bne.n	800ac34 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	689a      	ldr	r2, [r3, #8]
 800ac0e:	4b19      	ldr	r3, [pc, #100]	@ (800ac74 <HAL_TIM_Base_Start+0xdc>)
 800ac10:	4013      	ands	r3, r2
 800ac12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2b06      	cmp	r3, #6
 800ac18:	d015      	beq.n	800ac46 <HAL_TIM_Base_Start+0xae>
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac20:	d011      	beq.n	800ac46 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f042 0201 	orr.w	r2, r2, #1
 800ac30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac32:	e008      	b.n	800ac46 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f042 0201 	orr.w	r2, r2, #1
 800ac42:	601a      	str	r2, [r3, #0]
 800ac44:	e000      	b.n	800ac48 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ac48:	2300      	movs	r3, #0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3714      	adds	r7, #20
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac54:	4770      	bx	lr
 800ac56:	bf00      	nop
 800ac58:	40010000 	.word	0x40010000
 800ac5c:	40000400 	.word	0x40000400
 800ac60:	40000800 	.word	0x40000800
 800ac64:	40000c00 	.word	0x40000c00
 800ac68:	40010400 	.word	0x40010400
 800ac6c:	40001800 	.word	0x40001800
 800ac70:	40014000 	.word	0x40014000
 800ac74:	00010007 	.word	0x00010007

0800ac78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b085      	sub	sp, #20
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	4a43      	ldr	r2, [pc, #268]	@ (800ad98 <TIM_Base_SetConfig+0x120>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d013      	beq.n	800acb8 <TIM_Base_SetConfig+0x40>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac96:	d00f      	beq.n	800acb8 <TIM_Base_SetConfig+0x40>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a40      	ldr	r2, [pc, #256]	@ (800ad9c <TIM_Base_SetConfig+0x124>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d00b      	beq.n	800acb8 <TIM_Base_SetConfig+0x40>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4a3f      	ldr	r2, [pc, #252]	@ (800ada0 <TIM_Base_SetConfig+0x128>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d007      	beq.n	800acb8 <TIM_Base_SetConfig+0x40>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	4a3e      	ldr	r2, [pc, #248]	@ (800ada4 <TIM_Base_SetConfig+0x12c>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d003      	beq.n	800acb8 <TIM_Base_SetConfig+0x40>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4a3d      	ldr	r2, [pc, #244]	@ (800ada8 <TIM_Base_SetConfig+0x130>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d108      	bne.n	800acca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	4313      	orrs	r3, r2
 800acc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	4a32      	ldr	r2, [pc, #200]	@ (800ad98 <TIM_Base_SetConfig+0x120>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d01f      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acd8:	d01b      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	4a2f      	ldr	r2, [pc, #188]	@ (800ad9c <TIM_Base_SetConfig+0x124>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	d017      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	4a2e      	ldr	r2, [pc, #184]	@ (800ada0 <TIM_Base_SetConfig+0x128>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d013      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	4a2d      	ldr	r2, [pc, #180]	@ (800ada4 <TIM_Base_SetConfig+0x12c>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d00f      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	4a2c      	ldr	r2, [pc, #176]	@ (800ada8 <TIM_Base_SetConfig+0x130>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d00b      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	4a2b      	ldr	r2, [pc, #172]	@ (800adac <TIM_Base_SetConfig+0x134>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d007      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	4a2a      	ldr	r2, [pc, #168]	@ (800adb0 <TIM_Base_SetConfig+0x138>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d003      	beq.n	800ad12 <TIM_Base_SetConfig+0x9a>
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	4a29      	ldr	r2, [pc, #164]	@ (800adb4 <TIM_Base_SetConfig+0x13c>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d108      	bne.n	800ad24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	689a      	ldr	r2, [r3, #8]
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	4a14      	ldr	r2, [pc, #80]	@ (800ad98 <TIM_Base_SetConfig+0x120>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d00f      	beq.n	800ad6a <TIM_Base_SetConfig+0xf2>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	4a16      	ldr	r2, [pc, #88]	@ (800ada8 <TIM_Base_SetConfig+0x130>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d00b      	beq.n	800ad6a <TIM_Base_SetConfig+0xf2>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	4a15      	ldr	r2, [pc, #84]	@ (800adac <TIM_Base_SetConfig+0x134>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d007      	beq.n	800ad6a <TIM_Base_SetConfig+0xf2>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a14      	ldr	r2, [pc, #80]	@ (800adb0 <TIM_Base_SetConfig+0x138>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d003      	beq.n	800ad6a <TIM_Base_SetConfig+0xf2>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a13      	ldr	r2, [pc, #76]	@ (800adb4 <TIM_Base_SetConfig+0x13c>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d103      	bne.n	800ad72 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	691a      	ldr	r2, [r3, #16]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f043 0204 	orr.w	r2, r3, #4
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2201      	movs	r2, #1
 800ad82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	601a      	str	r2, [r3, #0]
}
 800ad8a:	bf00      	nop
 800ad8c:	3714      	adds	r7, #20
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad94:	4770      	bx	lr
 800ad96:	bf00      	nop
 800ad98:	40010000 	.word	0x40010000
 800ad9c:	40000400 	.word	0x40000400
 800ada0:	40000800 	.word	0x40000800
 800ada4:	40000c00 	.word	0x40000c00
 800ada8:	40010400 	.word	0x40010400
 800adac:	40014000 	.word	0x40014000
 800adb0:	40014400 	.word	0x40014400
 800adb4:	40014800 	.word	0x40014800

0800adb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800adb8:	b480      	push	{r7}
 800adba:	b085      	sub	sp, #20
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d101      	bne.n	800add0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800adcc:	2302      	movs	r3, #2
 800adce:	e06d      	b.n	800aeac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2202      	movs	r2, #2
 800addc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	689b      	ldr	r3, [r3, #8]
 800adee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a30      	ldr	r2, [pc, #192]	@ (800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d004      	beq.n	800ae04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	4a2f      	ldr	r2, [pc, #188]	@ (800aebc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d108      	bne.n	800ae16 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ae0a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	4313      	orrs	r3, r2
 800ae14:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae1c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	4313      	orrs	r3, r2
 800ae26:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	68fa      	ldr	r2, [r7, #12]
 800ae2e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a20      	ldr	r2, [pc, #128]	@ (800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d022      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae42:	d01d      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4a1d      	ldr	r2, [pc, #116]	@ (800aec0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d018      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	4a1c      	ldr	r2, [pc, #112]	@ (800aec4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d013      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a1a      	ldr	r2, [pc, #104]	@ (800aec8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d00e      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a15      	ldr	r2, [pc, #84]	@ (800aebc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d009      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a16      	ldr	r2, [pc, #88]	@ (800aecc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d004      	beq.n	800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4a15      	ldr	r2, [pc, #84]	@ (800aed0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d10c      	bne.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	68ba      	ldr	r2, [r7, #8]
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	68ba      	ldr	r2, [r7, #8]
 800ae98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aeaa:	2300      	movs	r3, #0
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3714      	adds	r7, #20
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr
 800aeb8:	40010000 	.word	0x40010000
 800aebc:	40010400 	.word	0x40010400
 800aec0:	40000400 	.word	0x40000400
 800aec4:	40000800 	.word	0x40000800
 800aec8:	40000c00 	.word	0x40000c00
 800aecc:	40001800 	.word	0x40001800
 800aed0:	40014000 	.word	0x40014000

0800aed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d101      	bne.n	800aee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e042      	b.n	800af6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d106      	bne.n	800aefe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f7f6 fbcd 	bl	8001698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2224      	movs	r2, #36	@ 0x24
 800af02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f022 0201 	bic.w	r2, r2, #1
 800af14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d002      	beq.n	800af24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f001 fb14 	bl	800c54c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 fda9 	bl	800ba7c <UART_SetConfig>
 800af2a:	4603      	mov	r3, r0
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d101      	bne.n	800af34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e01b      	b.n	800af6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	685a      	ldr	r2, [r3, #4]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800af42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	689a      	ldr	r2, [r3, #8]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800af52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f042 0201 	orr.w	r2, r2, #1
 800af62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f001 fb93 	bl	800c690 <UART_CheckIdleState>
 800af6a:	4603      	mov	r3, r0
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3708      	adds	r7, #8
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b08a      	sub	sp, #40	@ 0x28
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	4613      	mov	r3, r2
 800af80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af88:	2b20      	cmp	r3, #32
 800af8a:	d167      	bne.n	800b05c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d002      	beq.n	800af98 <HAL_UART_Transmit_DMA+0x24>
 800af92:	88fb      	ldrh	r3, [r7, #6]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d101      	bne.n	800af9c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800af98:	2301      	movs	r3, #1
 800af9a:	e060      	b.n	800b05e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	68ba      	ldr	r2, [r7, #8]
 800afa0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	88fa      	ldrh	r2, [r7, #6]
 800afa6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	88fa      	ldrh	r2, [r7, #6]
 800afae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	2221      	movs	r2, #33	@ 0x21
 800afbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d028      	beq.n	800b01c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800afce:	4a26      	ldr	r2, [pc, #152]	@ (800b068 <HAL_UART_Transmit_DMA+0xf4>)
 800afd0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800afd6:	4a25      	ldr	r2, [pc, #148]	@ (800b06c <HAL_UART_Transmit_DMA+0xf8>)
 800afd8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800afde:	4a24      	ldr	r2, [pc, #144]	@ (800b070 <HAL_UART_Transmit_DMA+0xfc>)
 800afe0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800afe6:	2200      	movs	r2, #0
 800afe8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aff2:	4619      	mov	r1, r3
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	3328      	adds	r3, #40	@ 0x28
 800affa:	461a      	mov	r2, r3
 800affc:	88fb      	ldrh	r3, [r7, #6]
 800affe:	f7f9 fb65 	bl	80046cc <HAL_DMA_Start_IT>
 800b002:	4603      	mov	r3, r0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d009      	beq.n	800b01c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2210      	movs	r2, #16
 800b00c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	2220      	movs	r2, #32
 800b014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800b018:	2301      	movs	r3, #1
 800b01a:	e020      	b.n	800b05e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2240      	movs	r2, #64	@ 0x40
 800b022:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	3308      	adds	r3, #8
 800b02a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	e853 3f00 	ldrex	r3, [r3]
 800b032:	613b      	str	r3, [r7, #16]
   return(result);
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b03a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	3308      	adds	r3, #8
 800b042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b044:	623a      	str	r2, [r7, #32]
 800b046:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b048:	69f9      	ldr	r1, [r7, #28]
 800b04a:	6a3a      	ldr	r2, [r7, #32]
 800b04c:	e841 2300 	strex	r3, r2, [r1]
 800b050:	61bb      	str	r3, [r7, #24]
   return(result);
 800b052:	69bb      	ldr	r3, [r7, #24]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1e5      	bne.n	800b024 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800b058:	2300      	movs	r3, #0
 800b05a:	e000      	b.n	800b05e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b05c:	2302      	movs	r3, #2
  }
}
 800b05e:	4618      	mov	r0, r3
 800b060:	3728      	adds	r7, #40	@ 0x28
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}
 800b066:	bf00      	nop
 800b068:	0800ca0d 	.word	0x0800ca0d
 800b06c:	0800caa3 	.word	0x0800caa3
 800b070:	0800cabf 	.word	0x0800cabf

0800b074 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b0a0      	sub	sp, #128	@ 0x80
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b084:	e853 3f00 	ldrex	r3, [r3]
 800b088:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b08a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b08c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800b090:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	461a      	mov	r2, r3
 800b098:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b09a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b09c:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b09e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b0a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b0a2:	e841 2300 	strex	r3, r2, [r1]
 800b0a6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b0a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1e6      	bne.n	800b07c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	3308      	adds	r3, #8
 800b0b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0b8:	e853 3f00 	ldrex	r3, [r3]
 800b0bc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b0be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0c0:	4b72      	ldr	r3, [pc, #456]	@ (800b28c <HAL_UART_Abort+0x218>)
 800b0c2:	4013      	ands	r3, r2
 800b0c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	3308      	adds	r3, #8
 800b0cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b0ce:	657a      	str	r2, [r7, #84]	@ 0x54
 800b0d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b0d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0d6:	e841 2300 	strex	r3, r2, [r1]
 800b0da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b0dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1e5      	bne.n	800b0ae <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d118      	bne.n	800b11c <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0f2:	e853 3f00 	ldrex	r3, [r3]
 800b0f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0fa:	f023 0310 	bic.w	r3, r3, #16
 800b0fe:	677b      	str	r3, [r7, #116]	@ 0x74
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	461a      	mov	r2, r3
 800b106:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b108:	643b      	str	r3, [r7, #64]	@ 0x40
 800b10a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b10e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b110:	e841 2300 	strex	r3, r2, [r1]
 800b114:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d1e6      	bne.n	800b0ea <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	689b      	ldr	r3, [r3, #8]
 800b122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b126:	2b80      	cmp	r3, #128	@ 0x80
 800b128:	d137      	bne.n	800b19a <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3308      	adds	r3, #8
 800b130:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b132:	6a3b      	ldr	r3, [r7, #32]
 800b134:	e853 3f00 	ldrex	r3, [r3]
 800b138:	61fb      	str	r3, [r7, #28]
   return(result);
 800b13a:	69fb      	ldr	r3, [r7, #28]
 800b13c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b140:	673b      	str	r3, [r7, #112]	@ 0x70
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	3308      	adds	r3, #8
 800b148:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b14a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b14c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b14e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b150:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b152:	e841 2300 	strex	r3, r2, [r1]
 800b156:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d1e5      	bne.n	800b12a <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b162:	2b00      	cmp	r3, #0
 800b164:	d019      	beq.n	800b19a <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b16a:	2200      	movs	r2, #0
 800b16c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b172:	4618      	mov	r0, r3
 800b174:	f7f9 fd14 	bl	8004ba0 <HAL_DMA_Abort>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d00d      	beq.n	800b19a <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b182:	4618      	mov	r0, r3
 800b184:	f7fb f99a 	bl	80064bc <HAL_DMA_GetError>
 800b188:	4603      	mov	r3, r0
 800b18a:	2b20      	cmp	r3, #32
 800b18c:	d105      	bne.n	800b19a <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2210      	movs	r2, #16
 800b192:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800b196:	2303      	movs	r3, #3
 800b198:	e073      	b.n	800b282 <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a4:	2b40      	cmp	r3, #64	@ 0x40
 800b1a6:	d13b      	bne.n	800b220 <HAL_UART_Abort+0x1ac>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	3308      	adds	r3, #8
 800b1ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	e853 3f00 	ldrex	r3, [r3]
 800b1b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	3308      	adds	r3, #8
 800b1c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b1c8:	61ba      	str	r2, [r7, #24]
 800b1ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1cc:	6979      	ldr	r1, [r7, #20]
 800b1ce:	69ba      	ldr	r2, [r7, #24]
 800b1d0:	e841 2300 	strex	r3, r2, [r1]
 800b1d4:	613b      	str	r3, [r7, #16]
   return(result);
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d1e5      	bne.n	800b1a8 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d01c      	beq.n	800b220 <HAL_UART_Abort+0x1ac>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7f9 fcd2 	bl	8004ba0 <HAL_DMA_Abort>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00e      	beq.n	800b220 <HAL_UART_Abort+0x1ac>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b208:	4618      	mov	r0, r3
 800b20a:	f7fb f957 	bl	80064bc <HAL_DMA_GetError>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b20      	cmp	r3, #32
 800b212:	d105      	bne.n	800b220 <HAL_UART_Abort+0x1ac>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2210      	movs	r2, #16
 800b218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800b21c:	2303      	movs	r3, #3
 800b21e:	e030      	b.n	800b282 <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2200      	movs	r2, #0
 800b224:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2200      	movs	r2, #0
 800b22c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	220f      	movs	r2, #15
 800b236:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b23c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b240:	d107      	bne.n	800b252 <HAL_UART_Abort+0x1de>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	699a      	ldr	r2, [r3, #24]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f042 0210 	orr.w	r2, r2, #16
 800b250:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	699a      	ldr	r2, [r3, #24]
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f042 0208 	orr.w	r2, r2, #8
 800b260:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2220      	movs	r2, #32
 800b266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2220      	movs	r2, #32
 800b26e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2200      	movs	r2, #0
 800b276:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2200      	movs	r2, #0
 800b27c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800b280:	2300      	movs	r3, #0
}
 800b282:	4618      	mov	r0, r3
 800b284:	3780      	adds	r7, #128	@ 0x80
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}
 800b28a:	bf00      	nop
 800b28c:	ef7ffffe 	.word	0xef7ffffe

0800b290 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b0ba      	sub	sp, #232	@ 0xe8
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	69db      	ldr	r3, [r3, #28]
 800b29e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	689b      	ldr	r3, [r3, #8]
 800b2b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b2b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b2ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b2be:	4013      	ands	r3, r2
 800b2c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b2c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d11b      	bne.n	800b304 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b2cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2d0:	f003 0320 	and.w	r3, r3, #32
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d015      	beq.n	800b304 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b2d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2dc:	f003 0320 	and.w	r3, r3, #32
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d105      	bne.n	800b2f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b2e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b2e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d009      	beq.n	800b304 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	f000 8393 	beq.w	800ba20 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	4798      	blx	r3
      }
      return;
 800b302:	e38d      	b.n	800ba20 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b304:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f000 8123 	beq.w	800b554 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b30e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b312:	4b8d      	ldr	r3, [pc, #564]	@ (800b548 <HAL_UART_IRQHandler+0x2b8>)
 800b314:	4013      	ands	r3, r2
 800b316:	2b00      	cmp	r3, #0
 800b318:	d106      	bne.n	800b328 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b31a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b31e:	4b8b      	ldr	r3, [pc, #556]	@ (800b54c <HAL_UART_IRQHandler+0x2bc>)
 800b320:	4013      	ands	r3, r2
 800b322:	2b00      	cmp	r3, #0
 800b324:	f000 8116 	beq.w	800b554 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b32c:	f003 0301 	and.w	r3, r3, #1
 800b330:	2b00      	cmp	r3, #0
 800b332:	d011      	beq.n	800b358 <HAL_UART_IRQHandler+0xc8>
 800b334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d00b      	beq.n	800b358 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	2201      	movs	r2, #1
 800b346:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b34e:	f043 0201 	orr.w	r2, r3, #1
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b35c:	f003 0302 	and.w	r3, r3, #2
 800b360:	2b00      	cmp	r3, #0
 800b362:	d011      	beq.n	800b388 <HAL_UART_IRQHandler+0xf8>
 800b364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b368:	f003 0301 	and.w	r3, r3, #1
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00b      	beq.n	800b388 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	2202      	movs	r2, #2
 800b376:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b37e:	f043 0204 	orr.w	r2, r3, #4
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b38c:	f003 0304 	and.w	r3, r3, #4
 800b390:	2b00      	cmp	r3, #0
 800b392:	d011      	beq.n	800b3b8 <HAL_UART_IRQHandler+0x128>
 800b394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b398:	f003 0301 	and.w	r3, r3, #1
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d00b      	beq.n	800b3b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	2204      	movs	r2, #4
 800b3a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3ae:	f043 0202 	orr.w	r2, r3, #2
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b3b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3bc:	f003 0308 	and.w	r3, r3, #8
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d017      	beq.n	800b3f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b3c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3c8:	f003 0320 	and.w	r3, r3, #32
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d105      	bne.n	800b3dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b3d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b3d4:	4b5c      	ldr	r3, [pc, #368]	@ (800b548 <HAL_UART_IRQHandler+0x2b8>)
 800b3d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d00b      	beq.n	800b3f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	2208      	movs	r2, #8
 800b3e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3ea:	f043 0208 	orr.w	r2, r3, #8
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b3f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d012      	beq.n	800b426 <HAL_UART_IRQHandler+0x196>
 800b400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b404:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00c      	beq.n	800b426 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b414:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b41c:	f043 0220 	orr.w	r2, r3, #32
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	f000 82f9 	beq.w	800ba24 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b436:	f003 0320 	and.w	r3, r3, #32
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d013      	beq.n	800b466 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b43e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b442:	f003 0320 	and.w	r3, r3, #32
 800b446:	2b00      	cmp	r3, #0
 800b448:	d105      	bne.n	800b456 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b44a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b44e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d007      	beq.n	800b466 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d003      	beq.n	800b466 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b46c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	689b      	ldr	r3, [r3, #8]
 800b476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b47a:	2b40      	cmp	r3, #64	@ 0x40
 800b47c:	d005      	beq.n	800b48a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b47e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b482:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b486:	2b00      	cmp	r3, #0
 800b488:	d054      	beq.n	800b534 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f001 fa58 	bl	800c940 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b49a:	2b40      	cmp	r3, #64	@ 0x40
 800b49c:	d146      	bne.n	800b52c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	3308      	adds	r3, #8
 800b4a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b4ac:	e853 3f00 	ldrex	r3, [r3]
 800b4b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b4b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b4b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	3308      	adds	r3, #8
 800b4c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b4ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b4ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b4d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b4da:	e841 2300 	strex	r3, r2, [r1]
 800b4de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b4e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d1d9      	bne.n	800b49e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d017      	beq.n	800b524 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4fa:	4a15      	ldr	r2, [pc, #84]	@ (800b550 <HAL_UART_IRQHandler+0x2c0>)
 800b4fc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b504:	4618      	mov	r0, r3
 800b506:	f7f9 fe69 	bl	80051dc <HAL_DMA_Abort_IT>
 800b50a:	4603      	mov	r3, r0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d019      	beq.n	800b544 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b51e:	4610      	mov	r0, r2
 800b520:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b522:	e00f      	b.n	800b544 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 fa93 	bl	800ba50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b52a:	e00b      	b.n	800b544 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 fa8f 	bl	800ba50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b532:	e007      	b.n	800b544 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f000 fa8b 	bl	800ba50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2200      	movs	r2, #0
 800b53e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b542:	e26f      	b.n	800ba24 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b544:	bf00      	nop
    return;
 800b546:	e26d      	b.n	800ba24 <HAL_UART_IRQHandler+0x794>
 800b548:	10000001 	.word	0x10000001
 800b54c:	04000120 	.word	0x04000120
 800b550:	0800cb3f 	.word	0x0800cb3f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b558:	2b01      	cmp	r3, #1
 800b55a:	f040 8203 	bne.w	800b964 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b55e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b562:	f003 0310 	and.w	r3, r3, #16
 800b566:	2b00      	cmp	r3, #0
 800b568:	f000 81fc 	beq.w	800b964 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b56c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b570:	f003 0310 	and.w	r3, r3, #16
 800b574:	2b00      	cmp	r3, #0
 800b576:	f000 81f5 	beq.w	800b964 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2210      	movs	r2, #16
 800b580:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	689b      	ldr	r3, [r3, #8]
 800b588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b58c:	2b40      	cmp	r3, #64	@ 0x40
 800b58e:	f040 816d 	bne.w	800b86c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4aa4      	ldr	r2, [pc, #656]	@ (800b82c <HAL_UART_IRQHandler+0x59c>)
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d068      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4aa1      	ldr	r2, [pc, #644]	@ (800b830 <HAL_UART_IRQHandler+0x5a0>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d061      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	4a9f      	ldr	r2, [pc, #636]	@ (800b834 <HAL_UART_IRQHandler+0x5a4>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d05a      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4a9c      	ldr	r2, [pc, #624]	@ (800b838 <HAL_UART_IRQHandler+0x5a8>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d053      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a9a      	ldr	r2, [pc, #616]	@ (800b83c <HAL_UART_IRQHandler+0x5ac>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d04c      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	4a97      	ldr	r2, [pc, #604]	@ (800b840 <HAL_UART_IRQHandler+0x5b0>)
 800b5e2:	4293      	cmp	r3, r2
 800b5e4:	d045      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a95      	ldr	r2, [pc, #596]	@ (800b844 <HAL_UART_IRQHandler+0x5b4>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d03e      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a92      	ldr	r2, [pc, #584]	@ (800b848 <HAL_UART_IRQHandler+0x5b8>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d037      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a90      	ldr	r2, [pc, #576]	@ (800b84c <HAL_UART_IRQHandler+0x5bc>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d030      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4a8d      	ldr	r2, [pc, #564]	@ (800b850 <HAL_UART_IRQHandler+0x5c0>)
 800b61a:	4293      	cmp	r3, r2
 800b61c:	d029      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	4a8b      	ldr	r2, [pc, #556]	@ (800b854 <HAL_UART_IRQHandler+0x5c4>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d022      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a88      	ldr	r2, [pc, #544]	@ (800b858 <HAL_UART_IRQHandler+0x5c8>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d01b      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	4a86      	ldr	r2, [pc, #536]	@ (800b85c <HAL_UART_IRQHandler+0x5cc>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d014      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	4a83      	ldr	r2, [pc, #524]	@ (800b860 <HAL_UART_IRQHandler+0x5d0>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d00d      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a81      	ldr	r2, [pc, #516]	@ (800b864 <HAL_UART_IRQHandler+0x5d4>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d006      	beq.n	800b672 <HAL_UART_IRQHandler+0x3e2>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4a7e      	ldr	r2, [pc, #504]	@ (800b868 <HAL_UART_IRQHandler+0x5d8>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d106      	bne.n	800b680 <HAL_UART_IRQHandler+0x3f0>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	b29b      	uxth	r3, r3
 800b67e:	e005      	b.n	800b68c <HAL_UART_IRQHandler+0x3fc>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	685b      	ldr	r3, [r3, #4]
 800b68a:	b29b      	uxth	r3, r3
 800b68c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b690:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b694:	2b00      	cmp	r3, #0
 800b696:	f000 80ad 	beq.w	800b7f4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b6a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	f080 80a5 	bcs.w	800b7f4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b6b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6ba:	69db      	ldr	r3, [r3, #28]
 800b6bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b6c0:	f000 8087 	beq.w	800b7d2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b6d0:	e853 3f00 	ldrex	r3, [r3]
 800b6d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b6d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b6dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b6e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b6ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b6f2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b6fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b6fe:	e841 2300 	strex	r3, r2, [r1]
 800b702:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b706:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d1da      	bne.n	800b6c4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	3308      	adds	r3, #8
 800b714:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b718:	e853 3f00 	ldrex	r3, [r3]
 800b71c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b71e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b720:	f023 0301 	bic.w	r3, r3, #1
 800b724:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	3308      	adds	r3, #8
 800b72e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b732:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b736:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b738:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b73a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b73e:	e841 2300 	strex	r3, r2, [r1]
 800b742:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b744:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b746:	2b00      	cmp	r3, #0
 800b748:	d1e1      	bne.n	800b70e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	3308      	adds	r3, #8
 800b750:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b752:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b754:	e853 3f00 	ldrex	r3, [r3]
 800b758:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b75a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b75c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b760:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	3308      	adds	r3, #8
 800b76a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b76e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b770:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b772:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b774:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b776:	e841 2300 	strex	r3, r2, [r1]
 800b77a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b77c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1e3      	bne.n	800b74a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2220      	movs	r2, #32
 800b786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2200      	movs	r2, #0
 800b78e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b796:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b798:	e853 3f00 	ldrex	r3, [r3]
 800b79c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b79e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7a0:	f023 0310 	bic.w	r3, r3, #16
 800b7a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b7b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b7b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b7ba:	e841 2300 	strex	r3, r2, [r1]
 800b7be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b7c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d1e4      	bne.n	800b790 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f7f9 f9e7 	bl	8004ba0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2202      	movs	r2, #2
 800b7d6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	1ad3      	subs	r3, r2, r3
 800b7e8:	b29b      	uxth	r3, r3
 800b7ea:	4619      	mov	r1, r3
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f000 f939 	bl	800ba64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b7f2:	e119      	b.n	800ba28 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b7fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b7fe:	429a      	cmp	r2, r3
 800b800:	f040 8112 	bne.w	800ba28 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b80a:	69db      	ldr	r3, [r3, #28]
 800b80c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b810:	f040 810a 	bne.w	800ba28 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2202      	movs	r2, #2
 800b818:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b820:	4619      	mov	r1, r3
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f000 f91e 	bl	800ba64 <HAL_UARTEx_RxEventCallback>
      return;
 800b828:	e0fe      	b.n	800ba28 <HAL_UART_IRQHandler+0x798>
 800b82a:	bf00      	nop
 800b82c:	40020010 	.word	0x40020010
 800b830:	40020028 	.word	0x40020028
 800b834:	40020040 	.word	0x40020040
 800b838:	40020058 	.word	0x40020058
 800b83c:	40020070 	.word	0x40020070
 800b840:	40020088 	.word	0x40020088
 800b844:	400200a0 	.word	0x400200a0
 800b848:	400200b8 	.word	0x400200b8
 800b84c:	40020410 	.word	0x40020410
 800b850:	40020428 	.word	0x40020428
 800b854:	40020440 	.word	0x40020440
 800b858:	40020458 	.word	0x40020458
 800b85c:	40020470 	.word	0x40020470
 800b860:	40020488 	.word	0x40020488
 800b864:	400204a0 	.word	0x400204a0
 800b868:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b878:	b29b      	uxth	r3, r3
 800b87a:	1ad3      	subs	r3, r2, r3
 800b87c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b886:	b29b      	uxth	r3, r3
 800b888:	2b00      	cmp	r3, #0
 800b88a:	f000 80cf 	beq.w	800ba2c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b88e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b892:	2b00      	cmp	r3, #0
 800b894:	f000 80ca 	beq.w	800ba2c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a0:	e853 3f00 	ldrex	r3, [r3]
 800b8a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b8a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b8ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8bc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b8c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b8c2:	e841 2300 	strex	r3, r2, [r1]
 800b8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b8c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d1e4      	bne.n	800b898 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	3308      	adds	r3, #8
 800b8d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d8:	e853 3f00 	ldrex	r3, [r3]
 800b8dc:	623b      	str	r3, [r7, #32]
   return(result);
 800b8de:	6a3a      	ldr	r2, [r7, #32]
 800b8e0:	4b55      	ldr	r3, [pc, #340]	@ (800ba38 <HAL_UART_IRQHandler+0x7a8>)
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	3308      	adds	r3, #8
 800b8ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b8f2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b8f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8fa:	e841 2300 	strex	r3, r2, [r1]
 800b8fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b902:	2b00      	cmp	r3, #0
 800b904:	d1e3      	bne.n	800b8ce <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2220      	movs	r2, #32
 800b90a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2200      	movs	r2, #0
 800b918:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	e853 3f00 	ldrex	r3, [r3]
 800b926:	60fb      	str	r3, [r7, #12]
   return(result);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	f023 0310 	bic.w	r3, r3, #16
 800b92e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	461a      	mov	r2, r3
 800b938:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b93c:	61fb      	str	r3, [r7, #28]
 800b93e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b940:	69b9      	ldr	r1, [r7, #24]
 800b942:	69fa      	ldr	r2, [r7, #28]
 800b944:	e841 2300 	strex	r3, r2, [r1]
 800b948:	617b      	str	r3, [r7, #20]
   return(result);
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1e4      	bne.n	800b91a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2202      	movs	r2, #2
 800b954:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b956:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b95a:	4619      	mov	r1, r3
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f000 f881 	bl	800ba64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b962:	e063      	b.n	800ba2c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b968:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d00e      	beq.n	800b98e <HAL_UART_IRQHandler+0x6fe>
 800b970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b974:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d008      	beq.n	800b98e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b984:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f001 f916 	bl	800cbb8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b98c:	e051      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b98e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b996:	2b00      	cmp	r3, #0
 800b998:	d014      	beq.n	800b9c4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b99a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b99e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d105      	bne.n	800b9b2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b9a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d008      	beq.n	800b9c4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d03a      	beq.n	800ba30 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	4798      	blx	r3
    }
    return;
 800b9c2:	e035      	b.n	800ba30 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b9c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d009      	beq.n	800b9e4 <HAL_UART_IRQHandler+0x754>
 800b9d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d003      	beq.n	800b9e4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f001 f8c0 	bl	800cb62 <UART_EndTransmit_IT>
    return;
 800b9e2:	e026      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b9e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d009      	beq.n	800ba04 <HAL_UART_IRQHandler+0x774>
 800b9f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d003      	beq.n	800ba04 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f001 f8ef 	bl	800cbe0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba02:	e016      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ba04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d010      	beq.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
 800ba10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	da0c      	bge.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f001 f8d7 	bl	800cbcc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba1e:	e008      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
      return;
 800ba20:	bf00      	nop
 800ba22:	e006      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
    return;
 800ba24:	bf00      	nop
 800ba26:	e004      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
      return;
 800ba28:	bf00      	nop
 800ba2a:	e002      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
      return;
 800ba2c:	bf00      	nop
 800ba2e:	e000      	b.n	800ba32 <HAL_UART_IRQHandler+0x7a2>
    return;
 800ba30:	bf00      	nop
  }
}
 800ba32:	37e8      	adds	r7, #232	@ 0xe8
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	effffffe 	.word	0xeffffffe

0800ba3c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b083      	sub	sp, #12
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ba44:	bf00      	nop
 800ba46:	370c      	adds	r7, #12
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4e:	4770      	bx	lr

0800ba50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ba50:	b480      	push	{r7}
 800ba52:	b083      	sub	sp, #12
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ba58:	bf00      	nop
 800ba5a:	370c      	adds	r7, #12
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba62:	4770      	bx	lr

0800ba64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ba64:	b480      	push	{r7}
 800ba66:	b083      	sub	sp, #12
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ba70:	bf00      	nop
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ba7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ba80:	b092      	sub	sp, #72	@ 0x48
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	689a      	ldr	r2, [r3, #8]
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	691b      	ldr	r3, [r3, #16]
 800ba94:	431a      	orrs	r2, r3
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	695b      	ldr	r3, [r3, #20]
 800ba9a:	431a      	orrs	r2, r3
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	69db      	ldr	r3, [r3, #28]
 800baa0:	4313      	orrs	r3, r2
 800baa2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	681a      	ldr	r2, [r3, #0]
 800baaa:	4bbe      	ldr	r3, [pc, #760]	@ (800bda4 <UART_SetConfig+0x328>)
 800baac:	4013      	ands	r3, r2
 800baae:	697a      	ldr	r2, [r7, #20]
 800bab0:	6812      	ldr	r2, [r2, #0]
 800bab2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bab4:	430b      	orrs	r3, r1
 800bab6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	68da      	ldr	r2, [r3, #12]
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	430a      	orrs	r2, r1
 800bacc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	699b      	ldr	r3, [r3, #24]
 800bad2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4ab3      	ldr	r2, [pc, #716]	@ (800bda8 <UART_SetConfig+0x32c>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d004      	beq.n	800bae8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	6a1b      	ldr	r3, [r3, #32]
 800bae2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bae4:	4313      	orrs	r3, r2
 800bae6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	689a      	ldr	r2, [r3, #8]
 800baee:	4baf      	ldr	r3, [pc, #700]	@ (800bdac <UART_SetConfig+0x330>)
 800baf0:	4013      	ands	r3, r2
 800baf2:	697a      	ldr	r2, [r7, #20]
 800baf4:	6812      	ldr	r2, [r2, #0]
 800baf6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800baf8:	430b      	orrs	r3, r1
 800bafa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb02:	f023 010f 	bic.w	r1, r3, #15
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	430a      	orrs	r2, r1
 800bb10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	4aa6      	ldr	r2, [pc, #664]	@ (800bdb0 <UART_SetConfig+0x334>)
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d177      	bne.n	800bc0c <UART_SetConfig+0x190>
 800bb1c:	4ba5      	ldr	r3, [pc, #660]	@ (800bdb4 <UART_SetConfig+0x338>)
 800bb1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb24:	2b28      	cmp	r3, #40	@ 0x28
 800bb26:	d86d      	bhi.n	800bc04 <UART_SetConfig+0x188>
 800bb28:	a201      	add	r2, pc, #4	@ (adr r2, 800bb30 <UART_SetConfig+0xb4>)
 800bb2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb2e:	bf00      	nop
 800bb30:	0800bbd5 	.word	0x0800bbd5
 800bb34:	0800bc05 	.word	0x0800bc05
 800bb38:	0800bc05 	.word	0x0800bc05
 800bb3c:	0800bc05 	.word	0x0800bc05
 800bb40:	0800bc05 	.word	0x0800bc05
 800bb44:	0800bc05 	.word	0x0800bc05
 800bb48:	0800bc05 	.word	0x0800bc05
 800bb4c:	0800bc05 	.word	0x0800bc05
 800bb50:	0800bbdd 	.word	0x0800bbdd
 800bb54:	0800bc05 	.word	0x0800bc05
 800bb58:	0800bc05 	.word	0x0800bc05
 800bb5c:	0800bc05 	.word	0x0800bc05
 800bb60:	0800bc05 	.word	0x0800bc05
 800bb64:	0800bc05 	.word	0x0800bc05
 800bb68:	0800bc05 	.word	0x0800bc05
 800bb6c:	0800bc05 	.word	0x0800bc05
 800bb70:	0800bbe5 	.word	0x0800bbe5
 800bb74:	0800bc05 	.word	0x0800bc05
 800bb78:	0800bc05 	.word	0x0800bc05
 800bb7c:	0800bc05 	.word	0x0800bc05
 800bb80:	0800bc05 	.word	0x0800bc05
 800bb84:	0800bc05 	.word	0x0800bc05
 800bb88:	0800bc05 	.word	0x0800bc05
 800bb8c:	0800bc05 	.word	0x0800bc05
 800bb90:	0800bbed 	.word	0x0800bbed
 800bb94:	0800bc05 	.word	0x0800bc05
 800bb98:	0800bc05 	.word	0x0800bc05
 800bb9c:	0800bc05 	.word	0x0800bc05
 800bba0:	0800bc05 	.word	0x0800bc05
 800bba4:	0800bc05 	.word	0x0800bc05
 800bba8:	0800bc05 	.word	0x0800bc05
 800bbac:	0800bc05 	.word	0x0800bc05
 800bbb0:	0800bbf5 	.word	0x0800bbf5
 800bbb4:	0800bc05 	.word	0x0800bc05
 800bbb8:	0800bc05 	.word	0x0800bc05
 800bbbc:	0800bc05 	.word	0x0800bc05
 800bbc0:	0800bc05 	.word	0x0800bc05
 800bbc4:	0800bc05 	.word	0x0800bc05
 800bbc8:	0800bc05 	.word	0x0800bc05
 800bbcc:	0800bc05 	.word	0x0800bc05
 800bbd0:	0800bbfd 	.word	0x0800bbfd
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbda:	e222      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bbdc:	2304      	movs	r3, #4
 800bbde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbe2:	e21e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bbe4:	2308      	movs	r3, #8
 800bbe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbea:	e21a      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bbec:	2310      	movs	r3, #16
 800bbee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbf2:	e216      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bbf4:	2320      	movs	r3, #32
 800bbf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbfa:	e212      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bbfc:	2340      	movs	r3, #64	@ 0x40
 800bbfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc02:	e20e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc04:	2380      	movs	r3, #128	@ 0x80
 800bc06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc0a:	e20a      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	4a69      	ldr	r2, [pc, #420]	@ (800bdb8 <UART_SetConfig+0x33c>)
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d130      	bne.n	800bc78 <UART_SetConfig+0x1fc>
 800bc16:	4b67      	ldr	r3, [pc, #412]	@ (800bdb4 <UART_SetConfig+0x338>)
 800bc18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc1a:	f003 0307 	and.w	r3, r3, #7
 800bc1e:	2b05      	cmp	r3, #5
 800bc20:	d826      	bhi.n	800bc70 <UART_SetConfig+0x1f4>
 800bc22:	a201      	add	r2, pc, #4	@ (adr r2, 800bc28 <UART_SetConfig+0x1ac>)
 800bc24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc28:	0800bc41 	.word	0x0800bc41
 800bc2c:	0800bc49 	.word	0x0800bc49
 800bc30:	0800bc51 	.word	0x0800bc51
 800bc34:	0800bc59 	.word	0x0800bc59
 800bc38:	0800bc61 	.word	0x0800bc61
 800bc3c:	0800bc69 	.word	0x0800bc69
 800bc40:	2300      	movs	r3, #0
 800bc42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc46:	e1ec      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc48:	2304      	movs	r3, #4
 800bc4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc4e:	e1e8      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc50:	2308      	movs	r3, #8
 800bc52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc56:	e1e4      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc58:	2310      	movs	r3, #16
 800bc5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc5e:	e1e0      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc60:	2320      	movs	r3, #32
 800bc62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc66:	e1dc      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc68:	2340      	movs	r3, #64	@ 0x40
 800bc6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc6e:	e1d8      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc70:	2380      	movs	r3, #128	@ 0x80
 800bc72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc76:	e1d4      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a4f      	ldr	r2, [pc, #316]	@ (800bdbc <UART_SetConfig+0x340>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d130      	bne.n	800bce4 <UART_SetConfig+0x268>
 800bc82:	4b4c      	ldr	r3, [pc, #304]	@ (800bdb4 <UART_SetConfig+0x338>)
 800bc84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc86:	f003 0307 	and.w	r3, r3, #7
 800bc8a:	2b05      	cmp	r3, #5
 800bc8c:	d826      	bhi.n	800bcdc <UART_SetConfig+0x260>
 800bc8e:	a201      	add	r2, pc, #4	@ (adr r2, 800bc94 <UART_SetConfig+0x218>)
 800bc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc94:	0800bcad 	.word	0x0800bcad
 800bc98:	0800bcb5 	.word	0x0800bcb5
 800bc9c:	0800bcbd 	.word	0x0800bcbd
 800bca0:	0800bcc5 	.word	0x0800bcc5
 800bca4:	0800bccd 	.word	0x0800bccd
 800bca8:	0800bcd5 	.word	0x0800bcd5
 800bcac:	2300      	movs	r3, #0
 800bcae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcb2:	e1b6      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bcb4:	2304      	movs	r3, #4
 800bcb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcba:	e1b2      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bcbc:	2308      	movs	r3, #8
 800bcbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcc2:	e1ae      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bcc4:	2310      	movs	r3, #16
 800bcc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcca:	e1aa      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bccc:	2320      	movs	r3, #32
 800bcce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcd2:	e1a6      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bcd4:	2340      	movs	r3, #64	@ 0x40
 800bcd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcda:	e1a2      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bcdc:	2380      	movs	r3, #128	@ 0x80
 800bcde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bce2:	e19e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4a35      	ldr	r2, [pc, #212]	@ (800bdc0 <UART_SetConfig+0x344>)
 800bcea:	4293      	cmp	r3, r2
 800bcec:	d130      	bne.n	800bd50 <UART_SetConfig+0x2d4>
 800bcee:	4b31      	ldr	r3, [pc, #196]	@ (800bdb4 <UART_SetConfig+0x338>)
 800bcf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcf2:	f003 0307 	and.w	r3, r3, #7
 800bcf6:	2b05      	cmp	r3, #5
 800bcf8:	d826      	bhi.n	800bd48 <UART_SetConfig+0x2cc>
 800bcfa:	a201      	add	r2, pc, #4	@ (adr r2, 800bd00 <UART_SetConfig+0x284>)
 800bcfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd00:	0800bd19 	.word	0x0800bd19
 800bd04:	0800bd21 	.word	0x0800bd21
 800bd08:	0800bd29 	.word	0x0800bd29
 800bd0c:	0800bd31 	.word	0x0800bd31
 800bd10:	0800bd39 	.word	0x0800bd39
 800bd14:	0800bd41 	.word	0x0800bd41
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd1e:	e180      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd20:	2304      	movs	r3, #4
 800bd22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd26:	e17c      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd28:	2308      	movs	r3, #8
 800bd2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd2e:	e178      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd30:	2310      	movs	r3, #16
 800bd32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd36:	e174      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd38:	2320      	movs	r3, #32
 800bd3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd3e:	e170      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd40:	2340      	movs	r3, #64	@ 0x40
 800bd42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd46:	e16c      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd48:	2380      	movs	r3, #128	@ 0x80
 800bd4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd4e:	e168      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4a1b      	ldr	r2, [pc, #108]	@ (800bdc4 <UART_SetConfig+0x348>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d142      	bne.n	800bde0 <UART_SetConfig+0x364>
 800bd5a:	4b16      	ldr	r3, [pc, #88]	@ (800bdb4 <UART_SetConfig+0x338>)
 800bd5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd5e:	f003 0307 	and.w	r3, r3, #7
 800bd62:	2b05      	cmp	r3, #5
 800bd64:	d838      	bhi.n	800bdd8 <UART_SetConfig+0x35c>
 800bd66:	a201      	add	r2, pc, #4	@ (adr r2, 800bd6c <UART_SetConfig+0x2f0>)
 800bd68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd6c:	0800bd85 	.word	0x0800bd85
 800bd70:	0800bd8d 	.word	0x0800bd8d
 800bd74:	0800bd95 	.word	0x0800bd95
 800bd78:	0800bd9d 	.word	0x0800bd9d
 800bd7c:	0800bdc9 	.word	0x0800bdc9
 800bd80:	0800bdd1 	.word	0x0800bdd1
 800bd84:	2300      	movs	r3, #0
 800bd86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd8a:	e14a      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd8c:	2304      	movs	r3, #4
 800bd8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd92:	e146      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd94:	2308      	movs	r3, #8
 800bd96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd9a:	e142      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bd9c:	2310      	movs	r3, #16
 800bd9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bda2:	e13e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bda4:	cfff69f3 	.word	0xcfff69f3
 800bda8:	58000c00 	.word	0x58000c00
 800bdac:	11fff4ff 	.word	0x11fff4ff
 800bdb0:	40011000 	.word	0x40011000
 800bdb4:	58024400 	.word	0x58024400
 800bdb8:	40004400 	.word	0x40004400
 800bdbc:	40004800 	.word	0x40004800
 800bdc0:	40004c00 	.word	0x40004c00
 800bdc4:	40005000 	.word	0x40005000
 800bdc8:	2320      	movs	r3, #32
 800bdca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdce:	e128      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bdd0:	2340      	movs	r3, #64	@ 0x40
 800bdd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdd6:	e124      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bdd8:	2380      	movs	r3, #128	@ 0x80
 800bdda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdde:	e120      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4acb      	ldr	r2, [pc, #812]	@ (800c114 <UART_SetConfig+0x698>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d176      	bne.n	800bed8 <UART_SetConfig+0x45c>
 800bdea:	4bcb      	ldr	r3, [pc, #812]	@ (800c118 <UART_SetConfig+0x69c>)
 800bdec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bdf2:	2b28      	cmp	r3, #40	@ 0x28
 800bdf4:	d86c      	bhi.n	800bed0 <UART_SetConfig+0x454>
 800bdf6:	a201      	add	r2, pc, #4	@ (adr r2, 800bdfc <UART_SetConfig+0x380>)
 800bdf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdfc:	0800bea1 	.word	0x0800bea1
 800be00:	0800bed1 	.word	0x0800bed1
 800be04:	0800bed1 	.word	0x0800bed1
 800be08:	0800bed1 	.word	0x0800bed1
 800be0c:	0800bed1 	.word	0x0800bed1
 800be10:	0800bed1 	.word	0x0800bed1
 800be14:	0800bed1 	.word	0x0800bed1
 800be18:	0800bed1 	.word	0x0800bed1
 800be1c:	0800bea9 	.word	0x0800bea9
 800be20:	0800bed1 	.word	0x0800bed1
 800be24:	0800bed1 	.word	0x0800bed1
 800be28:	0800bed1 	.word	0x0800bed1
 800be2c:	0800bed1 	.word	0x0800bed1
 800be30:	0800bed1 	.word	0x0800bed1
 800be34:	0800bed1 	.word	0x0800bed1
 800be38:	0800bed1 	.word	0x0800bed1
 800be3c:	0800beb1 	.word	0x0800beb1
 800be40:	0800bed1 	.word	0x0800bed1
 800be44:	0800bed1 	.word	0x0800bed1
 800be48:	0800bed1 	.word	0x0800bed1
 800be4c:	0800bed1 	.word	0x0800bed1
 800be50:	0800bed1 	.word	0x0800bed1
 800be54:	0800bed1 	.word	0x0800bed1
 800be58:	0800bed1 	.word	0x0800bed1
 800be5c:	0800beb9 	.word	0x0800beb9
 800be60:	0800bed1 	.word	0x0800bed1
 800be64:	0800bed1 	.word	0x0800bed1
 800be68:	0800bed1 	.word	0x0800bed1
 800be6c:	0800bed1 	.word	0x0800bed1
 800be70:	0800bed1 	.word	0x0800bed1
 800be74:	0800bed1 	.word	0x0800bed1
 800be78:	0800bed1 	.word	0x0800bed1
 800be7c:	0800bec1 	.word	0x0800bec1
 800be80:	0800bed1 	.word	0x0800bed1
 800be84:	0800bed1 	.word	0x0800bed1
 800be88:	0800bed1 	.word	0x0800bed1
 800be8c:	0800bed1 	.word	0x0800bed1
 800be90:	0800bed1 	.word	0x0800bed1
 800be94:	0800bed1 	.word	0x0800bed1
 800be98:	0800bed1 	.word	0x0800bed1
 800be9c:	0800bec9 	.word	0x0800bec9
 800bea0:	2301      	movs	r3, #1
 800bea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bea6:	e0bc      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bea8:	2304      	movs	r3, #4
 800beaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800beae:	e0b8      	b.n	800c022 <UART_SetConfig+0x5a6>
 800beb0:	2308      	movs	r3, #8
 800beb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800beb6:	e0b4      	b.n	800c022 <UART_SetConfig+0x5a6>
 800beb8:	2310      	movs	r3, #16
 800beba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bebe:	e0b0      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bec0:	2320      	movs	r3, #32
 800bec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bec6:	e0ac      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bec8:	2340      	movs	r3, #64	@ 0x40
 800beca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bece:	e0a8      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bed0:	2380      	movs	r3, #128	@ 0x80
 800bed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bed6:	e0a4      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4a8f      	ldr	r2, [pc, #572]	@ (800c11c <UART_SetConfig+0x6a0>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d130      	bne.n	800bf44 <UART_SetConfig+0x4c8>
 800bee2:	4b8d      	ldr	r3, [pc, #564]	@ (800c118 <UART_SetConfig+0x69c>)
 800bee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bee6:	f003 0307 	and.w	r3, r3, #7
 800beea:	2b05      	cmp	r3, #5
 800beec:	d826      	bhi.n	800bf3c <UART_SetConfig+0x4c0>
 800beee:	a201      	add	r2, pc, #4	@ (adr r2, 800bef4 <UART_SetConfig+0x478>)
 800bef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef4:	0800bf0d 	.word	0x0800bf0d
 800bef8:	0800bf15 	.word	0x0800bf15
 800befc:	0800bf1d 	.word	0x0800bf1d
 800bf00:	0800bf25 	.word	0x0800bf25
 800bf04:	0800bf2d 	.word	0x0800bf2d
 800bf08:	0800bf35 	.word	0x0800bf35
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf12:	e086      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf14:	2304      	movs	r3, #4
 800bf16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf1a:	e082      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf1c:	2308      	movs	r3, #8
 800bf1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf22:	e07e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf24:	2310      	movs	r3, #16
 800bf26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf2a:	e07a      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf2c:	2320      	movs	r3, #32
 800bf2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf32:	e076      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf34:	2340      	movs	r3, #64	@ 0x40
 800bf36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf3a:	e072      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf3c:	2380      	movs	r3, #128	@ 0x80
 800bf3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf42:	e06e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	4a75      	ldr	r2, [pc, #468]	@ (800c120 <UART_SetConfig+0x6a4>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d130      	bne.n	800bfb0 <UART_SetConfig+0x534>
 800bf4e:	4b72      	ldr	r3, [pc, #456]	@ (800c118 <UART_SetConfig+0x69c>)
 800bf50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf52:	f003 0307 	and.w	r3, r3, #7
 800bf56:	2b05      	cmp	r3, #5
 800bf58:	d826      	bhi.n	800bfa8 <UART_SetConfig+0x52c>
 800bf5a:	a201      	add	r2, pc, #4	@ (adr r2, 800bf60 <UART_SetConfig+0x4e4>)
 800bf5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf60:	0800bf79 	.word	0x0800bf79
 800bf64:	0800bf81 	.word	0x0800bf81
 800bf68:	0800bf89 	.word	0x0800bf89
 800bf6c:	0800bf91 	.word	0x0800bf91
 800bf70:	0800bf99 	.word	0x0800bf99
 800bf74:	0800bfa1 	.word	0x0800bfa1
 800bf78:	2300      	movs	r3, #0
 800bf7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf7e:	e050      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf80:	2304      	movs	r3, #4
 800bf82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf86:	e04c      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf88:	2308      	movs	r3, #8
 800bf8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf8e:	e048      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf90:	2310      	movs	r3, #16
 800bf92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf96:	e044      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bf98:	2320      	movs	r3, #32
 800bf9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf9e:	e040      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bfa0:	2340      	movs	r3, #64	@ 0x40
 800bfa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfa6:	e03c      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bfa8:	2380      	movs	r3, #128	@ 0x80
 800bfaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfae:	e038      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a5b      	ldr	r2, [pc, #364]	@ (800c124 <UART_SetConfig+0x6a8>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d130      	bne.n	800c01c <UART_SetConfig+0x5a0>
 800bfba:	4b57      	ldr	r3, [pc, #348]	@ (800c118 <UART_SetConfig+0x69c>)
 800bfbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfbe:	f003 0307 	and.w	r3, r3, #7
 800bfc2:	2b05      	cmp	r3, #5
 800bfc4:	d826      	bhi.n	800c014 <UART_SetConfig+0x598>
 800bfc6:	a201      	add	r2, pc, #4	@ (adr r2, 800bfcc <UART_SetConfig+0x550>)
 800bfc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfcc:	0800bfe5 	.word	0x0800bfe5
 800bfd0:	0800bfed 	.word	0x0800bfed
 800bfd4:	0800bff5 	.word	0x0800bff5
 800bfd8:	0800bffd 	.word	0x0800bffd
 800bfdc:	0800c005 	.word	0x0800c005
 800bfe0:	0800c00d 	.word	0x0800c00d
 800bfe4:	2302      	movs	r3, #2
 800bfe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfea:	e01a      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bfec:	2304      	movs	r3, #4
 800bfee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bff2:	e016      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bff4:	2308      	movs	r3, #8
 800bff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bffa:	e012      	b.n	800c022 <UART_SetConfig+0x5a6>
 800bffc:	2310      	movs	r3, #16
 800bffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c002:	e00e      	b.n	800c022 <UART_SetConfig+0x5a6>
 800c004:	2320      	movs	r3, #32
 800c006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c00a:	e00a      	b.n	800c022 <UART_SetConfig+0x5a6>
 800c00c:	2340      	movs	r3, #64	@ 0x40
 800c00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c012:	e006      	b.n	800c022 <UART_SetConfig+0x5a6>
 800c014:	2380      	movs	r3, #128	@ 0x80
 800c016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c01a:	e002      	b.n	800c022 <UART_SetConfig+0x5a6>
 800c01c:	2380      	movs	r3, #128	@ 0x80
 800c01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a3f      	ldr	r2, [pc, #252]	@ (800c124 <UART_SetConfig+0x6a8>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	f040 80f8 	bne.w	800c21e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c02e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c032:	2b20      	cmp	r3, #32
 800c034:	dc46      	bgt.n	800c0c4 <UART_SetConfig+0x648>
 800c036:	2b02      	cmp	r3, #2
 800c038:	f2c0 8082 	blt.w	800c140 <UART_SetConfig+0x6c4>
 800c03c:	3b02      	subs	r3, #2
 800c03e:	2b1e      	cmp	r3, #30
 800c040:	d87e      	bhi.n	800c140 <UART_SetConfig+0x6c4>
 800c042:	a201      	add	r2, pc, #4	@ (adr r2, 800c048 <UART_SetConfig+0x5cc>)
 800c044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c048:	0800c0cb 	.word	0x0800c0cb
 800c04c:	0800c141 	.word	0x0800c141
 800c050:	0800c0d3 	.word	0x0800c0d3
 800c054:	0800c141 	.word	0x0800c141
 800c058:	0800c141 	.word	0x0800c141
 800c05c:	0800c141 	.word	0x0800c141
 800c060:	0800c0e3 	.word	0x0800c0e3
 800c064:	0800c141 	.word	0x0800c141
 800c068:	0800c141 	.word	0x0800c141
 800c06c:	0800c141 	.word	0x0800c141
 800c070:	0800c141 	.word	0x0800c141
 800c074:	0800c141 	.word	0x0800c141
 800c078:	0800c141 	.word	0x0800c141
 800c07c:	0800c141 	.word	0x0800c141
 800c080:	0800c0f3 	.word	0x0800c0f3
 800c084:	0800c141 	.word	0x0800c141
 800c088:	0800c141 	.word	0x0800c141
 800c08c:	0800c141 	.word	0x0800c141
 800c090:	0800c141 	.word	0x0800c141
 800c094:	0800c141 	.word	0x0800c141
 800c098:	0800c141 	.word	0x0800c141
 800c09c:	0800c141 	.word	0x0800c141
 800c0a0:	0800c141 	.word	0x0800c141
 800c0a4:	0800c141 	.word	0x0800c141
 800c0a8:	0800c141 	.word	0x0800c141
 800c0ac:	0800c141 	.word	0x0800c141
 800c0b0:	0800c141 	.word	0x0800c141
 800c0b4:	0800c141 	.word	0x0800c141
 800c0b8:	0800c141 	.word	0x0800c141
 800c0bc:	0800c141 	.word	0x0800c141
 800c0c0:	0800c133 	.word	0x0800c133
 800c0c4:	2b40      	cmp	r3, #64	@ 0x40
 800c0c6:	d037      	beq.n	800c138 <UART_SetConfig+0x6bc>
 800c0c8:	e03a      	b.n	800c140 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c0ca:	f7fd ff99 	bl	800a000 <HAL_RCCEx_GetD3PCLK1Freq>
 800c0ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c0d0:	e03c      	b.n	800c14c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f7fd ffa8 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0e0:	e034      	b.n	800c14c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0e2:	f107 0318 	add.w	r3, r7, #24
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f7fe f8f4 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c0ec:	69fb      	ldr	r3, [r7, #28]
 800c0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0f0:	e02c      	b.n	800c14c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c0f2:	4b09      	ldr	r3, [pc, #36]	@ (800c118 <UART_SetConfig+0x69c>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f003 0320 	and.w	r3, r3, #32
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d016      	beq.n	800c12c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c0fe:	4b06      	ldr	r3, [pc, #24]	@ (800c118 <UART_SetConfig+0x69c>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	08db      	lsrs	r3, r3, #3
 800c104:	f003 0303 	and.w	r3, r3, #3
 800c108:	4a07      	ldr	r2, [pc, #28]	@ (800c128 <UART_SetConfig+0x6ac>)
 800c10a:	fa22 f303 	lsr.w	r3, r2, r3
 800c10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c110:	e01c      	b.n	800c14c <UART_SetConfig+0x6d0>
 800c112:	bf00      	nop
 800c114:	40011400 	.word	0x40011400
 800c118:	58024400 	.word	0x58024400
 800c11c:	40007800 	.word	0x40007800
 800c120:	40007c00 	.word	0x40007c00
 800c124:	58000c00 	.word	0x58000c00
 800c128:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c12c:	4b9d      	ldr	r3, [pc, #628]	@ (800c3a4 <UART_SetConfig+0x928>)
 800c12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c130:	e00c      	b.n	800c14c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c132:	4b9d      	ldr	r3, [pc, #628]	@ (800c3a8 <UART_SetConfig+0x92c>)
 800c134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c136:	e009      	b.n	800c14c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c138:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c13e:	e005      	b.n	800c14c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c140:	2300      	movs	r3, #0
 800c142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c144:	2301      	movs	r3, #1
 800c146:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c14a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c14c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f000 81de 	beq.w	800c510 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c154:	697b      	ldr	r3, [r7, #20]
 800c156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c158:	4a94      	ldr	r2, [pc, #592]	@ (800c3ac <UART_SetConfig+0x930>)
 800c15a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c15e:	461a      	mov	r2, r3
 800c160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c162:	fbb3 f3f2 	udiv	r3, r3, r2
 800c166:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	685a      	ldr	r2, [r3, #4]
 800c16c:	4613      	mov	r3, r2
 800c16e:	005b      	lsls	r3, r3, #1
 800c170:	4413      	add	r3, r2
 800c172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c174:	429a      	cmp	r2, r3
 800c176:	d305      	bcc.n	800c184 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	685b      	ldr	r3, [r3, #4]
 800c17c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c17e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c180:	429a      	cmp	r2, r3
 800c182:	d903      	bls.n	800c18c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c184:	2301      	movs	r3, #1
 800c186:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c18a:	e1c1      	b.n	800c510 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c18c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c18e:	2200      	movs	r2, #0
 800c190:	60bb      	str	r3, [r7, #8]
 800c192:	60fa      	str	r2, [r7, #12]
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c198:	4a84      	ldr	r2, [pc, #528]	@ (800c3ac <UART_SetConfig+0x930>)
 800c19a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	603b      	str	r3, [r7, #0]
 800c1a4:	607a      	str	r2, [r7, #4]
 800c1a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c1ae:	f7f4 f893 	bl	80002d8 <__aeabi_uldivmod>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	460b      	mov	r3, r1
 800c1b6:	4610      	mov	r0, r2
 800c1b8:	4619      	mov	r1, r3
 800c1ba:	f04f 0200 	mov.w	r2, #0
 800c1be:	f04f 0300 	mov.w	r3, #0
 800c1c2:	020b      	lsls	r3, r1, #8
 800c1c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c1c8:	0202      	lsls	r2, r0, #8
 800c1ca:	6979      	ldr	r1, [r7, #20]
 800c1cc:	6849      	ldr	r1, [r1, #4]
 800c1ce:	0849      	lsrs	r1, r1, #1
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	4605      	mov	r5, r0
 800c1d6:	eb12 0804 	adds.w	r8, r2, r4
 800c1da:	eb43 0905 	adc.w	r9, r3, r5
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	469a      	mov	sl, r3
 800c1e6:	4693      	mov	fp, r2
 800c1e8:	4652      	mov	r2, sl
 800c1ea:	465b      	mov	r3, fp
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	4649      	mov	r1, r9
 800c1f0:	f7f4 f872 	bl	80002d8 <__aeabi_uldivmod>
 800c1f4:	4602      	mov	r2, r0
 800c1f6:	460b      	mov	r3, r1
 800c1f8:	4613      	mov	r3, r2
 800c1fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c202:	d308      	bcc.n	800c216 <UART_SetConfig+0x79a>
 800c204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c20a:	d204      	bcs.n	800c216 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c20c:	697b      	ldr	r3, [r7, #20]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c212:	60da      	str	r2, [r3, #12]
 800c214:	e17c      	b.n	800c510 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c216:	2301      	movs	r3, #1
 800c218:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c21c:	e178      	b.n	800c510 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	69db      	ldr	r3, [r3, #28]
 800c222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c226:	f040 80c5 	bne.w	800c3b4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c22a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c22e:	2b20      	cmp	r3, #32
 800c230:	dc48      	bgt.n	800c2c4 <UART_SetConfig+0x848>
 800c232:	2b00      	cmp	r3, #0
 800c234:	db7b      	blt.n	800c32e <UART_SetConfig+0x8b2>
 800c236:	2b20      	cmp	r3, #32
 800c238:	d879      	bhi.n	800c32e <UART_SetConfig+0x8b2>
 800c23a:	a201      	add	r2, pc, #4	@ (adr r2, 800c240 <UART_SetConfig+0x7c4>)
 800c23c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c240:	0800c2cb 	.word	0x0800c2cb
 800c244:	0800c2d3 	.word	0x0800c2d3
 800c248:	0800c32f 	.word	0x0800c32f
 800c24c:	0800c32f 	.word	0x0800c32f
 800c250:	0800c2db 	.word	0x0800c2db
 800c254:	0800c32f 	.word	0x0800c32f
 800c258:	0800c32f 	.word	0x0800c32f
 800c25c:	0800c32f 	.word	0x0800c32f
 800c260:	0800c2eb 	.word	0x0800c2eb
 800c264:	0800c32f 	.word	0x0800c32f
 800c268:	0800c32f 	.word	0x0800c32f
 800c26c:	0800c32f 	.word	0x0800c32f
 800c270:	0800c32f 	.word	0x0800c32f
 800c274:	0800c32f 	.word	0x0800c32f
 800c278:	0800c32f 	.word	0x0800c32f
 800c27c:	0800c32f 	.word	0x0800c32f
 800c280:	0800c2fb 	.word	0x0800c2fb
 800c284:	0800c32f 	.word	0x0800c32f
 800c288:	0800c32f 	.word	0x0800c32f
 800c28c:	0800c32f 	.word	0x0800c32f
 800c290:	0800c32f 	.word	0x0800c32f
 800c294:	0800c32f 	.word	0x0800c32f
 800c298:	0800c32f 	.word	0x0800c32f
 800c29c:	0800c32f 	.word	0x0800c32f
 800c2a0:	0800c32f 	.word	0x0800c32f
 800c2a4:	0800c32f 	.word	0x0800c32f
 800c2a8:	0800c32f 	.word	0x0800c32f
 800c2ac:	0800c32f 	.word	0x0800c32f
 800c2b0:	0800c32f 	.word	0x0800c32f
 800c2b4:	0800c32f 	.word	0x0800c32f
 800c2b8:	0800c32f 	.word	0x0800c32f
 800c2bc:	0800c32f 	.word	0x0800c32f
 800c2c0:	0800c321 	.word	0x0800c321
 800c2c4:	2b40      	cmp	r3, #64	@ 0x40
 800c2c6:	d02e      	beq.n	800c326 <UART_SetConfig+0x8aa>
 800c2c8:	e031      	b.n	800c32e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c2ca:	f7fb fee3 	bl	8008094 <HAL_RCC_GetPCLK1Freq>
 800c2ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c2d0:	e033      	b.n	800c33a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c2d2:	f7fb fef5 	bl	80080c0 <HAL_RCC_GetPCLK2Freq>
 800c2d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c2d8:	e02f      	b.n	800c33a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f7fd fea4 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2e8:	e027      	b.n	800c33a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c2ea:	f107 0318 	add.w	r3, r7, #24
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f7fd fff0 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c2f4:	69fb      	ldr	r3, [r7, #28]
 800c2f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2f8:	e01f      	b.n	800c33a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c2fa:	4b2d      	ldr	r3, [pc, #180]	@ (800c3b0 <UART_SetConfig+0x934>)
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	f003 0320 	and.w	r3, r3, #32
 800c302:	2b00      	cmp	r3, #0
 800c304:	d009      	beq.n	800c31a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c306:	4b2a      	ldr	r3, [pc, #168]	@ (800c3b0 <UART_SetConfig+0x934>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	08db      	lsrs	r3, r3, #3
 800c30c:	f003 0303 	and.w	r3, r3, #3
 800c310:	4a24      	ldr	r2, [pc, #144]	@ (800c3a4 <UART_SetConfig+0x928>)
 800c312:	fa22 f303 	lsr.w	r3, r2, r3
 800c316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c318:	e00f      	b.n	800c33a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c31a:	4b22      	ldr	r3, [pc, #136]	@ (800c3a4 <UART_SetConfig+0x928>)
 800c31c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c31e:	e00c      	b.n	800c33a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c320:	4b21      	ldr	r3, [pc, #132]	@ (800c3a8 <UART_SetConfig+0x92c>)
 800c322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c324:	e009      	b.n	800c33a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c326:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c32a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c32c:	e005      	b.n	800c33a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c32e:	2300      	movs	r3, #0
 800c330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c338:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c33a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f000 80e7 	beq.w	800c510 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c346:	4a19      	ldr	r2, [pc, #100]	@ (800c3ac <UART_SetConfig+0x930>)
 800c348:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c34c:	461a      	mov	r2, r3
 800c34e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c350:	fbb3 f3f2 	udiv	r3, r3, r2
 800c354:	005a      	lsls	r2, r3, #1
 800c356:	697b      	ldr	r3, [r7, #20]
 800c358:	685b      	ldr	r3, [r3, #4]
 800c35a:	085b      	lsrs	r3, r3, #1
 800c35c:	441a      	add	r2, r3
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	685b      	ldr	r3, [r3, #4]
 800c362:	fbb2 f3f3 	udiv	r3, r2, r3
 800c366:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c36a:	2b0f      	cmp	r3, #15
 800c36c:	d916      	bls.n	800c39c <UART_SetConfig+0x920>
 800c36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c374:	d212      	bcs.n	800c39c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c378:	b29b      	uxth	r3, r3
 800c37a:	f023 030f 	bic.w	r3, r3, #15
 800c37e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c382:	085b      	lsrs	r3, r3, #1
 800c384:	b29b      	uxth	r3, r3
 800c386:	f003 0307 	and.w	r3, r3, #7
 800c38a:	b29a      	uxth	r2, r3
 800c38c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c38e:	4313      	orrs	r3, r2
 800c390:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800c392:	697b      	ldr	r3, [r7, #20]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c398:	60da      	str	r2, [r3, #12]
 800c39a:	e0b9      	b.n	800c510 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c39c:	2301      	movs	r3, #1
 800c39e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c3a2:	e0b5      	b.n	800c510 <UART_SetConfig+0xa94>
 800c3a4:	03d09000 	.word	0x03d09000
 800c3a8:	003d0900 	.word	0x003d0900
 800c3ac:	0800ce84 	.word	0x0800ce84
 800c3b0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c3b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c3b8:	2b20      	cmp	r3, #32
 800c3ba:	dc49      	bgt.n	800c450 <UART_SetConfig+0x9d4>
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	db7c      	blt.n	800c4ba <UART_SetConfig+0xa3e>
 800c3c0:	2b20      	cmp	r3, #32
 800c3c2:	d87a      	bhi.n	800c4ba <UART_SetConfig+0xa3e>
 800c3c4:	a201      	add	r2, pc, #4	@ (adr r2, 800c3cc <UART_SetConfig+0x950>)
 800c3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3ca:	bf00      	nop
 800c3cc:	0800c457 	.word	0x0800c457
 800c3d0:	0800c45f 	.word	0x0800c45f
 800c3d4:	0800c4bb 	.word	0x0800c4bb
 800c3d8:	0800c4bb 	.word	0x0800c4bb
 800c3dc:	0800c467 	.word	0x0800c467
 800c3e0:	0800c4bb 	.word	0x0800c4bb
 800c3e4:	0800c4bb 	.word	0x0800c4bb
 800c3e8:	0800c4bb 	.word	0x0800c4bb
 800c3ec:	0800c477 	.word	0x0800c477
 800c3f0:	0800c4bb 	.word	0x0800c4bb
 800c3f4:	0800c4bb 	.word	0x0800c4bb
 800c3f8:	0800c4bb 	.word	0x0800c4bb
 800c3fc:	0800c4bb 	.word	0x0800c4bb
 800c400:	0800c4bb 	.word	0x0800c4bb
 800c404:	0800c4bb 	.word	0x0800c4bb
 800c408:	0800c4bb 	.word	0x0800c4bb
 800c40c:	0800c487 	.word	0x0800c487
 800c410:	0800c4bb 	.word	0x0800c4bb
 800c414:	0800c4bb 	.word	0x0800c4bb
 800c418:	0800c4bb 	.word	0x0800c4bb
 800c41c:	0800c4bb 	.word	0x0800c4bb
 800c420:	0800c4bb 	.word	0x0800c4bb
 800c424:	0800c4bb 	.word	0x0800c4bb
 800c428:	0800c4bb 	.word	0x0800c4bb
 800c42c:	0800c4bb 	.word	0x0800c4bb
 800c430:	0800c4bb 	.word	0x0800c4bb
 800c434:	0800c4bb 	.word	0x0800c4bb
 800c438:	0800c4bb 	.word	0x0800c4bb
 800c43c:	0800c4bb 	.word	0x0800c4bb
 800c440:	0800c4bb 	.word	0x0800c4bb
 800c444:	0800c4bb 	.word	0x0800c4bb
 800c448:	0800c4bb 	.word	0x0800c4bb
 800c44c:	0800c4ad 	.word	0x0800c4ad
 800c450:	2b40      	cmp	r3, #64	@ 0x40
 800c452:	d02e      	beq.n	800c4b2 <UART_SetConfig+0xa36>
 800c454:	e031      	b.n	800c4ba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c456:	f7fb fe1d 	bl	8008094 <HAL_RCC_GetPCLK1Freq>
 800c45a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c45c:	e033      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c45e:	f7fb fe2f 	bl	80080c0 <HAL_RCC_GetPCLK2Freq>
 800c462:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c464:	e02f      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c466:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c46a:	4618      	mov	r0, r3
 800c46c:	f7fd fdde 	bl	800a02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c474:	e027      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c476:	f107 0318 	add.w	r3, r7, #24
 800c47a:	4618      	mov	r0, r3
 800c47c:	f7fd ff2a 	bl	800a2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c480:	69fb      	ldr	r3, [r7, #28]
 800c482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c484:	e01f      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c486:	4b2d      	ldr	r3, [pc, #180]	@ (800c53c <UART_SetConfig+0xac0>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f003 0320 	and.w	r3, r3, #32
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d009      	beq.n	800c4a6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c492:	4b2a      	ldr	r3, [pc, #168]	@ (800c53c <UART_SetConfig+0xac0>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	08db      	lsrs	r3, r3, #3
 800c498:	f003 0303 	and.w	r3, r3, #3
 800c49c:	4a28      	ldr	r2, [pc, #160]	@ (800c540 <UART_SetConfig+0xac4>)
 800c49e:	fa22 f303 	lsr.w	r3, r2, r3
 800c4a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c4a4:	e00f      	b.n	800c4c6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c4a6:	4b26      	ldr	r3, [pc, #152]	@ (800c540 <UART_SetConfig+0xac4>)
 800c4a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4aa:	e00c      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c4ac:	4b25      	ldr	r3, [pc, #148]	@ (800c544 <UART_SetConfig+0xac8>)
 800c4ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4b0:	e009      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c4b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4b8:	e005      	b.n	800c4c6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c4c4:	bf00      	nop
    }

    if (pclk != 0U)
 800c4c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d021      	beq.n	800c510 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4d0:	4a1d      	ldr	r2, [pc, #116]	@ (800c548 <UART_SetConfig+0xacc>)
 800c4d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4da:	fbb3 f2f2 	udiv	r2, r3, r2
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	085b      	lsrs	r3, r3, #1
 800c4e4:	441a      	add	r2, r3
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	685b      	ldr	r3, [r3, #4]
 800c4ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4f2:	2b0f      	cmp	r3, #15
 800c4f4:	d909      	bls.n	800c50a <UART_SetConfig+0xa8e>
 800c4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c4fc:	d205      	bcs.n	800c50a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c4fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c500:	b29a      	uxth	r2, r3
 800c502:	697b      	ldr	r3, [r7, #20]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	60da      	str	r2, [r3, #12]
 800c508:	e002      	b.n	800c510 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c50a:	2301      	movs	r3, #1
 800c50c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	2201      	movs	r2, #1
 800c514:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c518:	697b      	ldr	r3, [r7, #20]
 800c51a:	2201      	movs	r2, #1
 800c51c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	2200      	movs	r2, #0
 800c524:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	2200      	movs	r2, #0
 800c52a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c52c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c530:	4618      	mov	r0, r3
 800c532:	3748      	adds	r7, #72	@ 0x48
 800c534:	46bd      	mov	sp, r7
 800c536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c53a:	bf00      	nop
 800c53c:	58024400 	.word	0x58024400
 800c540:	03d09000 	.word	0x03d09000
 800c544:	003d0900 	.word	0x003d0900
 800c548:	0800ce84 	.word	0x0800ce84

0800c54c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b083      	sub	sp, #12
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c558:	f003 0308 	and.w	r3, r3, #8
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d00a      	beq.n	800c576 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	685b      	ldr	r3, [r3, #4]
 800c566:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	430a      	orrs	r2, r1
 800c574:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c57a:	f003 0301 	and.w	r3, r3, #1
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d00a      	beq.n	800c598 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	685b      	ldr	r3, [r3, #4]
 800c588:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	430a      	orrs	r2, r1
 800c596:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c59c:	f003 0302 	and.w	r3, r3, #2
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d00a      	beq.n	800c5ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	430a      	orrs	r2, r1
 800c5b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5be:	f003 0304 	and.w	r3, r3, #4
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d00a      	beq.n	800c5dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	430a      	orrs	r2, r1
 800c5da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5e0:	f003 0310 	and.w	r3, r3, #16
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d00a      	beq.n	800c5fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	689b      	ldr	r3, [r3, #8]
 800c5ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	430a      	orrs	r2, r1
 800c5fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c602:	f003 0320 	and.w	r3, r3, #32
 800c606:	2b00      	cmp	r3, #0
 800c608:	d00a      	beq.n	800c620 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	689b      	ldr	r3, [r3, #8]
 800c610:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	430a      	orrs	r2, r1
 800c61e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d01a      	beq.n	800c662 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	685b      	ldr	r3, [r3, #4]
 800c632:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	430a      	orrs	r2, r1
 800c640:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c64a:	d10a      	bne.n	800c662 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	430a      	orrs	r2, r1
 800c660:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d00a      	beq.n	800c684 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	430a      	orrs	r2, r1
 800c682:	605a      	str	r2, [r3, #4]
  }
}
 800c684:	bf00      	nop
 800c686:	370c      	adds	r7, #12
 800c688:	46bd      	mov	sp, r7
 800c68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68e:	4770      	bx	lr

0800c690 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b098      	sub	sp, #96	@ 0x60
 800c694:	af02      	add	r7, sp, #8
 800c696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2200      	movs	r2, #0
 800c69c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c6a0:	f7f5 f950 	bl	8001944 <HAL_GetTick>
 800c6a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f003 0308 	and.w	r3, r3, #8
 800c6b0:	2b08      	cmp	r3, #8
 800c6b2:	d12f      	bne.n	800c714 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6bc:	2200      	movs	r2, #0
 800c6be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f000 f88e 	bl	800c7e4 <UART_WaitOnFlagUntilTimeout>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d022      	beq.n	800c714 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d6:	e853 3f00 	ldrex	r3, [r3]
 800c6da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c6dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c6e2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	461a      	mov	r2, r3
 800c6ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c6f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c6f4:	e841 2300 	strex	r3, r2, [r1]
 800c6f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c6fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d1e6      	bne.n	800c6ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2220      	movs	r2, #32
 800c704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2200      	movs	r2, #0
 800c70c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c710:	2303      	movs	r3, #3
 800c712:	e063      	b.n	800c7dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f003 0304 	and.w	r3, r3, #4
 800c71e:	2b04      	cmp	r3, #4
 800c720:	d149      	bne.n	800c7b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c722:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c726:	9300      	str	r3, [sp, #0]
 800c728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c72a:	2200      	movs	r2, #0
 800c72c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f000 f857 	bl	800c7e4 <UART_WaitOnFlagUntilTimeout>
 800c736:	4603      	mov	r3, r0
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d03c      	beq.n	800c7b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c744:	e853 3f00 	ldrex	r3, [r3]
 800c748:	623b      	str	r3, [r7, #32]
   return(result);
 800c74a:	6a3b      	ldr	r3, [r7, #32]
 800c74c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	461a      	mov	r2, r3
 800c758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c75a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c75c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c760:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c762:	e841 2300 	strex	r3, r2, [r1]
 800c766:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d1e6      	bne.n	800c73c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	3308      	adds	r3, #8
 800c774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	e853 3f00 	ldrex	r3, [r3]
 800c77c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	f023 0301 	bic.w	r3, r3, #1
 800c784:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	3308      	adds	r3, #8
 800c78c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c78e:	61fa      	str	r2, [r7, #28]
 800c790:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c792:	69b9      	ldr	r1, [r7, #24]
 800c794:	69fa      	ldr	r2, [r7, #28]
 800c796:	e841 2300 	strex	r3, r2, [r1]
 800c79a:	617b      	str	r3, [r7, #20]
   return(result);
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d1e5      	bne.n	800c76e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	2220      	movs	r2, #32
 800c7a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c7b2:	2303      	movs	r3, #3
 800c7b4:	e012      	b.n	800c7dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2220      	movs	r2, #32
 800c7ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	2220      	movs	r2, #32
 800c7c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c7da:	2300      	movs	r3, #0
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3758      	adds	r7, #88	@ 0x58
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b084      	sub	sp, #16
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	60f8      	str	r0, [r7, #12]
 800c7ec:	60b9      	str	r1, [r7, #8]
 800c7ee:	603b      	str	r3, [r7, #0]
 800c7f0:	4613      	mov	r3, r2
 800c7f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7f4:	e04f      	b.n	800c896 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c7f6:	69bb      	ldr	r3, [r7, #24]
 800c7f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7fc:	d04b      	beq.n	800c896 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c7fe:	f7f5 f8a1 	bl	8001944 <HAL_GetTick>
 800c802:	4602      	mov	r2, r0
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	69ba      	ldr	r2, [r7, #24]
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d302      	bcc.n	800c814 <UART_WaitOnFlagUntilTimeout+0x30>
 800c80e:	69bb      	ldr	r3, [r7, #24]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d101      	bne.n	800c818 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c814:	2303      	movs	r3, #3
 800c816:	e04e      	b.n	800c8b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f003 0304 	and.w	r3, r3, #4
 800c822:	2b00      	cmp	r3, #0
 800c824:	d037      	beq.n	800c896 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	2b80      	cmp	r3, #128	@ 0x80
 800c82a:	d034      	beq.n	800c896 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	2b40      	cmp	r3, #64	@ 0x40
 800c830:	d031      	beq.n	800c896 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	69db      	ldr	r3, [r3, #28]
 800c838:	f003 0308 	and.w	r3, r3, #8
 800c83c:	2b08      	cmp	r3, #8
 800c83e:	d110      	bne.n	800c862 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2208      	movs	r2, #8
 800c846:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c848:	68f8      	ldr	r0, [r7, #12]
 800c84a:	f000 f879 	bl	800c940 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2208      	movs	r2, #8
 800c852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	e029      	b.n	800c8b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	69db      	ldr	r3, [r3, #28]
 800c868:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c86c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c870:	d111      	bne.n	800c896 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c87a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c87c:	68f8      	ldr	r0, [r7, #12]
 800c87e:	f000 f85f 	bl	800c940 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	2220      	movs	r2, #32
 800c886:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	2200      	movs	r2, #0
 800c88e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c892:	2303      	movs	r3, #3
 800c894:	e00f      	b.n	800c8b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	69da      	ldr	r2, [r3, #28]
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	4013      	ands	r3, r2
 800c8a0:	68ba      	ldr	r2, [r7, #8]
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	bf0c      	ite	eq
 800c8a6:	2301      	moveq	r3, #1
 800c8a8:	2300      	movne	r3, #0
 800c8aa:	b2db      	uxtb	r3, r3
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	79fb      	ldrb	r3, [r7, #7]
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d0a0      	beq.n	800c7f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8b4:	2300      	movs	r3, #0
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3710      	adds	r7, #16
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}

0800c8be <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c8be:	b480      	push	{r7}
 800c8c0:	b08f      	sub	sp, #60	@ 0x3c
 800c8c2:	af00      	add	r7, sp, #0
 800c8c4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8cc:	6a3b      	ldr	r3, [r7, #32]
 800c8ce:	e853 3f00 	ldrex	r3, [r3]
 800c8d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c8d4:	69fb      	ldr	r3, [r7, #28]
 800c8d6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c8da:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c8e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c8ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8ec:	e841 2300 	strex	r3, r2, [r1]
 800c8f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d1e6      	bne.n	800c8c6 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	3308      	adds	r3, #8
 800c8fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	e853 3f00 	ldrex	r3, [r3]
 800c906:	60bb      	str	r3, [r7, #8]
   return(result);
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c90e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	3308      	adds	r3, #8
 800c916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c918:	61ba      	str	r2, [r7, #24]
 800c91a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c91c:	6979      	ldr	r1, [r7, #20]
 800c91e:	69ba      	ldr	r2, [r7, #24]
 800c920:	e841 2300 	strex	r3, r2, [r1]
 800c924:	613b      	str	r3, [r7, #16]
   return(result);
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d1e5      	bne.n	800c8f8 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2220      	movs	r2, #32
 800c930:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c934:	bf00      	nop
 800c936:	373c      	adds	r7, #60	@ 0x3c
 800c938:	46bd      	mov	sp, r7
 800c93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93e:	4770      	bx	lr

0800c940 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c940:	b480      	push	{r7}
 800c942:	b095      	sub	sp, #84	@ 0x54
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c950:	e853 3f00 	ldrex	r3, [r3]
 800c954:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c958:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c95c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	461a      	mov	r2, r3
 800c964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c966:	643b      	str	r3, [r7, #64]	@ 0x40
 800c968:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c96a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c96c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c96e:	e841 2300 	strex	r3, r2, [r1]
 800c972:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c976:	2b00      	cmp	r3, #0
 800c978:	d1e6      	bne.n	800c948 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	3308      	adds	r3, #8
 800c980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c982:	6a3b      	ldr	r3, [r7, #32]
 800c984:	e853 3f00 	ldrex	r3, [r3]
 800c988:	61fb      	str	r3, [r7, #28]
   return(result);
 800c98a:	69fa      	ldr	r2, [r7, #28]
 800c98c:	4b1e      	ldr	r3, [pc, #120]	@ (800ca08 <UART_EndRxTransfer+0xc8>)
 800c98e:	4013      	ands	r3, r2
 800c990:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	3308      	adds	r3, #8
 800c998:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c99a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c99c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c9a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c9a2:	e841 2300 	strex	r3, r2, [r1]
 800c9a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d1e5      	bne.n	800c97a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	d118      	bne.n	800c9e8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	e853 3f00 	ldrex	r3, [r3]
 800c9c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	f023 0310 	bic.w	r3, r3, #16
 800c9ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9d4:	61bb      	str	r3, [r7, #24]
 800c9d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d8:	6979      	ldr	r1, [r7, #20]
 800c9da:	69ba      	ldr	r2, [r7, #24]
 800c9dc:	e841 2300 	strex	r3, r2, [r1]
 800c9e0:	613b      	str	r3, [r7, #16]
   return(result);
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d1e6      	bne.n	800c9b6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2220      	movs	r2, #32
 800c9ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c9fc:	bf00      	nop
 800c9fe:	3754      	adds	r7, #84	@ 0x54
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr
 800ca08:	effffffe 	.word	0xeffffffe

0800ca0c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b090      	sub	sp, #64	@ 0x40
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca18:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	69db      	ldr	r3, [r3, #28]
 800ca1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca22:	d037      	beq.n	800ca94 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800ca24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca26:	2200      	movs	r2, #0
 800ca28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	3308      	adds	r3, #8
 800ca32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca36:	e853 3f00 	ldrex	r3, [r3]
 800ca3a:	623b      	str	r3, [r7, #32]
   return(result);
 800ca3c:	6a3b      	ldr	r3, [r7, #32]
 800ca3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca42:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	3308      	adds	r3, #8
 800ca4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca4c:	633a      	str	r2, [r7, #48]	@ 0x30
 800ca4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca54:	e841 2300 	strex	r3, r2, [r1]
 800ca58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d1e5      	bne.n	800ca2c <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ca60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	e853 3f00 	ldrex	r3, [r3]
 800ca6c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca74:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca7e:	61fb      	str	r3, [r7, #28]
 800ca80:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca82:	69b9      	ldr	r1, [r7, #24]
 800ca84:	69fa      	ldr	r2, [r7, #28]
 800ca86:	e841 2300 	strex	r3, r2, [r1]
 800ca8a:	617b      	str	r3, [r7, #20]
   return(result);
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d1e6      	bne.n	800ca60 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ca92:	e002      	b.n	800ca9a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800ca94:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ca96:	f7f4 fca9 	bl	80013ec <HAL_UART_TxCpltCallback>
}
 800ca9a:	bf00      	nop
 800ca9c:	3740      	adds	r7, #64	@ 0x40
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b084      	sub	sp, #16
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cab0:	68f8      	ldr	r0, [r7, #12]
 800cab2:	f7fe ffc3 	bl	800ba3c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cab6:	bf00      	nop
 800cab8:	3710      	adds	r7, #16
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}

0800cabe <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cabe:	b580      	push	{r7, lr}
 800cac0:	b086      	sub	sp, #24
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caca:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cad2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cada:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	689b      	ldr	r3, [r3, #8]
 800cae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cae6:	2b80      	cmp	r3, #128	@ 0x80
 800cae8:	d109      	bne.n	800cafe <UART_DMAError+0x40>
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	2b21      	cmp	r3, #33	@ 0x21
 800caee:	d106      	bne.n	800cafe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	2200      	movs	r2, #0
 800caf4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800caf8:	6978      	ldr	r0, [r7, #20]
 800cafa:	f7ff fee0 	bl	800c8be <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cafe:	697b      	ldr	r3, [r7, #20]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	689b      	ldr	r3, [r3, #8]
 800cb04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb08:	2b40      	cmp	r3, #64	@ 0x40
 800cb0a:	d109      	bne.n	800cb20 <UART_DMAError+0x62>
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2b22      	cmp	r3, #34	@ 0x22
 800cb10:	d106      	bne.n	800cb20 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	2200      	movs	r2, #0
 800cb16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800cb1a:	6978      	ldr	r0, [r7, #20]
 800cb1c:	f7ff ff10 	bl	800c940 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb26:	f043 0210 	orr.w	r2, r3, #16
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb30:	6978      	ldr	r0, [r7, #20]
 800cb32:	f7fe ff8d 	bl	800ba50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb36:	bf00      	nop
 800cb38:	3718      	adds	r7, #24
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}

0800cb3e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cb3e:	b580      	push	{r7, lr}
 800cb40:	b084      	sub	sp, #16
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb54:	68f8      	ldr	r0, [r7, #12]
 800cb56:	f7fe ff7b 	bl	800ba50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb5a:	bf00      	nop
 800cb5c:	3710      	adds	r7, #16
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}

0800cb62 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb62:	b580      	push	{r7, lr}
 800cb64:	b088      	sub	sp, #32
 800cb66:	af00      	add	r7, sp, #0
 800cb68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	e853 3f00 	ldrex	r3, [r3]
 800cb76:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb7e:	61fb      	str	r3, [r7, #28]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	461a      	mov	r2, r3
 800cb86:	69fb      	ldr	r3, [r7, #28]
 800cb88:	61bb      	str	r3, [r7, #24]
 800cb8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb8c:	6979      	ldr	r1, [r7, #20]
 800cb8e:	69ba      	ldr	r2, [r7, #24]
 800cb90:	e841 2300 	strex	r3, r2, [r1]
 800cb94:	613b      	str	r3, [r7, #16]
   return(result);
 800cb96:	693b      	ldr	r3, [r7, #16]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d1e6      	bne.n	800cb6a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2220      	movs	r2, #32
 800cba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2200      	movs	r2, #0
 800cba8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f7f4 fc1e 	bl	80013ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cbb0:	bf00      	nop
 800cbb2:	3720      	adds	r7, #32
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	bd80      	pop	{r7, pc}

0800cbb8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b083      	sub	sp, #12
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cbc0:	bf00      	nop
 800cbc2:	370c      	adds	r7, #12
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b083      	sub	sp, #12
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800cbd4:	bf00      	nop
 800cbd6:	370c      	adds	r7, #12
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr

0800cbe0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	b083      	sub	sp, #12
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800cbe8:	bf00      	nop
 800cbea:	370c      	adds	r7, #12
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr

0800cbf4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b085      	sub	sp, #20
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cc02:	2b01      	cmp	r3, #1
 800cc04:	d101      	bne.n	800cc0a <HAL_UARTEx_DisableFifoMode+0x16>
 800cc06:	2302      	movs	r3, #2
 800cc08:	e027      	b.n	800cc5a <HAL_UARTEx_DisableFifoMode+0x66>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2201      	movs	r2, #1
 800cc0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2224      	movs	r2, #36	@ 0x24
 800cc16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	681a      	ldr	r2, [r3, #0]
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f022 0201 	bic.w	r2, r2, #1
 800cc30:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cc38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	68fa      	ldr	r2, [r7, #12]
 800cc46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2220      	movs	r2, #32
 800cc4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2200      	movs	r2, #0
 800cc54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cc58:	2300      	movs	r3, #0
}
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	3714      	adds	r7, #20
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc64:	4770      	bx	lr

0800cc66 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cc66:	b580      	push	{r7, lr}
 800cc68:	b084      	sub	sp, #16
 800cc6a:	af00      	add	r7, sp, #0
 800cc6c:	6078      	str	r0, [r7, #4]
 800cc6e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cc76:	2b01      	cmp	r3, #1
 800cc78:	d101      	bne.n	800cc7e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cc7a:	2302      	movs	r3, #2
 800cc7c:	e02d      	b.n	800ccda <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2201      	movs	r2, #1
 800cc82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2224      	movs	r2, #36	@ 0x24
 800cc8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	681a      	ldr	r2, [r3, #0]
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f022 0201 	bic.w	r2, r2, #1
 800cca4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	689b      	ldr	r3, [r3, #8]
 800ccac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	683a      	ldr	r2, [r7, #0]
 800ccb6:	430a      	orrs	r2, r1
 800ccb8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f000 f850 	bl	800cd60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	68fa      	ldr	r2, [r7, #12]
 800ccc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2220      	movs	r2, #32
 800cccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ccd8:	2300      	movs	r3, #0
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	3710      	adds	r7, #16
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}

0800cce2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cce2:	b580      	push	{r7, lr}
 800cce4:	b084      	sub	sp, #16
 800cce6:	af00      	add	r7, sp, #0
 800cce8:	6078      	str	r0, [r7, #4]
 800ccea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ccf2:	2b01      	cmp	r3, #1
 800ccf4:	d101      	bne.n	800ccfa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ccf6:	2302      	movs	r3, #2
 800ccf8:	e02d      	b.n	800cd56 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2224      	movs	r2, #36	@ 0x24
 800cd06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	681a      	ldr	r2, [r3, #0]
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	f022 0201 	bic.w	r2, r2, #1
 800cd20:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	689b      	ldr	r3, [r3, #8]
 800cd28:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	683a      	ldr	r2, [r7, #0]
 800cd32:	430a      	orrs	r2, r1
 800cd34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f000 f812 	bl	800cd60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	68fa      	ldr	r2, [r7, #12]
 800cd42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2220      	movs	r2, #32
 800cd48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cd54:	2300      	movs	r3, #0
}
 800cd56:	4618      	mov	r0, r3
 800cd58:	3710      	adds	r7, #16
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	bd80      	pop	{r7, pc}
	...

0800cd60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b085      	sub	sp, #20
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d108      	bne.n	800cd82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2201      	movs	r2, #1
 800cd74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cd80:	e031      	b.n	800cde6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cd82:	2310      	movs	r3, #16
 800cd84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cd86:	2310      	movs	r3, #16
 800cd88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	689b      	ldr	r3, [r3, #8]
 800cd90:	0e5b      	lsrs	r3, r3, #25
 800cd92:	b2db      	uxtb	r3, r3
 800cd94:	f003 0307 	and.w	r3, r3, #7
 800cd98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	689b      	ldr	r3, [r3, #8]
 800cda0:	0f5b      	lsrs	r3, r3, #29
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	f003 0307 	and.w	r3, r3, #7
 800cda8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cdaa:	7bbb      	ldrb	r3, [r7, #14]
 800cdac:	7b3a      	ldrb	r2, [r7, #12]
 800cdae:	4911      	ldr	r1, [pc, #68]	@ (800cdf4 <UARTEx_SetNbDataToProcess+0x94>)
 800cdb0:	5c8a      	ldrb	r2, [r1, r2]
 800cdb2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cdb6:	7b3a      	ldrb	r2, [r7, #12]
 800cdb8:	490f      	ldr	r1, [pc, #60]	@ (800cdf8 <UARTEx_SetNbDataToProcess+0x98>)
 800cdba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cdbc:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdc0:	b29a      	uxth	r2, r3
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdc8:	7bfb      	ldrb	r3, [r7, #15]
 800cdca:	7b7a      	ldrb	r2, [r7, #13]
 800cdcc:	4909      	ldr	r1, [pc, #36]	@ (800cdf4 <UARTEx_SetNbDataToProcess+0x94>)
 800cdce:	5c8a      	ldrb	r2, [r1, r2]
 800cdd0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cdd4:	7b7a      	ldrb	r2, [r7, #13]
 800cdd6:	4908      	ldr	r1, [pc, #32]	@ (800cdf8 <UARTEx_SetNbDataToProcess+0x98>)
 800cdd8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdda:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdde:	b29a      	uxth	r2, r3
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cde6:	bf00      	nop
 800cde8:	3714      	adds	r7, #20
 800cdea:	46bd      	mov	sp, r7
 800cdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf0:	4770      	bx	lr
 800cdf2:	bf00      	nop
 800cdf4:	0800ce9c 	.word	0x0800ce9c
 800cdf8:	0800cea4 	.word	0x0800cea4

0800cdfc <memset>:
 800cdfc:	4402      	add	r2, r0
 800cdfe:	4603      	mov	r3, r0
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d100      	bne.n	800ce06 <memset+0xa>
 800ce04:	4770      	bx	lr
 800ce06:	f803 1b01 	strb.w	r1, [r3], #1
 800ce0a:	e7f9      	b.n	800ce00 <memset+0x4>

0800ce0c <__libc_init_array>:
 800ce0c:	b570      	push	{r4, r5, r6, lr}
 800ce0e:	4d0d      	ldr	r5, [pc, #52]	@ (800ce44 <__libc_init_array+0x38>)
 800ce10:	4c0d      	ldr	r4, [pc, #52]	@ (800ce48 <__libc_init_array+0x3c>)
 800ce12:	1b64      	subs	r4, r4, r5
 800ce14:	10a4      	asrs	r4, r4, #2
 800ce16:	2600      	movs	r6, #0
 800ce18:	42a6      	cmp	r6, r4
 800ce1a:	d109      	bne.n	800ce30 <__libc_init_array+0x24>
 800ce1c:	4d0b      	ldr	r5, [pc, #44]	@ (800ce4c <__libc_init_array+0x40>)
 800ce1e:	4c0c      	ldr	r4, [pc, #48]	@ (800ce50 <__libc_init_array+0x44>)
 800ce20:	f000 f818 	bl	800ce54 <_init>
 800ce24:	1b64      	subs	r4, r4, r5
 800ce26:	10a4      	asrs	r4, r4, #2
 800ce28:	2600      	movs	r6, #0
 800ce2a:	42a6      	cmp	r6, r4
 800ce2c:	d105      	bne.n	800ce3a <__libc_init_array+0x2e>
 800ce2e:	bd70      	pop	{r4, r5, r6, pc}
 800ce30:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce34:	4798      	blx	r3
 800ce36:	3601      	adds	r6, #1
 800ce38:	e7ee      	b.n	800ce18 <__libc_init_array+0xc>
 800ce3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce3e:	4798      	blx	r3
 800ce40:	3601      	adds	r6, #1
 800ce42:	e7f2      	b.n	800ce2a <__libc_init_array+0x1e>
 800ce44:	0800ceb4 	.word	0x0800ceb4
 800ce48:	0800ceb4 	.word	0x0800ceb4
 800ce4c:	0800ceb4 	.word	0x0800ceb4
 800ce50:	0800ceb8 	.word	0x0800ceb8

0800ce54 <_init>:
 800ce54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce56:	bf00      	nop
 800ce58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce5a:	bc08      	pop	{r3}
 800ce5c:	469e      	mov	lr, r3
 800ce5e:	4770      	bx	lr

0800ce60 <_fini>:
 800ce60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce62:	bf00      	nop
 800ce64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce66:	bc08      	pop	{r3}
 800ce68:	469e      	mov	lr, r3
 800ce6a:	4770      	bx	lr
