
---------- Begin Simulation Statistics ----------
final_tick                               265058171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382117                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662156                       # Number of bytes of host memory used
host_op_rate                                   382132                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.70                       # Real time elapsed on the host
host_tick_rate                             1012832650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.265058                       # Number of seconds simulated
sim_ticks                                265058171000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.650582                       # CPI: cycles per instruction
system.cpu.discardedOps                         21325                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       147637602                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.377276                       # IPC: instructions per cycle
system.cpu.numCycles                        265058171                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995768     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892130     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115786     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003793                       # Class of committed instruction
system.cpu.tickCycles                       117420569                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1479402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2967504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1527819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3056657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            508                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606891                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604737                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               848                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602605                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601511                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.818455                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     589                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             384                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     45762329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45762329                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45762374                       # number of overall hits
system.cpu.dcache.overall_hits::total        45762374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3032639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3032639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3032659                       # number of overall misses
system.cpu.dcache.overall_misses::total       3032659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 304869550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 304869550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 304869550000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 304869550000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48794968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48794968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100529.456358                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100529.456358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100528.793379                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100528.793379                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1516070                       # number of writebacks
system.cpu.dcache.writebacks::total           1516070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1504328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1504328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1504328                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1504328                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1528311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1528311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1528329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1528329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157930962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157930962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157933014000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157933014000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031321                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031321                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031321                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103336.926843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103336.926843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103337.052428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103337.052428                       # average overall mshr miss latency
system.cpu.dcache.replacements                1527818                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35679133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35679133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1069906000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1069906000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45736.160390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45736.160390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1022500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1022500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43722.740101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43722.740101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10083196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10083196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3009246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3009246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 303799644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 303799644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092442                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092442                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.229846                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.229846                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100955.403447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100955.403447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1504321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1504321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1504925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1504925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 156908462000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156908462000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.114946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104263.310132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104263.310132                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2052000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2052000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.276923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.276923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       114000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       114000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.804199                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47290731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1528330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.942749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.804199                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50323391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50323391                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49670100                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092096                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161102                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6046139                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6046139                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6046139                       # number of overall hits
system.cpu.icache.overall_hits::total         6046139                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          509                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            509                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          509                       # number of overall misses
system.cpu.icache.overall_misses::total           509                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50984000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50984000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50984000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50984000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6046648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6046648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6046648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6046648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100165.029470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100165.029470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100165.029470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100165.029470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          509                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          509                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          509                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98165.029470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98165.029470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98165.029470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98165.029470                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6046139                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6046139                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          509                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           509                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50984000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50984000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6046648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6046648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100165.029470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100165.029470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          509                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          509                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98165.029470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98165.029470                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.922301                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6046648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11879.465619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.922301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.496994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.496994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.497070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48373693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48373693                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 265058171000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003793                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                40721                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40734                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data               40721                       # number of overall hits
system.l2.overall_hits::total                   40734                       # number of overall hits
system.l2.demand_misses::.cpu.inst                496                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487609                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488105                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               496                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487609                       # number of overall misses
system.l2.overall_misses::total               1488105                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 151464255000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151512396000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48141000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 151464255000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151512396000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1528330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1528839                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1528330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1528839                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.973356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.973356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97058.467742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101817.248350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101815.662201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97058.467742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101817.248350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101815.662201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1479319                       # number of writebacks
system.l2.writebacks::total                   1479319                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488102                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 121711879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121750100000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 121711879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121750100000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.973354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.973354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973354                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77058.467742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81817.281592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81815.695429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77058.467742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81817.281592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81815.695429                       # average overall mshr miss latency
system.l2.replacements                        1479910                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1516070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1516070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1516070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1516070                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             17434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17434                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 151452276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151452276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1504925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1504925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101817.272172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101817.272172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 121702456000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121702456000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81817.272172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81817.272172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97058.467742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97058.467742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38221000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38221000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77058.467742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77058.467742                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11979000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11979000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101516.949153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101516.949153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81939.130435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81939.130435                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8170.578825                       # Cycle average of tags in use
system.l2.tags.total_refs                     3045001                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.046231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.060516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8167.518309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997385                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7578110                       # Number of tag accesses
system.l2.tags.data_accesses                  7578110                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000706791250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4456356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1403748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1479319                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488102                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479319                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.061305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.954240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.038721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82390    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.954522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.951222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.332935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2175      2.64%      2.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79613     96.63%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              603      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95238528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94676416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    359.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  265058123000                       # Total gap between requests
system.mem_ctrls.avgGap                      89322.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95206784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94674624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 119762.389818950338                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 359192035.623002886772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 357184325.398517906666                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479319                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12769000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  45451925500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6266758694250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25743.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30553.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4236245.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95206784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95238528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94676416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94676416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1487606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1488102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1479319                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1479319                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       119762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    359192036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359311798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       119762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       119762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    357191086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       357191086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    357191086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       119762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    359192036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       716502884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488102                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479291                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        92992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92419                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17562782000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7440510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        45464694500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11802.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30552.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1314944                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1313305                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       339143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   559.977119                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   371.353088                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   410.629213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        16405      4.84%      4.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       122930     36.25%     41.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12963      3.82%     44.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12631      3.72%     48.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        14828      4.37%     53.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11773      3.47%     56.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10641      3.14%     59.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11634      3.43%     63.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       125338     36.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       339143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95238528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94674624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              359.311798                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              357.184325                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1214028480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       645271440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313645120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3862110960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20922960240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  61959776910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  49605683520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  143523476670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.479163                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 126984904750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8850660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 129222606250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1207459680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       641776245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5311403160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3859788060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20922960240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  61724894160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  49803479520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  143471761065                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.284053                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 127515429250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8850660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 128692081750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1479319                       # Transaction distribution
system.membus.trans_dist::CleanEvict               83                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487491                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4455606                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4455606                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189914944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189914944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488102                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          8884780000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7832701500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2995389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1504925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1504925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           509                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1018                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4584478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4585496                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    194841600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              194874176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1479910                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94676416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3008749                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063450                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2996587     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12162      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3008749                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 265058171000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6088797000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1527000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4584992997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
