# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../opt/Xilinx-2025-1/2025.1/data/rsb/busdef" \
"../../../../lab_final.srcs/sources_1/new/serialAdder.v" \
"../../../../lab_final.srcs/sim_1/new/serialAdder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
