#pragma once

#define FPGA_REG_ADDR(cat, offset) ((cat << 16) | offset)

enum
{
    FPGA_CAT_VERSION,
    FPGA_CAT_COMMON,
    FPGA_CAT_SENSING,
    FPGA_CAT_MODE,
    FPGA_CAT_DEBUG,
    FPGA_CAT_SIOUT
};

#define FPGA_MAJOR_VERSION_ADDR         (FPGA_REG_ADDR(FPGA_CAT_VERSION, 0x0000))
#define FPGA_MINOR_VERSION_ADDR         (FPGA_REG_ADDR(FPGA_CAT_VERSION, 0x0001))
#define FPGA_BUILD_NUMBER_ADDR          (FPGA_REG_ADDR(FPGA_CAT_VERSION, 0x0002))
#define FPGA_REVISION_ADDR              (FPGA_REG_ADDR(FPGA_CAT_VERSION, 0x0003))

#define SENSING_FW_HOLD_ADDR            (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x0000))
#define FDG_SEL_ADDR                    (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x0001))
#define SHUTTER_ADDR                    (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x0002))
#define ANAGAIN_ADDR                    (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x0004))
#define DIGGAIN_ADDR                    (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x0006))
#define VMAX_ADDR                       (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x0008))
#define HMAX_ADDR                       (FPGA_REG_ADDR(FPGA_CAT_COMMON, 0x000A))

#define SENSING_WINDOW_CTRL_ADDR        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0000))
#define SENSING_WINDOW_RATIO_ADDR       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0001))
#define SENSING_WIN_OVERLAP_CTRL_ADDR   (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0003))
#define SENSING_WIN1_SEARCH_X_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0004))
#define SENSING_WIN1_SEARCH_Y_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0006))
#define SENSING_WIN1_SEARCH_WIDTH_ADDR  (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0008))
#define SENSING_WIN1_SEARCH_HEIGHT_ADDR (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x000A))
#define SENSING_WIN1_WIDTH_COEFF        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x000C))
#define SENSING_WIN1_HEIGHT_COEFF       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x000D))
#define SENSING_WIN2_SEARCH_X_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0014))
#define SENSING_WIN2_SEARCH_Y_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0016))
#define SENSING_WIN2_SEARCH_WIDTH_ADDR  (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0018))
#define SENSING_WIN2_SEARCH_HEIGHT_ADDR (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x001A))
#define SENSING_WIN2_WIDTH_COEFF        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x001C))
#define SENSING_WIN2_HEIGHT_COEFF       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x001D))
#define SENSING_WIN3_SEARCH_X_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0024))
#define SENSING_WIN3_SEARCH_Y_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0026))
#define SENSING_WIN3_SEARCH_WIDTH_ADDR  (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0028))
#define SENSING_WIN3_SEARCH_HEIGHT_ADDR (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x002A))
#define SENSING_WIN3_WIDTH_COEFF        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x002C))
#define SENSING_WIN3_HEIGHT_COEFF       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x002D))
#define SENSING_WIN4_SEARCH_X_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0034))
#define SENSING_WIN4_SEARCH_Y_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0036))
#define SENSING_WIN4_SEARCH_WIDTH_ADDR  (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0038))
#define SENSING_WIN4_SEARCH_HEIGHT_ADDR (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x003A))
#define SENSING_WIN4_WIDTH_COEFF        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x003C))
#define SENSING_WIN4_HEIGHT_COEFF       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x003D))
#define SENSING_WIN5_SEARCH_X_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0044))
#define SENSING_WIN5_SEARCH_Y_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0046))
#define SENSING_WIN5_SEARCH_WIDTH_ADDR  (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0048))
#define SENSING_WIN5_SEARCH_HEIGHT_ADDR (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x004A))
#define SENSING_WIN5_WIDTH_COEFF        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x005C))
#define SENSING_WIN5_HEIGHT_COEFF       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x005D))
#define SENSING_WIN6_SEARCH_X_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0054))
#define SENSING_WIN6_SEARCH_Y_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0056))
#define SENSING_WIN6_SEARCH_WIDTH_ADDR  (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0058))
#define SENSING_WIN6_SEARCH_HEIGHT_ADDR (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x005A))
#define SENSING_WIN6_WIDTH_COEFF        (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x005C))
#define SENSING_WIN6_HEIGHT_COEFF       (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x005D))
#define SENSING_WIN_WIDTH_MIN_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0064))
#define SENSING_WIN_WIDTH_MAX_ADDR      (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0066))
#define SENSING_WIN_HEIGHT_MIN_ADDR     (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0068))
#define SENSING_WIN_HEIGHT_MAX_ADDR     (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x006A))
#define SENSING_COEFF_DEC_PLACE_ADDR    (FPGA_REG_ADDR(FPGA_CAT_SENSING, 0x0070))

#define SENSOR_MODE_ADDR                (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0000))
#define SENSOR_DEPTH_ADDR               (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0001))
#define SENSOR_PIXEL_WIDTH_ADDR         (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0002))
#define SENSOR_PIXEL_HEIGHT_ADDR        (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0004))
#define MITOP_UNPACK_MODE_ADDR          (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0006))
#define MITOP_VALID_SHIFT_ADDR          (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0007))
#define GPIF_DEL_1LINE_ADDR             (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0008))
#define GPIF_HALF_HPIX_ADDR             (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0009))
#define LVDS_CALIBRATION_ADDR           (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x000A))
#define RESET_CONFIG_ADDR               (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x000B))
#define RESET_CONFIG_EXECUTE_ADDR       (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x000C))
#define GPIF_SIZE_SEL_ADDR              (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x000D))
#define GPIF_MANUUAL_H_PIX              (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x000E))
#define GPIF_MANUUAL_V_LINE             (FPGA_REG_ADDR(FPGA_CAT_MODE, 0x0010))

#define MAIN_STATUS_ADDR                (FPGA_REG_ADDR(FPGA_CAT_DEBUG, 0x0000))
#define FRM_CNT_MAIN_ADDR               (FPGA_REG_ADDR(FPGA_CAT_DEBUG, 0x0001))
#define FRM_CNT_DMA_ADDR                (FPGA_REG_ADDR(FPGA_CAT_DEBUG, 0x0002))

#define SIOUT_MODE_ADDR                 (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0000))
#define SIOUT_CS_MODE_ADDR              (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0001))
#define SIOUT_HFLIP_ADDR                (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0002))
#define SIOUT_VFLIP_ADDR                (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0003))
#define SIOUT_SCALING_FACTOR_ADDR       (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0004))
#define SIOUT_FRM_PERIOD_ADDR           (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0005))
#define SIOUT_NUM_ADDR                  (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0006))
#define SIOUT_IMG_WIDTH_ADDR            (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x0008))
#define SIOUT_IMG_HEIGHT_ADDR           (FPGA_REG_ADDR(FPGA_CAT_SIOUT, 0x000A))
