read_verilog ../top.v
proc
techmap -D U
synth

