{
  "https://dblp.org/db/conf/ispass/ispass2024.html": {
    "header": "ISPASS 2024:\nIndianapolis, IN, USA",
    "year": "2024",
    "papers": [
      {
        "title": "Message from the Program Chairs; ISPASS 2024.",
        "authors": [
          "Wim Heirman",
          "Stijn Eyerman"
        ]
      },
      {
        "title": "Message from the General Chair; ISPASS 2024.",
        "authors": [
          "Timothy Rogers"
        ]
      },
      {
        "title": "Aiding Microprocessor Performance Validation with Machine Learning.",
        "authors": [
          "Erick Carvajal Barboza",
          "Mahesh Ketkar",
          "Paul Gratz",
          "Jiang Hu"
        ]
      },
      {
        "title": "CiMLoop: A Flexible, Accurate, and Fast Compute-In-Memory Modeling Tool.",
        "authors": [
          "Tanner Andrulis",
          "Joel S. Emer",
          "Vivienne Sze"
        ]
      },
      {
        "title": "Characterizing In-Kernel Observability of Latency-Sensitive Request-Level Metrics with eBPF.",
        "authors": [
          "Mohammadreza Rezvani",
          "Ali Jahanshahi",
          "Daniel Wong"
        ]
      },
      {
        "title": "BTBench: A Benchmark for Comprehensive Binary Translation Performance Evaluation.",
        "authors": [
          "Xinyu Li",
          "Yanzhi Lan",
          "Gen Niu",
          "Feng Xue",
          "Fuxin Zhang"
        ]
      },
      {
        "title": "MuchiSim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems.",
        "authors": [
          "Marcelo Orenes-Vera",
          "Esin Tureci",
          "Margaret Martonosi",
          "David Wentzlaff"
        ]
      },
      {
        "title": "CiFlow: Dataflow Analysis and Optimization of Key Switching for Homomorphic Encryption.",
        "authors": [
          "Negar Neda",
          "Austin Ebel",
          "Benedict Reynwar",
          "Brandon Reagen"
        ]
      },
      {
        "title": "Workload Characterization of Commercial Mobile Benchmark Suites.",
        "authors": [
          "Victor Kariofillis",
          "Natalie Enright Jerger"
        ]
      },
      {
        "title": "RTune: Towards Automated and Coordinated Optimization of Computing and Computational Objectives of Parallel Iterative Applications.",
        "authors": [
          "Yonghong Yan",
          "Kewei Yan",
          "Anjia Wang"
        ]
      },
      {
        "title": "Characterizing Soft-Error Resiliency in Arm's Ethos-U55 Embedded Machine Learning Accelerator.",
        "authors": [
          "Abhishek Tyagi",
          "Reiley Jeyapaul",
          "Chuteng Zhou",
          "Paul N. Whatmough",
          "Yuhao Zhu"
        ]
      },
      {
        "title": "SAP: Silicon Authentication Platform for System-on-Chip Supply Chain Vulnerabilities.",
        "authors": [
          "Md Sami Ul Islam Sami",
          "Jingbo Zhou",
          "Sujan Kumar Saha",
          "Fahim Rahman",
          "Farimah Farahmandi",
          "Mark M. Tehranipoor"
        ]
      },
      {
        "title": "SimPoint-Based Microarchitectural Hotspot & Energy-Efficiency Analysis of RISC-V OoO CPUs.",
        "authors": [
          "Odysseas Chatzopoulos",
          "Maria Trakosa",
          "George Papadimitriou",
          "Wing Shek Wong",
          "Dimitris Gizopoulos"
        ]
      },
      {
        "title": "On the Rise of AMD Matrix Cores: Performance, Power Efficiency, and Programmability.",
        "authors": [
          "Gabin Schieffer",
          "Daniel Araújo de Medeiros",
          "Jennifer Faj",
          "Aniruddha Marathe",
          "Ivy Peng"
        ]
      },
      {
        "title": "DNA Storage Toolkit: A Modular End-to-End DNA Data Storage Codec and Simulator.",
        "authors": [
          "Puru Sharma",
          "Gary Goh Yipeng",
          "Bin Gao",
          "Longshen Ou",
          "Dehui Lin",
          "Deepak Sharma",
          "Djordje Jevdjic"
        ]
      },
      {
        "title": "Zatel: Sample Complexity-Aware Scale-Model Simulation for Ray Tracing.",
        "authors": [
          "Davit Grigoryan",
          "Yuan-Hsi Chou",
          "Tor M. Aamodt"
        ]
      },
      {
        "title": "BZSim: Fast, Large-Scale Microarchitectural Simulation with Detailed Interconnect Modeling.",
        "authors": [
          "Panagiotis Strikos",
          "Ahsen Ejaz",
          "Ioannis Sourdis"
        ]
      },
      {
        "title": "Userspace Networking in gem5.",
        "authors": [
          "Johnson Umeike",
          "Siddharth Agarwal",
          "Nikita Lazarev",
          "Mohammad Alian"
        ]
      },
      {
        "title": "Vision Transformer Computation and Resilience for Dynamic Inference.",
        "authors": [
          "Kavya Sreedhar",
          "Jason Clemons",
          "Rangharajan Venkatesan",
          "Stephen W. Keckler",
          "Mark Horowitz"
        ]
      },
      {
        "title": "LIBRA: Enabling Workload-Aware Multi-Dimensional Network Topology Optimization for Distributed Training of Large AI Models.",
        "authors": [
          "William Won",
          "Saeed Rashidi",
          "Sudarshan Srinivasan",
          "Tushar Krishna"
        ]
      },
      {
        "title": "SwiftRL: Towards Efficient Reinforcement Learning on Real Processing-In-Memory Systems.",
        "authors": [
          "Kailash Gogineni",
          "Sai Santosh Dayapule",
          "Juan Gómez-Luna",
          "Karthikeya Gogineni",
          "Peng Wei",
          "Tian Lan",
          "Mohammad Sadrosadati",
          "Onur Mutlu",
          "Guru Venkataramani"
        ]
      },
      {
        "title": "Forward to the Past: An Alternative to Hybrid CPU Design.",
        "authors": [
          "Sanyam Mehta",
          "Anna Yue"
        ]
      },
      {
        "title": "Bandwidth Characterization of DeepSpeed on Distributed Large Language Model Training.",
        "authors": [
          "Bagus Hanindhito",
          "Bhavesh Patel",
          "Lizy K. John"
        ]
      },
      {
        "title": "Generative AI Beyond LLMs: System Implications of Multi-Modal Generation.",
        "authors": [
          "Alicia Golden",
          "Samuel Hsia",
          "Fei Sun",
          "Bilge Acun",
          "Basil Hosmer",
          "Yejin Lee",
          "Zachary DeVito",
          "Jeff Johnson",
          "Gu-Yeon Wei",
          "David Brooks",
          "Carole-Jean Wu"
        ]
      },
      {
        "title": "Towards Cognitive AI Systems: Workload and Characterization of Neuro-Symbolic AI.",
        "authors": [
          "Zishen Wan",
          "Che-Kai Liu",
          "Hanchen Yang",
          "Ritik Raj",
          "Chaojian Li",
          "Haoran You",
          "Yonggan Fu",
          "Cheng Wan",
          "Ananda Samajdar",
          "Yingyan Celine Lin",
          "Tushar Krishna",
          "Arijit Raychowdhury"
        ]
      },
      {
        "title": "Scaling Down to Scale Up: A Cost-Benefit Analysis of Replacing OpenAI's LLM with Open Source SLMs in Production.",
        "authors": [
          "Chandra Irugalbandara",
          "Ashish Mahendra",
          "Roland Daynauth",
          "Tharuka Kasthuri Arachchige",
          "Jayanaka Dantanarayana",
          "Krisztián Flautner",
          "Lingjia Tang",
          "Yiping Kang",
          "Jason Mars"
        ]
      },
      {
        "title": "Leveraging Memory Expansion to Accelerate Large-Scale DL Training.",
        "authors": [
          "Divya Kiran Kadiyala",
          "Saeed Rashidi",
          "Taekyung Heo",
          "Abhimanyu Bambhaniya",
          "Tushar Krishna",
          "Alexandros Daglis"
        ]
      },
      {
        "title": "APGPM: Automated PMC-Based Power Modeling Methodology for Modern Mobile GPUs.",
        "authors": [
          "Pranab Dash",
          "Y. Charlie Hu",
          "Abhilash Jindal"
        ]
      },
      {
        "title": "Gem5-Based Evaluation of CVA6 SoC: Insights into the Architectural Design.",
        "authors": [
          "Umer Shahid",
          "Ayesha Ahmad",
          "Shanzay Wasim"
        ]
      },
      {
        "title": "Accel-Bench: Exploring the Potential of Programming Using Hardware-Accelerated Functions.",
        "authors": [
          "Abenezer Wudenhe",
          "Yu-Chia Liu",
          "Chris Chen",
          "Hung-Wei Tseng"
        ]
      },
      {
        "title": "SEFsim: A Statistically-Guided Fast DRAM Simulator.",
        "authors": [
          "Debpratim Adak",
          "Hyokeun Lee",
          "Ben Feinberg",
          "Gwendolyn Voskuilen",
          "Clayton Hughes",
          "Huiyang Zhou",
          "Amro Awad"
        ]
      },
      {
        "title": "Architecture-Level Modeling of Photonic Deep Neural Network Accelerators.",
        "authors": [
          "Tanner Andrulis",
          "Gohar Irfan Chaudhry",
          "Vinith M. Suriyakumar",
          "Joel S. Emer",
          "Vivienne Sze"
        ]
      },
      {
        "title": "Automatic Extraction of Network Configurations for Realistic Simulation and Validation.",
        "authors": [
          "Joshua Suetterlein",
          "Stephen J. Young",
          "Jesun Firoz",
          "Joseph B. Manzano",
          "Ryan D. Friese",
          "Nathan R. Tallent",
          "Kevin J. Barker",
          "Timothy Stavenger"
        ]
      },
      {
        "title": "MindPalace: A Framework for Studying Microarchitecture Design of Function-as-a-Service.",
        "authors": [
          "Kaifeng Xu",
          "Georgios Tziantzioulis",
          "David Wentzlaff"
        ]
      },
      {
        "title": "Infrastructure for Exploring SIMT Architecture in General-Purpose Processors.",
        "authors": [
          "Nikitha Karman",
          "Kevin Wei",
          "Dylan Scott",
          "Natheesan Ratnasegar",
          "Oguzhan Canpolat",
          "Hieu Mai",
          "Michael Ferdman"
        ]
      },
      {
        "title": "Distributed Training of Neural Radiance Fields: A Performance Characterization.",
        "authors": [
          "Adrian Zhao",
          "Louis Zhang",
          "Sankeerth Durvasula",
          "Fan Chen",
          "Nilesh Jain",
          "Selvakumar Panneer",
          "Nandita Vijaykumar"
        ]
      },
      {
        "title": "Bottleneck Scenarios in Use of the Conveyors Message Aggregation Library.",
        "authors": [
          "Shubhendra Pal Singhal",
          "Akihiro Hayashi",
          "Vivek Sarkar"
        ]
      },
      {
        "title": "A Profiling-Based Benchmark Suite for Warehouse-Scale Computers.",
        "authors": [
          "Andreas Abel",
          "Yuying Li",
          "Richard O'Grady",
          "Chris Kennelly",
          "Darryl Gove"
        ]
      },
      {
        "title": "Characterizing Dynamic Memory Behavior in WebAssembly Workloads.",
        "authors": [
          "Yuxin Qin",
          "Dejice Jacob",
          "Jeremy Singer"
        ]
      },
      {
        "title": "Probing Weaknesses in GPU Reliability Assessment: A Cross-Layer Approach.",
        "authors": [
          "Lishan Yang",
          "George Papadimitriou",
          "Dimitrios Sartzetakis",
          "Adwait Jog",
          "Evgenia Smirni",
          "Dimitris Gizopoulos"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2023.html": {
    "header": "ISPASS 2023: Raleigh, NC, USA",
    "year": "2023",
    "papers": [
      {
        "title": "Characterization of Data Compression in Datacenters.",
        "authors": [
          "Geonhwa Jeong",
          "Bikash Sharma",
          "Nick Terrell",
          "Abhishek Dhanotia",
          "Zhiwei Zhao",
          "Niket Agarwal",
          "Arun Kejariwal",
          "Tushar Krishna"
        ]
      },
      {
        "title": "PES: An Energy and Throughput Model for Energy Harvesting IoT Systems.",
        "authors": [
          "Fatemeh Ghasemi",
          "Lukas Liedtke",
          "Magnus Jahre"
        ]
      },
      {
        "title": "PyTFHE: An End-to-End Compilation and Execution Framework for Fully Homomorphic Encryption Applications.",
        "authors": [
          "Jiaao Ma",
          "Ceyu Xu",
          "Lisa Wu Wills"
        ]
      },
      {
        "title": "Evaluating Machine LearningWorkloads on Memory-Centric Computing Systems.",
        "authors": [
          "Juan Gómez-Luna",
          "Yuxin Guo",
          "Sylvan Brocard",
          "Julien Legriel",
          "Remy Cimadomo",
          "Geraldo F. Oliveira",
          "Gagandeep Singh",
          "Onur Mutlu"
        ]
      },
      {
        "title": "MQL: ML-Assisted Queuing Latency Analysis for Data Center Networks.",
        "authors": [
          "Shruti Yadav Narayana",
          "Jie Tong",
          "Anish Krishnakumar",
          "Nuriye Yildirim",
          "Emily Shriver",
          "Mahesh Ketkar",
          "Ümit Y. Ogras"
        ]
      },
      {
        "title": "A Characterization of the Effects of Software Instruction Prefetching on an Aggressive Front-end.",
        "authors": [
          "Gino Chacon",
          "Nathan Gober",
          "Krishnendra Nathella",
          "Paul V. Gratz",
          "Daniel A. Jiménez"
        ]
      },
      {
        "title": "MBPlib: Modular Branch Prediction Library.",
        "authors": [
          "Emilio Domínguez-Sánchez",
          "Alberto Ros"
        ]
      },
      {
        "title": "Evaluating the Impact of Optimizations for Dynamic Binary Modification on 64-bit RISC-V.",
        "authors": [
          "John Alistair Kressel",
          "Guillermo Callaghan",
          "Cosmin Gorgovan",
          "Mikel Luján"
        ]
      },
      {
        "title": "An Application-Oriented Approach to Designing Hybrid CPU Architectures.",
        "authors": [
          "Anna Yue",
          "Sanyam Mehta"
        ]
      },
      {
        "title": "Profiling gem5 Simulator.",
        "authors": [
          "Johnson Umeike",
          "Neel Patel",
          "Alex Manley",
          "Amin Mamandipoor",
          "Heechul Yun",
          "Mohammad Alian"
        ]
      },
      {
        "title": "A Novel Simulation Methodology for Silicon Photonic Switching Fabrics.",
        "authors": [
          "Markos Kynigos",
          "Javier Navaridas",
          "Jose Antonio Pascual",
          "Mikel Luján"
        ]
      },
      {
        "title": "Simulating Wrong-Path Instructions in Decoupled Functional-First Simulation.",
        "authors": [
          "Stijn Eyerman",
          "Sam Van den Steen",
          "Wim Heirman",
          "Ibrahim Hur"
        ]
      },
      {
        "title": "Is the Future Cold or Tall? Design Space Exploration of Cryogenic and 3D Embedded Cache Memory.",
        "authors": [
          "Alexander Hankin",
          "Lillian Pentecost",
          "Dongmoon Min",
          "David Brooks",
          "Gu-Yeon Wei"
        ]
      },
      {
        "title": "MergePath-SpMM: Parallel Sparse Matrix-Matrix Algorithm for Graph Neural Network Acceleration.",
        "authors": [
          "Mohsin Shan",
          "Deniz Gurevin",
          "Jared Nye",
          "Caiwen Ding",
          "Omer Khan"
        ]
      },
      {
        "title": "CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (TinyML) Acceleration on FPGAs.",
        "authors": [
          "Shvetank Prakash",
          "Tim Callahan",
          "Joseph Bushagour",
          "Colby R. Banbury",
          "Alan V. Green",
          "Pete Warden",
          "Tim Ansell",
          "Vijay Janapa Reddi"
        ]
      },
      {
        "title": "Characterizing the Scalability of Graph Convolutional Networks on Intel® PIUMA.",
        "authors": [
          "Matthew Joseph Adiletta",
          "Jesmin Jahan Tithi",
          "Emmanouil-Ioannis Farsarakis",
          "Gerasimos Gerogiannis",
          "Robert Adolf",
          "Robert Benke",
          "Sidharth Kashyap",
          "Samuel Hsia",
          "Kartik Lakhotia",
          "Fabrizio Petrini",
          "Gu-Yeon Wei",
          "David Brooks"
        ]
      },
      {
        "title": "Genomics-GPU: A Benchmark Suite for GPU-accelerated Genome Analysis.",
        "authors": [
          "Zhuren Liu",
          "Shouzhe Zhang",
          "Justin Garrigus",
          "Hui Zhao"
        ]
      },
      {
        "title": "Exploring the Efficiency of Data-Oblivious Programs.",
        "authors": [
          "Lauren Biernacki",
          "Biniyam Mengist Tiruye",
          "Meron Zerihun Demissie",
          "Fitsum Assamnew Andargie",
          "Brandon Reagen",
          "Todd M. Austin"
        ]
      },
      {
        "title": "Redwood: Flexible and Portable Heterogeneous Tree Traversal Workloads.",
        "authors": [
          "Yanwen Xu",
          "Ang Li",
          "Tyler Sorensen"
        ]
      },
      {
        "title": "Community-based Matrix Reordering for Sparse Linear Algebra Optimization.",
        "authors": [
          "Vignesh Balaji",
          "Neal Clayton Crago",
          "Aamer Jaleel",
          "Stephen W. Keckler"
        ]
      },
      {
        "title": "Sieve: Stratified GPU-Compute Workload Sampling.",
        "authors": [
          "Mahmood Naderan-Tahan",
          "Hossein SeyyedAghaei",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "TransPimLib: Efficient Transcendental Functions for Processing-in-Memory Systems.",
        "authors": [
          "Maurus Item",
          "Geraldo F. Oliveira",
          "Juan Gómez-Luna",
          "Mohammad Sadrosadati",
          "Yuxin Guo",
          "Onur Mutlu"
        ]
      },
      {
        "title": "Early-Adaptor: An Adaptive Framework forProactive UVM Memory Management.",
        "authors": [
          "Seokjin Go",
          "Hyunwuk Lee",
          "Junsung Kim",
          "Jiwon Lee",
          "Myung Kuk Yoon",
          "Won Woo Ro"
        ]
      },
      {
        "title": "Sunstone: A Scalable and Versatile Scheduler for Mapping Tensor Algebra on Spatial Accelerators.",
        "authors": [
          "MohammadHossein Olyaiy",
          "Christopher Ng",
          "Alexandra (Sasha) Fedorova",
          "Mieszko Lis"
        ]
      },
      {
        "title": "RPU: The Ring Processing Unit.",
        "authors": [
          "Deepraj Soni",
          "Negar Neda",
          "Naifeng Zhang",
          "Benedict Reynwar",
          "Homer Gamil",
          "Benjamin Heyman",
          "Mohammed Nabeel",
          "Ahmad Al Badawi",
          "Yuriy Polyakov",
          "Kellie Canida",
          "Massoud Pedram",
          "Michail Maniatakos",
          "David Bruce Cousins",
          "Franz Franchetti",
          "Matthew French",
          "Andrew G. Schmidt",
          "Brandon Reagen"
        ]
      },
      {
        "title": "ASTRA-sim2.0: Modeling Hierarchical Networks and Disaggregated Systems for Large-model Training at Scale.",
        "authors": [
          "William Won",
          "Taekyung Heo",
          "Saeed Rashidi",
          "Srinivas Sridharan",
          "Sudarshan Srinivasan",
          "Tushar Krishna"
        ]
      },
      {
        "title": "Boreas: A Cost-Effective Mitigation Method for Advanced Hotspots using Machine Learning and Hardware Telemetry.",
        "authors": [
          "Maziar Amiraski",
          "David Werner",
          "Alexander Hankin",
          "Julien Sebot",
          "Kaushik Vaidyanathan",
          "Mark Hempstead"
        ]
      },
      {
        "title": "AMPeD: An Analytical Model for Performance in Distributed Training of Transformers.",
        "authors": [
          "Diksha Moolchandani",
          "Joyjit Kundu",
          "Frederik Ruelens",
          "Peter Vrancx",
          "Timon Evenblij",
          "Manu Perumkunnil"
        ]
      },
      {
        "title": "LoopTree: Enabling Exploration of Fused-layer Dataflow Accelerators.",
        "authors": [
          "Michael Gilbert",
          "Yannan Nellie Wu",
          "Angshuman Parashar",
          "Vivienne Sze",
          "Joel S. Emer"
        ]
      },
      {
        "title": "Degree-Aware Kernel Mapping for Graph Processing on GPUs.",
        "authors": [
          "Sanya Srivastava",
          "Tyler Sorensen"
        ]
      },
      {
        "title": "lfbench: a lock-free microbenchmark suite.",
        "authors": [
          "Mahita Nagabhiru",
          "Greg Byrd"
        ]
      },
      {
        "title": "A Benchmark Suite for Improving Performance Portability of the SYCL Programming Model.",
        "authors": [
          "Zheming Jin",
          "Jeffrey S. Vetter"
        ]
      },
      {
        "title": "Impact of Optimal Design Point on Performance Metrics of DNN accelerators in FPGA.",
        "authors": [
          "Tom Glint",
          "Aryan Gupta",
          "Daniel Giftson",
          "Gaurav Shah",
          "Vrajesh Patel",
          "Ruchit Chudasama",
          "Sukanya More",
          "Joycee Mekie"
        ]
      },
      {
        "title": "Workload Characterization Using Hierarchical PCA.",
        "authors": [
          "Lina Sawalha",
          "Grant Deljevic"
        ]
      },
      {
        "title": "Analyzing Energy Efficiency of a Server with a SmartNIC under SLO Constraints.",
        "authors": [
          "Jinghan Huang",
          "Jiaqi Lou",
          "Yan Sun",
          "Tianchen Wang",
          "Eun Kyung Lee",
          "Nam Sung Kim"
        ]
      },
      {
        "title": "KORDI: A Framework for Real-Time Performance and Cost Optimization of Apache Spark Streaming.",
        "authors": [
          "Athanasios Kordelas",
          "Thanasis Spyrou",
          "Spyros Voulgaris",
          "Vasileios Megalooikonomou",
          "Nikos Deligiannis"
        ]
      },
      {
        "title": "Enabling Design Space Exploration of DRAM Caches for Emerging Memory Systems.",
        "authors": [
          "Maryam Babaie",
          "Ayaz Akram",
          "Jason Lowe-Power"
        ]
      },
      {
        "title": "A Regression-based Model for End-to-End Latency Prediction for DNN Execution on GPUs.",
        "authors": [
          "Ying Li",
          "Yifan Sun",
          "Adwait Jog"
        ]
      },
      {
        "title": "A survey and comparison of consistent hashing algorithms.",
        "authors": [
          "Massimo Coluzzi",
          "Amos Brocco",
          "Patrizio Contu",
          "Tiziano Leidi"
        ]
      },
      {
        "title": "Analysis of Conventional, Near-Memory, and In-Memory DNN Accelerators.",
        "authors": [
          "Tom Glint",
          "Chandan Kumar Jha",
          "Manu Awasthi",
          "Joycee Mekie"
        ]
      },
      {
        "title": "RAINBOW: Multi-Dimensional Hardware-Software Co-Design for DL Accelerator On-Chip Memory.",
        "authors": [
          "Stavroula Zouzoula",
          "Muhammad Waqar Azhar",
          "Pedro Trancoso"
        ]
      },
      {
        "title": "Stream: A Modeling Framework for Fine-grained Layer Fusion on Multi-core DNN Accelerators.",
        "authors": [
          "Arne Symons",
          "Linyan Mei",
          "Steven Colleman",
          "Pouya Houshmand",
          "Sebastian Karl",
          "Marian Verhelst"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2022.html": {
    "header": "ISPASS 2022: Singapore",
    "year": "2022",
    "papers": [
      {
        "title": "Profiling Intel Graphics Architecture with Long Instruction Traces.",
        "authors": [
          "Konstantin Levit-Gurevich",
          "Alex Skaletsky",
          "Michael Berezalsky",
          "Yulia Kuznetcova",
          "Hila Yakov"
        ]
      },
      {
        "title": "Performance Analysis and Optimization with Little's Law.",
        "authors": [
          "Sanyam Mehta"
        ]
      },
      {
        "title": "The Indigo Program-Verification Microbenchmark Suite of Irregular Parallel Code Patterns.",
        "authors": [
          "Yiqian Liu",
          "Noushin Azami",
          "Corbin Walters",
          "Martin Burtscher"
        ]
      },
      {
        "title": "gpuFI-4: A Microarchitecture-Level Framework for Assessing the Cross-Layer Resilience of Nvidia GPUs.",
        "authors": [
          "Dimitris Sartzetakis",
          "George Papadimitriou",
          "Dimitris Gizopoulos"
        ]
      },
      {
        "title": "Distilling the Real Cost of Production Garbage Collectors.",
        "authors": [
          "Zixian Cai",
          "Stephen M. Blackburn",
          "Michael D. Bond",
          "Martin Maas"
        ]
      },
      {
        "title": "Scale-Model Architectural Simulation.",
        "authors": [
          "Wenjie Liu",
          "Wim Heirman",
          "Stijn Eyerman",
          "Shoaib Akram",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "MEGsim: A Novel Methodology for Efficient Simulation of Graphics Workloads in GPUs.",
        "authors": [
          "Jorge Ortiz",
          "David Corbalán-Navarro",
          "Juan L. Aragón",
          "Antonio González"
        ]
      },
      {
        "title": "MARTA: Multi-configuration Assembly pRofiler and Toolkit for performance Analysis.",
        "authors": [
          "Marcos Horro",
          "Louis-Noël Pouchet",
          "Gabriel Rodríguez",
          "Juan Touriño"
        ]
      },
      {
        "title": "Left-shifter: A pre-silicon framework for usage model based performance verification of the PCIe interface in server processor system on chips.",
        "authors": [
          "Tessil Thomas",
          "Bharath Venkatasubramanian",
          "Dinesh Sthapit",
          "Christopher Gray",
          "Atresh Gummadavelly",
          "Janick Bergeron",
          "Pankaj Mehta",
          "Prabu Thangamuthu"
        ]
      },
      {
        "title": "FOURST: A code generator for FFT-based fast stencil computations.",
        "authors": [
          "Zafar Ahmad",
          "Mohammad Mahdi Javanmard",
          "Gregory Thomas Croisdale",
          "Aaron Gregory",
          "Pramod Ganapathi",
          "Louis-Noël Pouchet",
          "Rezaul Chowdhury"
        ]
      },
      {
        "title": "Flexible Binary Instrumentation Framework to Profile Code Running on Intel GPUs.",
        "authors": [
          "Alex Skaletsky",
          "Konstantin Levit-Gurevich",
          "Michael Berezalsky",
          "Yulia Kuznetcova",
          "Hila Yakov"
        ]
      },
      {
        "title": "POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning.",
        "authors": [
          "Shalini Jain",
          "Yashas Andaluri",
          "S. VenkataKeerthy",
          "Ramakrishna Upadrasta"
        ]
      },
      {
        "title": "XFeatur: Hardware Feature Extraction for DNN Auto-tuning.",
        "authors": [
          "Jorge Sierra Acosta",
          "Andreas Diavastos",
          "Antonio González"
        ]
      },
      {
        "title": "SGXGauge: A Comprehensive Benchmark Suite for Intel SGX.",
        "authors": [
          "Sandeep Kumar",
          "Abhisek Panda",
          "Smruti R. Sarangi"
        ]
      },
      {
        "title": "SAPCo Sort: optimizing Degree-Ordering for Power-Law Graphs.",
        "authors": [
          "Mohsen Koohi Esfahani",
          "Peter Kilpatrick",
          "Hans Vandierendonck"
        ]
      },
      {
        "title": "TILE-SIM: A Systematic Approach to Systolic Array-based Accelerator Evaluation.",
        "authors": [
          "Yuhang Li",
          "Mei Wen",
          "Jiawei Fei",
          "Junzhong Shen",
          "Yasong Cao"
        ]
      },
      {
        "title": "FASE: A Fast, Accurate and Seamless Emulator for Custom Numerical Formats.",
        "authors": [
          "John Osorio Ríos",
          "Adrià Armejach",
          "Eric Petit",
          "Greg Henry",
          "Marc Casas"
        ]
      },
      {
        "title": "Meterstick: Benchmarking Performance Variability in Cloud and Self-hosted Minecraft-like Games.",
        "authors": [
          "Jerrit Eickhoff",
          "Jesse Donkervliet",
          "Alexandru Iosup"
        ]
      },
      {
        "title": "Simulating Noisy Channels in DNA Storage.",
        "authors": [
          "Mayank Keoliya",
          "Puru Sharma",
          "Djordje Jevdjic"
        ]
      },
      {
        "title": "OS-level Implications of Using DRAM Caches in Memory Disaggregation.",
        "authors": [
          "Bin Gao",
          "Hao-Wei Tee",
          "Alireza Sanaee",
          "Soh Boon Jun",
          "Djordje Jevdjic"
        ]
      },
      {
        "title": "VIPP: Validation-Included Precision-Parametric N-Body Benchmark Suite.",
        "authors": [
          "Shigeyuki Sato",
          "Kota Iizuka",
          "Naoki Yoshifuji",
          "Masaki Natsume"
        ]
      },
      {
        "title": "High-Performance Deployment of Text Detection Model: Compression and Hardware Platform considerations.",
        "authors": [
          "Nupur Sumeet",
          "Karan Rawat",
          "Manoj Nambiar"
        ]
      },
      {
        "title": "Roofline Model for UAVs: A Bottleneck Analysis Tool for Onboard Compute Characterization of Autonomous Unmanned Aerial Vehicles.",
        "authors": [
          "Srivatsan Krishnan",
          "Zishen Wan",
          "Kshitij Bhardwaj",
          "Ninad Jadhav",
          "Aleksandra Faust",
          "Vijay Janapa Reddi"
        ]
      },
      {
        "title": "RTRBench: A Benchmark Suite for Real-Time Robotics.",
        "authors": [
          "Mohammad Bakhshalipour",
          "Maxim Likhachev",
          "Phillip B. Gibbons"
        ]
      },
      {
        "title": "Characterization of MPC-based Private Inference for Transformer-based Models.",
        "authors": [
          "Yongqin Wang",
          "G. Edward Suh",
          "Wenjie Xiong",
          "Benjamin Lefaudeux",
          "Brian Knott",
          "Murali Annavaram",
          "Hsien-Hsin S. Lee"
        ]
      },
      {
        "title": "Spatiotemporal Strategies for Long-Term FPGA Resource Management.",
        "authors": [
          "Atefeh Mehrabi",
          "Daniel J. Sorin",
          "Benjamin C. Lee"
        ]
      },
      {
        "title": "Eris: Fault Injection and Tracking Framework for Reliability Analysis of Open-Source Hardware.",
        "authors": [
          "Shubham Nema",
          "Justin Kirschner",
          "Debpratim Adak",
          "Sapan Agarwal",
          "Ben Feinberg",
          "Arun F. Rodrigues",
          "Matthew J. Marinella",
          "Amro Awad"
        ]
      },
      {
        "title": "Understanding Data Compression in Warehouse-Scale Datacenter Services.",
        "authors": [
          "Geonhwa Jeong",
          "Bikash Sharma",
          "Nick Terrell",
          "Abhishek Dhanotia",
          "Zhiwei Zhao",
          "Niket Agarwal",
          "Arun Kejariwal",
          "Tushar Krishna"
        ]
      },
      {
        "title": "LoopIn: A Loop-Based Simulation Sampling Mechanism.",
        "authors": [
          "Uday Kumar Reddy Vengalam",
          "Anshujit Sharma",
          "Michael C. Huang"
        ]
      },
      {
        "title": "Building a Performance Model for Deep Learning Recommendation Model Training on GPUs.",
        "authors": [
          "Zhongyi Lin",
          "Louis Feng",
          "Ehsan K. Ardestani",
          "Jaewon Lee",
          "John Lundell",
          "Changkyu Kim",
          "Arun Kejariwal",
          "John D. Owens"
        ]
      },
      {
        "title": "Advancing Near-Data Processing with Precise Exceptions and Efficient Data Fetching.",
        "authors": [
          "Sairo R. dos Santos",
          "Tiago Rodrigo Kepe",
          "Francis B. Moreira",
          "Paulo C. Santos",
          "Marco A. Z. Alves"
        ]
      },
      {
        "title": "Profiling an Architectural Simulator.",
        "authors": [
          "Nedasadat Taheri",
          "Alexander Manely",
          "Ahmni R. Pang",
          "Mohammad Alian"
        ]
      },
      {
        "title": "Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices.",
        "authors": [
          "Kshitij Bhardwaj",
          "James Diffenderfer",
          "Bhavya Kailkhura",
          "Maya B. Gokhale"
        ]
      },
      {
        "title": "GPUCalorie: Floorplan Estimation for GPU Thermal Evaluation.",
        "authors": [
          "Marcus Chow",
          "Ali Jahanshahi",
          "Ana Cardenas Beltran",
          "Sheldon X.-D. Tan",
          "Daniel Wong"
        ]
      },
      {
        "title": "ARBench: Augmented Reality Benchmark For Mobile Devices.",
        "authors": [
          "Sofiane Chetoui",
          "Rahul Shahi",
          "Seif Abdelaziz",
          "Abhinav Golas",
          "Farrukh Hijaz",
          "Sherief Reda"
        ]
      },
      {
        "title": "Cross-Level Characterization of Program Behavior : (Extended Poster Abstract).",
        "authors": [
          "Li Tang",
          "Scott Pakin"
        ]
      },
      {
        "title": "A SIMT Analyzer for Multi-Threaded CPU Applications.",
        "authors": [
          "Ahmad Alawneh",
          "Mahmoud Khairy",
          "Timothy G. Rogers"
        ]
      },
      {
        "title": "Microarchitectural Performance Evaluation of AV1 Video Encoding Workloads.",
        "authors": [
          "Steffen Jensen",
          "Jaekyu Lee",
          "Dam Sunwoo",
          "Matthew J. Horsnell",
          "Lizy K. John"
        ]
      },
      {
        "title": "Ruby: Improving Hardware Efficiency for Tensor Algebra Accelerators Through Imperfect Factorization.",
        "authors": [
          "Mark Horeni",
          "Pooria Taheri",
          "Po-An Tsai",
          "Angshuman Parashar",
          "Joel S. Emer",
          "Siddharth Joshi"
        ]
      },
      {
        "title": "Pareto Rank Surrogate Model for Hardware-aware Neural Architecture Search.",
        "authors": [
          "Hadjer Benmeziane",
          "Smaïl Niar",
          "Hamza Ouarnoughi",
          "Kaoutar El Maghraoui"
        ]
      },
      {
        "title": "Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design.",
        "authors": [
          "Qijing Huang",
          "Charles Hong",
          "John Wawrzynek",
          "Mahesh Subedar",
          "Yakun Sophia Shao"
        ]
      },
      {
        "title": "Bifrost: End-to-End Evaluation and optimization of Reconfigurable DNN Accelerators.",
        "authors": [
          "Axel Stjerngren",
          "Perry Gibson",
          "José Cano"
        ]
      },
      {
        "title": "PCMCsim: An Accurate Phase-Change Memory Controller Simulator and its Performance Analysis.",
        "authors": [
          "Hyokeun Lee",
          "Hyungsuk Kim",
          "Seokbo Shim",
          "Seungyong Lee",
          "Do-sun Hong",
          "Hyuk-Jae Lee",
          "Hyun Kim"
        ]
      },
      {
        "title": "Address Translation Conscious Caching and Prefetching for High Performance Cache Hierarchy.",
        "authors": [
          "Vasudha",
          "Biswabandan Panda"
        ]
      },
      {
        "title": "DRAM Bandwidth and Latency Stacks: Visualizing DRAM Bottlenecks.",
        "authors": [
          "Stijn Eyerman",
          "Wim Heirman",
          "Ibrahim Hur"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2021.html": {
    "header": "ISPASS 2021: Stony Brook, NY, USA",
    "year": "2021",
    "papers": [
      {
        "title": "GenomicsBench: A Benchmark Suite for Genomics.",
        "authors": [
          "Arun Subramaniyan",
          "Yufeng Gu",
          "Timothy Dunn",
          "Somnath Paul",
          "Md. Vasimuddin",
          "Sanchit Misra",
          "David T. Blaauw",
          "Satish Narayanasamy",
          "Reetuparna Das"
        ]
      },
      {
        "title": "GNNMark: A Benchmark Suite to Characterize Graph Neural Network Training on GPUs.",
        "authors": [
          "Trinayan Baruah",
          "Kaustubh Shivdikar",
          "Shi Dong",
          "Yifan Sun",
          "Saiful A. Mojumder",
          "Kihoon Jung",
          "José L. Abellán",
          "Yash Ukidave",
          "Ajay Joshi",
          "John Kim",
          "David R. Kaeli"
        ]
      },
      {
        "title": "AIBench Training: Balanced Industry-Standard AI Training Benchmarking.",
        "authors": [
          "Fei Tang",
          "Wanling Gao",
          "Jianfeng Zhan",
          "Chuanxin Lan",
          "Xu Wen",
          "Lei Wang",
          "Chunjie Luo",
          "Zheng Cao",
          "Xingwang Xiong",
          "Zihan Jiang",
          "Tianshu Hao",
          "Fanda Fan",
          "Fan Zhang",
          "Yunyou Huang",
          "Jianan Chen",
          "Mengjia Du",
          "Rui Ren",
          "Chen Zheng",
          "Daoyi Zheng",
          "Haoning Tang",
          "Kunlin Zhan",
          "Biao Wang",
          "Defei Kong",
          "Minghe Yu",
          "Chongkang Tan",
          "Huan Li",
          "Xinhui Tian",
          "Yatao Li",
          "Junchao Shao",
          "Zhenyu Wang",
          "Xiaoyu Wang",
          "Jiahui Dai",
          "Hainan Ye"
        ]
      },
      {
        "title": "CoCoPeLia: Communication-Computation Overlap Prediction for Efficient Linear Algebra on GPUs.",
        "authors": [
          "Petros Anastasiadis",
          "Nikela Papadopoulou",
          "Georgios I. Goumas",
          "Nectarios Koziris"
        ]
      },
      {
        "title": "Learning Sparse Matrix Row Permutations for Efficient SpMM on GPU Architectures.",
        "authors": [
          "Atefeh Mehrabi",
          "Donghyuk Lee",
          "Niladrish Chatterjee",
          "Daniel J. Sorin",
          "Benjamin C. Lee",
          "Mike O'Connor"
        ]
      },
      {
        "title": "Analyzing Secure Memory Architecture for GPUs.",
        "authors": [
          "Shougang Yuan",
          "Ardhi Wiratama Baskara Yudha",
          "Yan Solihin",
          "Huiyang Zhou"
        ]
      },
      {
        "title": "MicroGrad: A Centralized Framework for Workload Cloning and Stress Testing.",
        "authors": [
          "Gokul Subramanian Ravi",
          "Ramon Bertran",
          "Pradip Bose",
          "Mikko H. Lipasti"
        ]
      },
      {
        "title": "ViStA: Video Streaming and Analytics Benchmark.",
        "authors": [
          "Navneet Raju",
          "Rahul M. Koushik",
          "Hari Om",
          "Subramaniam Kalambur"
        ]
      },
      {
        "title": "Analysis of Factors Affecting Power Consumption and Energy Efficiency of SGEMM on the Low-Power Myriad-2 VPU.",
        "authors": [
          "Suyash Bakshi",
          "S. Lennart Johnsson"
        ]
      },
      {
        "title": "A Defense-Inspired Benchmark Suite.",
        "authors": [
          "Pete Ehrett",
          "Nathan Block",
          "Bing Schaefer",
          "Adrian Berding",
          "John Paul Koenig",
          "Pranav Srinivasan",
          "Valeria Bertacco",
          "Todd M. Austin"
        ]
      },
      {
        "title": "An Automated Traffic Generation Framework for Performance Evaluation of Networks-on-Chip for Real World Use Cases.",
        "authors": [
          "Sri Harsha Gade",
          "Anup Gangwar",
          "Ambica Prasad",
          "Nitin Kumar Agarwal",
          "Ravishankar Sreedharan"
        ]
      },
      {
        "title": "How Do Graph Relabeling Algorithms Improve Memory Locality?",
        "authors": [
          "Mohsen Koohi Esfahani",
          "Peter Kilpatrick",
          "Hans Vandierendonck"
        ]
      },
      {
        "title": "Designing GPU Architecture for Memory Bandwidth Reservation.",
        "authors": [
          "Emir C. Marangoz",
          "Kyoung-Don Kang",
          "Seunghee Shin"
        ]
      },
      {
        "title": "Reducing BERT Computation by Padding Removal and Curriculum Learning.",
        "authors": [
          "Wei Zhang",
          "Wei Wei",
          "Wen Wang",
          "Lingling Jin",
          "Zheng Cao"
        ]
      },
      {
        "title": "Efficient Split Counter Mode Encryption for NVM.",
        "authors": [
          "Qi Pei",
          "Seunghee Shin"
        ]
      },
      {
        "title": "AI Tax in Mobile SoCs: End-to-end Performance Analysis of Machine Learning in Smartphones.",
        "authors": [
          "Michael Buch",
          "Zahra Azad",
          "Ajay Joshi",
          "Vijay Janapa Reddi"
        ]
      },
      {
        "title": "Performance Characterization of .NET Benchmarks.",
        "authors": [
          "Aniket Anand Deshmukh",
          "Ruihao Li",
          "Rathijit Sen",
          "Robert R. Henry",
          "Monica Beckwith",
          "Gagan Gupta"
        ]
      },
      {
        "title": "Performance Analysis of Graph Neural Network Frameworks.",
        "authors": [
          "Junwei Wu",
          "Jingwei Sun",
          "Hao Sun",
          "Guangzhong Sun"
        ]
      },
      {
        "title": "Loopapalooza: Investigating Limits of Loop-Level Parallelism with a Compiler-Driven Approach.",
        "authors": [
          "Ali Mustafa Zaidi",
          "Konstantinos Iordanou",
          "Mikel Luján",
          "Giacomo Gabrielli"
        ]
      },
      {
        "title": "Real-Time Characterization of Data Access Correlations.",
        "authors": [
          "Bryan Harris",
          "Michael Marzullo",
          "Nihat Altiparmak"
        ]
      },
      {
        "title": "Comparative Code Structure Analysis using Deep Learning for Performance Prediction.",
        "authors": [
          "Tarek Ramadan",
          "Tanzima Z. Islam",
          "Chase Phelps",
          "Nathan Pinnow",
          "Jayaraman J. Thiagarajan"
        ]
      },
      {
        "title": "Understanding Capacity-Driven Scale-Out Neural Recommendation Inference.",
        "authors": [
          "Michael Lui",
          "Yavuz Yetim",
          "Özgür Özkan",
          "Zhuoran Zhao",
          "Shin-Yeh Tsai",
          "Carole-Jean Wu",
          "Mark Hempstead"
        ]
      },
      {
        "title": "Re-establishing Fetch-Directed Instruction Prefetching: An Industry Perspective.",
        "authors": [
          "Yasuo Ishii",
          "Jaekyu Lee",
          "Krishnendra Nathella",
          "Dam Sunwoo"
        ]
      },
      {
        "title": "Enabling Reproducible and Agile Full-System Simulation.",
        "authors": [
          "Bobby R. Bruce",
          "Ayaz Akram",
          "Hoa Nguyen",
          "Kyle Roarty",
          "Mahyar Samani",
          "Marjan Fariborz",
          "Trivikram Reddy",
          "Matthew D. Sinclair",
          "Jason Lowe-Power"
        ]
      },
      {
        "title": "A Case Against Hardware Managed DRAM Caches for NVRAM Based Systems.",
        "authors": [
          "Mark Hildebrand",
          "Julian T. Angeles",
          "Jason Lowe-Power",
          "Venkatesh Akella"
        ]
      },
      {
        "title": "Characterizing Massively Parallel Polymorphism.",
        "authors": [
          "Mengchi Zhang",
          "Ahmad Alawneh",
          "Timothy G. Rogers"
        ]
      },
      {
        "title": "Pinpointing the Memory Behaviors of DNN Training.",
        "authors": [
          "Jiansong Li",
          "Xiao Dong",
          "Guangli Li",
          "Peng Zhao",
          "Xueying Wang",
          "Xiaobing Chen",
          "Xianzhi Yu",
          "Yongxin Yang",
          "Zihan Jiang",
          "Wei Cao",
          "Lei Liu",
          "Xiaobing Feng"
        ]
      },
      {
        "title": "Thermal-Aware Overclocking for Smartphones.",
        "authors": [
          "Guru Prasad Srinivasa",
          "David Werner",
          "Mark Hempstead",
          "Geoffrey Challen"
        ]
      },
      {
        "title": "The Impact of SoC Integration and OS Deployment on the Reliability of Arm Processors.",
        "authors": [
          "Pablo Bodmann",
          "George Papadimitriou",
          "Dimitris Gizopoulos",
          "Paolo Rech"
        ]
      },
      {
        "title": "Memory-Efficient Hardware Performance Counters with Approximate-Counting Algorithms.",
        "authors": [
          "Jingyi Xu",
          "Sehoon Kim",
          "Borivoje Nikolic",
          "Yakun Sophia Shao"
        ]
      },
      {
        "title": "Architecture-Level Energy Estimation for Heterogeneous Computing Systems.",
        "authors": [
          "Francis Wang",
          "Yannan Nellie Wu",
          "Matthew E. Woicik",
          "Joel S. Emer",
          "Vivienne Sze"
        ]
      },
      {
        "title": "Sparseloop: An Analytical, Energy-Focused Design Space Exploration Methodology for Sparse Tensor Accelerators.",
        "authors": [
          "Yannan Nellie Wu",
          "Po-An Tsai",
          "Angshuman Parashar",
          "Vivienne Sze",
          "Joel S. Emer"
        ]
      },
      {
        "title": "Splash-4: Improving Scalability with Lock-Free Constructs.",
        "authors": [
          "Eduardo José Gómez-Hernández",
          "Ruixiang Shao",
          "Christos Sakalis",
          "Stefanos Kaxiras",
          "Alberto Ros"
        ]
      },
      {
        "title": "Accelerating Fully Homomorphic Encryption Through Microarchitecture-Aware Analysis and Optimization.",
        "authors": [
          "Wonkyung Jung",
          "Eojin Lee",
          "Sangpyo Kim",
          "Namhoon Kim",
          "Keewoo Lee",
          "Chohong Min",
          "Jung Hee Cheon",
          "Jung Ho Ahn"
        ]
      },
      {
        "title": "Efficient Management of Scratch-Pad Memories in Deep Learning Accelerators.",
        "authors": [
          "Subhankar Pal",
          "Swagath Venkataramani",
          "Viji Srinivasan",
          "Kailash Gopalakrishnan"
        ]
      },
      {
        "title": "Hardware Acceleration for DBMS Machine Learning Scoring: Is It Worth the Overheads?",
        "authors": [
          "Zahra Azad",
          "Rathijit Sen",
          "Kwanghyun Park",
          "Ajay Joshi"
        ]
      },
      {
        "title": "TPUPoint: Automatic Characterization of Hardware-Accelerated Machine-Learning Behavior for Cloud Computing.",
        "authors": [
          "Abenezer Wudenhe",
          "Hung-Wei Tseng"
        ]
      },
      {
        "title": "Pitfalls of InfiniBand with On-Demand Paging.",
        "authors": [
          "Takuya Fukuoka",
          "Shigeyuki Sato",
          "Kenjiro Taura"
        ]
      },
      {
        "title": "Analyzing the Interplay Between Random Shuffling and Storage Devices for Efficient Machine Learning.",
        "authors": [
          "Zhi-Lin Ke",
          "Hsiang-Yun Cheng",
          "Chia-Lin Yang",
          "Han-Wei Huang"
        ]
      },
      {
        "title": "E3: A HW/SW Co-design Neuroevolution Platform for Autonomous Learning in Edge Device.",
        "authors": [
          "Sheng-Chun Kao",
          "Tushar Krishna"
        ]
      },
      {
        "title": "FireMarshal: Making HW/SW Co-Design Reproducible and Reliable.",
        "authors": [
          "Nathan Pemberton",
          "Alon Amid"
        ]
      },
      {
        "title": "COBRA: A Framework for Evaluating Compositions of Hardware Branch Predictors.",
        "authors": [
          "Jerry Zhao",
          "Abraham Gonzalez",
          "Alon Amid",
          "Sagar Karandikar",
          "Krste Asanovic"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2020.html": {
    "header": "ISPASS 2020: Boston, MA, USA",
    "year": "2020",
    "papers": [
      {
        "title": "Altis: Modernizing GPGPU Benchmarks.",
        "authors": [
          "Bodun Hu",
          "Christopher J. Rossbach"
        ]
      },
      {
        "title": "SAGA-Bench: Software and Hardware Characterization of Streaming Graph Analytics Workloads.",
        "authors": [
          "Abanti Basak",
          "Jilan Lin",
          "Ryan Lorica",
          "Xinfeng Xie",
          "Zeshan Chishti",
          "Alaa R. Alameldeen",
          "Yuan Xie"
        ]
      },
      {
        "title": "Demystifying the MLPerf Training Benchmark Suite.",
        "authors": [
          "Snehil Verma",
          "Qinzhe Wu",
          "Bagus Hanindhito",
          "Gunjan Jha",
          "Eugene B. John",
          "Ramesh Radhakrishnan",
          "Lizy K. John"
        ]
      },
      {
        "title": "nanoBench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems.",
        "authors": [
          "Andreas Abel",
          "Jan Reineke"
        ]
      },
      {
        "title": "BST: A BookSim-Based Toolset to Simulate NoCs with Single- and Multi-Hop Bypass.",
        "authors": [
          "Ivan Perez",
          "Enrique Vallejo",
          "Miquel Moretó",
          "Ramón Beivide"
        ]
      },
      {
        "title": "A Systematic Methodology for Characterizing Scalability of DNN Accelerators using SCALE-Sim.",
        "authors": [
          "Ananda Samajdar",
          "Jan Moritz Joseph",
          "Yuhao Zhu",
          "Paul N. Whatmough",
          "Matthew Mattina",
          "Tushar Krishna"
        ]
      },
      {
        "title": "SeqPoint: Identifying Representative Iterations of Sequence-Based Neural Networks.",
        "authors": [
          "Suchita Pati",
          "Shaizeen Aga",
          "Matthew D. Sinclair",
          "Nuwan Jayasena"
        ]
      },
      {
        "title": "ASTRA-SIM: Enabling SW/HW Co-Design Exploration for Distributed DL Training Platforms.",
        "authors": [
          "Saeed Rashidi",
          "Srinivas Sridharan",
          "Sudarshan Srinivasan",
          "Tushar Krishna"
        ]
      },
      {
        "title": "CLAN: Continuous Learning using Asynchronous Neuroevolution on Commodity Edge Devices.",
        "authors": [
          "Parth Mannan",
          "Ananda Samajdar",
          "Tushar Krishna"
        ]
      },
      {
        "title": "Horus: A Modular GPU Emulator Framework.",
        "authors": [
          "Amr S. Elhelw",
          "Sreepathi Pai"
        ]
      },
      {
        "title": "Architecturally-Independent and Time-Based Characterization of SPEC CPU 2017.",
        "authors": [
          "Muhammad Hassan",
          "Chang Hyun Park",
          "David Black-Schaffer"
        ]
      },
      {
        "title": "NVIDIA GPGPUs Instructions Energy Consumption.",
        "authors": [
          "Yehia Arafa",
          "Ammar ElWazir",
          "Abdelrahman Elkanishy",
          "Youssef Aly",
          "Ayatelrahman Elsayed",
          "Abdel-Hameed A. Badawy",
          "Gopinath Chennupati",
          "Stephan J. Eidenbenz",
          "Nandakishore Santhi"
        ]
      },
      {
        "title": "C^2AFE: Capacity Curve Annotation and Feature Extraction for Shared Cache Analysis.",
        "authors": [
          "Cesar Gomes",
          "Mark Hempstead"
        ]
      },
      {
        "title": "An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs.",
        "authors": [
          "Yannan Nellie Wu",
          "Vivienne Sze",
          "Joel S. Emer"
        ]
      },
      {
        "title": "Geomancy: Automated Performance Enhancement through Data Layout Optimization.",
        "authors": [
          "Oceane Bel",
          "Kenneth Chang",
          "Nathan R. Tallent",
          "Dirk Düllmann",
          "Ethan L. Miller",
          "Faisal Nawab",
          "Darrell D. E. Long"
        ]
      },
      {
        "title": "Characterization of Data Generating Neural Network Applications on x86 CPU Architecture.",
        "authors": [
          "Antara Ganguly",
          "Shankar Balachandran",
          "Anant V. Nori",
          "Virendra Singh",
          "Sreenivas Subramoney"
        ]
      },
      {
        "title": "Specializing Coherence, Consistency, and Push/Pull for GPU Graph Analytics.",
        "authors": [
          "Giordano Salvador",
          "Wesley H. Darvin",
          "Muhammad Huzaifa",
          "Johnathan Alsop",
          "Matthew D. Sinclair",
          "Sarita V. Adve"
        ]
      },
      {
        "title": "LiveSim: A Fast Hot Reload Simulator for HDLs.",
        "authors": [
          "Haven Blake Skinner",
          "Rafael Trapani Possignolo",
          "Sheng-Hong Wang",
          "Jose Renau"
        ]
      },
      {
        "title": "MosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems.",
        "authors": [
          "Opeoluwa Matthews",
          "Aninda Manocha",
          "Davide Giri",
          "Marcelo Orenes-Vera",
          "Esin Tureci",
          "Tyler Sorensen",
          "Tae Jun Ham",
          "Juan L. Aragón",
          "Luca P. Carloni",
          "Margaret Martonosi"
        ]
      },
      {
        "title": "Mediating Power Struggles on a Shared Server.",
        "authors": [
          "Iyswarya Narayanan",
          "Anand Sivasubramaniam"
        ]
      },
      {
        "title": "Data Direct I/O Characterization for Future I/O System Exploration.",
        "authors": [
          "Mohammad Alian",
          "Yifan Yuan",
          "Jie Zhang",
          "Ren Wang",
          "Myoungsoo Jung",
          "Nam Sung Kim"
        ]
      },
      {
        "title": "On the Application Level Impact of SSD Performance Anomalies.",
        "authors": [
          "María F. Borge",
          "Florin Dinu",
          "Willy Zwaenepoel"
        ]
      },
      {
        "title": "Evaluation of an InfiniBand Switch: Choose Latency or Bandwidth, but Not Both.",
        "authors": [
          "M. R. Siavash Katebzadeh",
          "Paolo Costa",
          "Boris Grot"
        ]
      },
      {
        "title": "From Flash to 3D XPoint: Performance Bottlenecks and Potentials in RocksDB with Storage Evolution.",
        "authors": [
          "Yichen Jia",
          "Feng Chen"
        ]
      },
      {
        "title": "Evaluating Intel 3D-Xpoint NVDIMM Persistent Memory in the Context of a Key-Value Store.",
        "authors": [
          "Daniel G. Waddington",
          "Clem Dickey",
          "Luna Xu",
          "Travis Janssen",
          "Jantz Tran",
          "Kshitij A. Doshi"
        ]
      },
      {
        "title": "Understanding the Software and Hardware Stacks of a General-Purpose Cognitive Drone.",
        "authors": [
          "Sam Jijina",
          "Adriana Amyette",
          "Nima Shoghi Ghaleshahi",
          "Ramyad Hadidi",
          "Hyesoon Kim"
        ]
      },
      {
        "title": "Performance Analysis of 5G NR vRAN Platform and its Implications on Edge Computing.",
        "authors": [
          "Jianda Wang",
          "Yang Hu"
        ]
      },
      {
        "title": "A Study on Mesh Hybrid Memory Cube Network.",
        "authors": [
          "Cheng Qian",
          "Ming Zhang",
          "Xiaohui Kuang",
          "Gang Zhao"
        ]
      },
      {
        "title": "Performance Characterization of Lattice-Based Cryptography Workloads.",
        "authors": [
          "Deepika Natarajan",
          "Ronald G. Dreslinski"
        ]
      },
      {
        "title": "Performance Optimization of Lattice Post-Quantum Cryptographic Algorithms on Many-Core Processors.",
        "authors": [
          "Sandhya Koteshwara",
          "Manoj Kumar",
          "Pratap Pattnaik"
        ]
      },
      {
        "title": "SimTrace: Capturing over Time Program Phase Behavior.",
        "authors": [
          "Steven Flolid",
          "Emily Shriver",
          "Zachary Susskind",
          "Benjamin Thorell",
          "Lizy K. John"
        ]
      },
      {
        "title": "Orpheus: A New Deep Learning Framework for Easy Deployment and Evaluation of Edge Inference.",
        "authors": [
          "Perry Gibson",
          "José Cano"
        ]
      },
      {
        "title": "Performance Characterization of Simultaneous Multi-Threading and Index Partitioning for an Online Document Search Application.",
        "authors": [
          "Georgia Antoniou",
          "Zacharias Hadjilambrou",
          "Yiannakis Sazeides"
        ]
      },
      {
        "title": "CETUS: Towards Proportional Capacity Provisioning and Cost-Effectiveness in Frontend Servers.",
        "authors": [
          "Xiaoyu Zhang",
          "Ying Zhang",
          "Xiaowei Jiang",
          "Jian Chen",
          "Xin Long",
          "Zheng Cao",
          "Qiang Liu"
        ]
      },
      {
        "title": "Modeling Architectural Support for Tightly-Coupled Accelerators.",
        "authors": [
          "David J. Schlais",
          "Heng Zhuo",
          "Mikko H. Lipasti"
        ]
      },
      {
        "title": "Fused: Closed-Loop Performance and Energy Simulation of Embedded Systems.",
        "authors": [
          "Sivert T. Sliper",
          "William Wang",
          "Nikos Nikoleris",
          "Alex S. Weddell",
          "Geoff V. Merrett"
        ]
      },
      {
        "title": "Rapid Memory Footprint Access Diagnostics.",
        "authors": [
          "Ozgur O. Kilic",
          "Nathan R. Tallent",
          "Ryan D. Friese"
        ]
      },
      {
        "title": "A Loop-Aware Autotuner for High-Precision Floating-Point Applications.",
        "authors": [
          "Ruidong Gu",
          "Paul Beata",
          "Michela Becchi"
        ]
      },
      {
        "title": "Identification of an Entire Workload's CPU-Vmin from the n-First Seconds of its Execution Based on Performance Counters.",
        "authors": [
          "Panagiota Nikolaou",
          "Yiannakis Sazeides"
        ]
      },
      {
        "title": "Performance Prediction for Multi-Application Concurrency on GPUs.",
        "authors": [
          "Diksha Moolchandani",
          "Sudhanshu Gupta",
          "Anshul Kumar",
          "Smruti R. Sarangi"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2019.html": {
    "header": "ISPASS 2019: Madison, WI, USA",
    "year": "2019",
    "papers": [
      {
        "title": "GeST: An Automatic Framework For Generating CPU Stress-Tests.",
        "authors": [
          "Zacharias Hadjilambrou",
          "Shidhartha Das",
          "Paul N. Whatmough",
          "David M. Bull",
          "Yiannakis Sazeides"
        ]
      },
      {
        "title": "Characterization of Unnecessary Computations in Web Applications.",
        "authors": [
          "Hossein Golestani",
          "Scott A. Mahlke",
          "Satish Narayanasamy"
        ]
      },
      {
        "title": "Demystifying Crypto-Mining: Analysis and Optimizations of Memory-Hard PoW Algorithms.",
        "authors": [
          "Runchao Han",
          "Nikos Foutris",
          "Christos Kotselidis"
        ]
      },
      {
        "title": "One Size Does Not Fit All: Quantifying and Exposing the Accuracy-Latency Trade-Off in Machine Learning Cloud Service APIs via Tolerance Tiers.",
        "authors": [
          "Matthew Halpern",
          "Behzad Boroujerdian",
          "Todd W. Mummert",
          "Evelyn Duesterwald",
          "Vijay Janapa Reddi"
        ]
      },
      {
        "title": "The POP Detector: A Lightweight Online Program Phase Detection Framework.",
        "authors": [
          "Karl Taht",
          "James Greensky",
          "Rajeev Balasubramonian"
        ]
      },
      {
        "title": "Racing to Hardware-Validated Simulation.",
        "authors": [
          "Almutaz Adileh",
          "Cecilia González-Alvarez",
          "Juan Miguel De Haro Ruiz",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Full-System Simulation of Mobile CPU/GPU Platforms.",
        "authors": [
          "Kuba Kaszyk",
          "Harry Wagstaff",
          "Tom Spink",
          "Björn Franke",
          "Michael F. P. O'Boyle",
          "Bruno Bodin",
          "Henrik Uhrenholt"
        ]
      },
      {
        "title": "Modeling Deep Learning Accelerator Enabled GPUs.",
        "authors": [
          "Md Aamir Raihan",
          "Negar Goli",
          "Tor M. Aamodt"
        ]
      },
      {
        "title": "Emulating and Evaluating Hybrid Memory for Managed Languages on NUMA Hardware.",
        "authors": [
          "Shoaib Akram",
          "Jennifer B. Sartor",
          "Kathryn S. McKinley",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "On the Impact of Instruction Address Translation Overhead.",
        "authors": [
          "Yufeng Zhou",
          "Xiaowan Dong",
          "Alan L. Cox",
          "Sandhya Dwarkadas"
        ]
      },
      {
        "title": "Quantifying Process Variations and Its Impacts on Smartphones.",
        "authors": [
          "Guru Prasad Srinivasa",
          "Scott Haseley",
          "Geoffrey Challen",
          "Mark Hempstead"
        ]
      },
      {
        "title": "Assessing the Effects of Low Voltage in Branch Prediction Units.",
        "authors": [
          "Athanasios Chatzidimitriou",
          "George Papadimitriou",
          "Dimitris Gizopoulos",
          "Shrikanth Ganapathy",
          "John Kalamatianos"
        ]
      },
      {
        "title": "Tango: A Deep Neural Network Benchmark Suite for Various Accelerators.",
        "authors": [
          "Aajna Karki",
          "Chethan Palangotu Keshava",
          "Spoorthi Mysore Shivakumar",
          "Joshua Skow",
          "Goutam Madhukeshwar Hegde",
          "Hyeran Jeon"
        ]
      },
      {
        "title": "PARADISE - Post-Moore Architecture and Accelerator Design Space Exploration Using Device Level Simulation and Experiments.",
        "authors": [
          "Dilip P. Vasudevan",
          "George Michelogiannakis",
          "David Donofrio",
          "John Shalf"
        ]
      },
      {
        "title": "A Detailed Model for Contemporary GPU Memory Systems.",
        "authors": [
          "Mahmoud Khairy",
          "Akshay Jain",
          "Tor M. Aamodt",
          "Timothy G. Rogers"
        ]
      },
      {
        "title": "DSMM: A Dynamic Setting for Memory Management in Apache Spark.",
        "authors": [
          "Suk-Joo Chae",
          "Tae-Sun Chung"
        ]
      },
      {
        "title": "Fast Modeling of the L2 Cache Reuse Distance Histograms from Software Traces.",
        "authors": [
          "Jiancong Ge",
          "Ming Ling"
        ]
      },
      {
        "title": "FlexCPU: A Configurable Out-of-Order CPU Abstraction.",
        "authors": [
          "Bradley Wang",
          "Ayaz Akram",
          "Jason Lowe-Power"
        ]
      },
      {
        "title": "Hierarchical Page Eviction Policy for Unified Memory in GPUs.",
        "authors": [
          "Qi Yu",
          "Bruce R. Childers",
          "Libo Huang",
          "Cheng Qian",
          "Zhiying Wang"
        ]
      },
      {
        "title": "Analyzing Machine Learning Workloads Using a Detailed GPU Simulator.",
        "authors": [
          "Jonathan S. Lew",
          "Deval A. Shah",
          "Suchita Pati",
          "Shaylin Cattell",
          "Mengchi Zhang",
          "Amruth Sandhupatla",
          "Christopher Ng",
          "Negar Goli",
          "Matthew D. Sinclair",
          "Timothy G. Rogers",
          "Tor M. Aamodt"
        ]
      },
      {
        "title": "Empirical Investigation of Stale Value Tolerance on Parallel RNN Training.",
        "authors": [
          "Joo Hwan Lee",
          "Hyesoon Kim"
        ]
      },
      {
        "title": "Characterizing Sources of Ineffectual Computations in Deep Learning Networks.",
        "authors": [
          "Milos Nikolic",
          "Mostafa Mahmoud",
          "Andreas Moshovos",
          "Yiren Zhao",
          "Robert D. Mullins"
        ]
      },
      {
        "title": "Demystifying Bayesian Inference Workloads.",
        "authors": [
          "Yu Emma Wang",
          "Yuhao Zhu",
          "Glenn G. Ko",
          "Brandon Reagen",
          "Gu-Yeon Wei",
          "David Brooks"
        ]
      },
      {
        "title": "Workload Characterization of Nondeterministic Programs Parallelized by STATS.",
        "authors": [
          "Enrico Armenio Deiana",
          "Simone Campanoni"
        ]
      },
      {
        "title": "Parallelism Analysis of Prominent Desktop Applications: An 18- Year Perspective.",
        "authors": [
          "Siying Feng",
          "Subhankar Pal",
          "Yichen Yang",
          "Ronald G. Dreslinski"
        ]
      },
      {
        "title": "µqSim: Enabling Accurate and Scalable Simulation for Interactive Microservices.",
        "authors": [
          "Yanqi Zhang",
          "Yu Gan",
          "Christina Delimitrou"
        ]
      },
      {
        "title": "Distributed Software Defined Networking Controller Failure Mode and Availability Analysis.",
        "authors": [
          "Paul Reeser",
          "Guilhem Tesseyre",
          "Marcus Callaway"
        ]
      },
      {
        "title": "A Model Driven Approach Towards Improving the Performance of Apache Spark Applications.",
        "authors": [
          "Kewen Wang",
          "Mohammad Maifi Hasan Khan",
          "Nhan Nguyen",
          "Swapna S. Gokhale"
        ]
      },
      {
        "title": "An Improved Dynamic Vertical Partitioning Technique for Semi-Structured Data.",
        "authors": [
          "Sahel Sharify",
          "Alan W. Lu",
          "Jin Chen",
          "Arnamoy Bhattacharyya",
          "Ali B. Hashemi",
          "Nick Koudas",
          "Cristiana Amza"
        ]
      },
      {
        "title": "RPPM: Rapid Performance Prediction of Multithreaded Workloads on Multicore Processors.",
        "authors": [
          "Sander De Pestel",
          "Sam Van den Steen",
          "Shoaib Akram",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "HeteroMap: A Runtime Performance Predictor for Efficient Processing of Graph Analytics on Heterogeneous Multi-Accelerators.",
        "authors": [
          "Masab Ahmad",
          "Halit Dogan",
          "Christopher J. Michael",
          "Omer Khan"
        ]
      },
      {
        "title": "mRNA: Enabling Efficient Mapping Space Exploration for a Reconfiguration Neural Accelerator.",
        "authors": [
          "Zhongyuan Zhao",
          "Hyoukjun Kwon",
          "Sachit Kuhar",
          "Weiguang Sheng",
          "Zhigang Mao",
          "Tushar Krishna"
        ]
      },
      {
        "title": "DeLTA: GPU Performance Model for Deep Learning Applications with In-Depth Memory System Traffic Analysis.",
        "authors": [
          "Sangkug Lym",
          "Donghyuk Lee",
          "Mike O'Connor",
          "Niladrish Chatterjee",
          "Mattan Erez"
        ]
      },
      {
        "title": "Timeloop: A Systematic Approach to DNN Accelerator Evaluation.",
        "authors": [
          "Angshuman Parashar",
          "Priyanka Raina",
          "Yakun Sophia Shao",
          "Yu-Hsin Chen",
          "Victor A. Ying",
          "Anurag Mukkara",
          "Rangharajan Venkatesan",
          "Brucek Khailany",
          "Stephen W. Keckler",
          "Joel S. Emer"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2018.html": {
    "header": "ISPASS 2018: Belfast, UK",
    "year": "2018",
    "papers": [
      {
        "title": "Behind the Scenes: Memory Analysis of Graphical Workloads on Tile-Based GPUs.",
        "authors": [
          "Germán Ceballos",
          "Andreas Sembrant",
          "Trevor E. Carlson",
          "David Black-Schaffer"
        ]
      },
      {
        "title": "Performance Analysis of NVMe SSD-Based All-flash Array Systems.",
        "authors": [
          "Young Tack Jin",
          "Sungjoon Ahn",
          "Sungjin Lee"
        ]
      },
      {
        "title": "Doppio: I/O-Aware Performance Analysis, Modeling and Optimization for In-memory Computing Framework.",
        "authors": [
          "Peipei Zhou",
          "Zhenyuan Ruan",
          "Zhenman Fang",
          "Megan Shand",
          "David Roazen",
          "Jason Cong"
        ]
      },
      {
        "title": "MAPS: Understanding Metadata Access Patterns in Secure Memory.",
        "authors": [
          "Tamara Silbergleit Lehman",
          "Andrew D. Hilton",
          "Benjamin C. Lee"
        ]
      },
      {
        "title": "Hardware-Validated CPU Performance and Energy Modelling.",
        "authors": [
          "Matthew J. Walker",
          "Sascha Bischoff",
          "Stephan Diestelhorst",
          "Geoff V. Merrett",
          "Bashir M. Al-Hashimi"
        ]
      },
      {
        "title": "Micro-Viruses for Fast System-Level Voltage Margins Characterization in Multicore CPUs.",
        "authors": [
          "George Papadimitriou",
          "Athanasios Chatzidimitriou",
          "Manolis Kaliorakis",
          "Yannos Vastakis",
          "Dimitris Gizopoulos"
        ]
      },
      {
        "title": "DORA: Optimizing Smartphone Energy Efficiency and Web Browser Performance under Interference.",
        "authors": [
          "Davesh Shingari",
          "Akhil Arunkumar",
          "Benjamin Gaudette",
          "Sarma B. K. Vrudhula",
          "Carole-Jean Wu"
        ]
      },
      {
        "title": "Proctor: Detecting and Investigating Interference in Shared Datacenters.",
        "authors": [
          "Ram Srivatsa Kannan",
          "Animesh Jain",
          "Michael A. Laurenzano",
          "Lingjia Tang",
          "Jason Mars"
        ]
      },
      {
        "title": "SuperSim: Extensible Flit-Level Simulation of Large-Scale Interconnection Networks.",
        "authors": [
          "Nic McDonald",
          "Adriana Flores",
          "Al Davis",
          "Mikhail Isaev",
          "John Kim",
          "Doug Gibson"
        ]
      },
      {
        "title": "Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube.",
        "authors": [
          "Ramyad Hadidi",
          "Bahar Asgari",
          "Jeffrey S. Young",
          "Burhan Ahmad Mudassar",
          "Kartikay Garg",
          "Tushar Krishna",
          "Hyesoon Kim"
        ]
      },
      {
        "title": "Characterizing the Runtime Effects of Object-Oriented Workloads on GPUs.",
        "authors": [
          "Mengchi Zhang",
          "Roland N. Green",
          "Timothy G. Rogers"
        ]
      },
      {
        "title": "PowerSensor 2: A Fast Power Measurement Tool.",
        "authors": [
          "John W. Romein",
          "Bram Veenboer"
        ]
      },
      {
        "title": "HMCSP: Reducing Transaction Latency of CSR-based SPMV in Hybrid Memory Cube.",
        "authors": [
          "Cheng Qian",
          "Bruce R. Childers",
          "Libo Huang",
          "Qi Yu",
          "Zhiying Wang"
        ]
      },
      {
        "title": "Evaluating Memory Performance of Emerging Scale-Out Applications Using C-AMAT.",
        "authors": [
          "Qi Yu",
          "Libo Huang",
          "Cheng Qian",
          "Jianqiao Ma",
          "Zhiying Wang"
        ]
      },
      {
        "title": "Shifting the Barrier: Extending the Boundaries of the BarrierPoint Methodology.",
        "authors": [
          "Miguel Tairum Cruz",
          "Sascha Bischoff",
          "Roxana Rusitoru"
        ]
      },
      {
        "title": "Algorithmic Performance-Accuracy Trade-off in 3D Vision Applications.",
        "authors": [
          "Bruno Bodin",
          "Luigi Nardi",
          "Harry Wagstaff",
          "Paul H. J. Kelly",
          "Michael F. P. O'Boyle"
        ]
      },
      {
        "title": "Impact of System Resources on Performance of Deep Neural Network.",
        "authors": [
          "Parijat Dube",
          "Zehra Sura"
        ]
      },
      {
        "title": "Understanding the Characteristics of Mobile Augmented Reality Applications.",
        "authors": [
          "Huixiang Chen",
          "Yuting Dai",
          "Hao Meng",
          "Yilun Chen",
          "Tao Li"
        ]
      },
      {
        "title": "Performance Characterisation and Simulation of Intel's Integrated GPU Architecture.",
        "authors": [
          "Prasun Gera",
          "Hyojong Kim",
          "Hyesoon Kim",
          "Sunpyo Hong",
          "Vinod George",
          "Chi-Keung Luk"
        ]
      },
      {
        "title": "A Workload Characterization of the SPEC CPU2017 Benchmark Suite.",
        "authors": [
          "Ankur Limaye",
          "Tosiron Adegbija"
        ]
      },
      {
        "title": "The Alberta Workloads for the SPEC CPU 2017 Benchmark Suite.",
        "authors": [
          "José Nelson Amaral",
          "Edson Borin",
          "Dylan R. Ashley",
          "Caian Benedicto",
          "Elliot Colp",
          "Joao Henrique Stange Hoffmam",
          "Marcus Karpoff",
          "Erick Ochoa",
          "Morgan Redshaw",
          "Raphael Ernani Rodrigues"
        ]
      },
      {
        "title": "Towards Cross-Framework Workload Analysis via Flexible Event-Driven Interfaces.",
        "authors": [
          "Michael Lui",
          "Karthik Sangaiah",
          "Mark Hempstead",
          "Baris Taskin"
        ]
      },
      {
        "title": "Extending the Performance Analysis Tool Box: Multi-stage CPI Stacks and FLOPS Stacks.",
        "authors": [
          "Stijn Eyerman",
          "Wim Heirman",
          "Kristof Du Bois",
          "Ibrahim Hur"
        ]
      },
      {
        "title": "Low-Overhead Dynamic Instruction Mix Generation Using Hybrid Basic Block Profiling.",
        "authors": [
          "Andrzej Nowak",
          "Pawel Szostek",
          "Ahmad Yasin",
          "Willy Zwaenepoel"
        ]
      },
      {
        "title": "Performance Characterization of Multi-threaded Graph Processing Applications on Many-Integrated-Core Architecture.",
        "authors": [
          "Lei Jiang",
          "Langshi Chen",
          "Judy Qiu"
        ]
      },
      {
        "title": "Evaluating Performance Tradeoffs on the Radeon Open Compute Platform.",
        "authors": [
          "Yifan Sun",
          "Saoni Mukherjee",
          "Trinayan Baruah",
          "Shi Dong",
          "Julian Gutierrez",
          "Prannoy Mohan",
          "David R. Kaeli"
        ]
      },
      {
        "title": "A Cross-platform Evaluation of Graphics Shader Compiler Optimization.",
        "authors": [
          "Lewis Crawford",
          "Michael F. P. O'Boyle"
        ]
      },
      {
        "title": "Characterizing a Commercial Multidimensional Heterogeneous Processor Under GPGPU Workloads.",
        "authors": [
          "Matthew A. Watkins",
          "Philip Bedoukian"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2017.html": {
    "header": "ISPASS 2017: Santa Rosa, CA, USA",
    "year": "2017",
    "papers": [
      {
        "title": "Machine learning for performance and power modeling/prediction.",
        "authors": [
          "Lizy Kurian John"
        ]
      },
      {
        "title": "Sharing the instruction cache among lean cores on an asymmetric CMP for HPC applications.",
        "authors": [
          "Ugljesa Milic",
          "Alejandro Rico",
          "Paul M. Carpenter",
          "Alex Ramírez"
        ]
      },
      {
        "title": "Performance competitiveness of a statically compiled language for server-side Web applications.",
        "authors": [
          "Yohei Ueda",
          "Moriyoshi Ohara"
        ]
      },
      {
        "title": "Analyzing the scalability of managed language applications with speedup stacks.",
        "authors": [
          "Jennifer B. Sartor",
          "Kristof Du Bois",
          "Stijn Eyerman",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "PMAL: Enabling lightweight adaptation of legacy file systems on persistent memory systems.",
        "authors": [
          "Hyunsub Song",
          "Young Je Moon",
          "Se Kwon Lee",
          "Sam H. Noh"
        ]
      },
      {
        "title": "Chai: Collaborative heterogeneous applications for integrated-architectures.",
        "authors": [
          "Juan Gómez-Luna",
          "Izzat El Hajj",
          "Li-Wen Chang",
          "Victor Garcia-Flores",
          "Simon Garcia De Gonzalo",
          "Thomas B. Jablin",
          "Antonio J. Peña",
          "Wen-mei W. Hwu"
        ]
      },
      {
        "title": "Performance analysis of CNN frameworks for GPUs.",
        "authors": [
          "Heehoon Kim",
          "Hyoungwook Nam",
          "Wookeun Jung",
          "Jaejin Lee"
        ]
      },
      {
        "title": "GaaS workload characterization under NUMA architecture for virtualized GPU.",
        "authors": [
          "Huixiang Chen",
          "Meng Wang",
          "Yang Hu",
          "Mingcong Song",
          "Tao Li"
        ]
      },
      {
        "title": "Fast IPC estimation for performance projections using proxy suites and decision trees.",
        "authors": [
          "Kanishka Lahiri",
          "Subhash Kunnoth"
        ]
      },
      {
        "title": "Accurate address streams for LLC and beyond (SLAB): A methodology to enable system exploration.",
        "authors": [
          "Reena Panda",
          "Xinnian Zheng",
          "Lizy Kurian John"
        ]
      },
      {
        "title": "Clone morphing: Creating new workload behavior from existing applications.",
        "authors": [
          "Yipeng Wang",
          "Amro Awad",
          "Yan Solihin"
        ]
      },
      {
        "title": "Crossing the architectural barrier: Evaluating representative regions of parallel HPC applications.",
        "authors": [
          "Alexandra Ferreron",
          "Radhika Jagtap",
          "Sascha Bischoff",
          "Roxana Rusitoru"
        ]
      },
      {
        "title": "Characterization of GPGPU workloads on a multidimensional heterogeneous processor.",
        "authors": [
          "Matthew A. Watkins",
          "Philip Bedoukian"
        ]
      },
      {
        "title": "Service capacity measurement by redlining with live production traffic.",
        "authors": [
          "Susie Xia",
          "Zhenyun Zhuang",
          "Anant Rao",
          "Haricharan Ramachandra",
          "Yi Feng",
          "Ramya Pasumarti"
        ]
      },
      {
        "title": "Predicting memory page stability and its application to memory deduplication and live migration.",
        "authors": [
          "Karim Elghamrawy",
          "Diana Franklin",
          "Frederic T. Chong"
        ]
      },
      {
        "title": "Analyzing OpenCL 2.0 workloads using a heterogeneous CPU-GPU simulator.",
        "authors": [
          "Li Wang",
          "Ren-Wei Tsai",
          "Shao-Chung Wang",
          "Kun-Chih Chen",
          "Po-Han Wang",
          "Hsiang-Yun Cheng",
          "Yi-Chung Lee",
          "Sheng-Jie Shu",
          "Chun-Chieh Yang",
          "Min-Yih Hsu",
          "Li-Chen Kan",
          "Chao-Lin Lee",
          "Tzu-Chieh Yu",
          "Rih-Ding Peng",
          "Chia-Lin Yang",
          "Yuan-Shin Hwang",
          "Jenq Kuen Lee",
          "Shiao-Li Tsao",
          "Ming Ouhyoung"
        ]
      },
      {
        "title": "Microarchitecture level reliability comparison of modern GPU designs: First findings.",
        "authors": [
          "Alessandro Vallero",
          "Stefano Di Carlo",
          "Sotiris Tselonis",
          "Dimitris Gizopoulos"
        ]
      },
      {
        "title": "DARTS: Performance-counter driven sampling using binary translators.",
        "authors": [
          "Rajesh Kumar",
          "Suchita Pati",
          "Kanishka Lahiri"
        ]
      },
      {
        "title": "Docker characterization on high performance SSDs.",
        "authors": [
          "Qiumin Xu",
          "Manu Awasthi",
          "Krishna T. Malladi",
          "Janki Bhimani",
          "Jingpei Yang",
          "Murali Annavaram"
        ]
      },
      {
        "title": "A taxonomy of out-of-order instruction commit.",
        "authors": [
          "Mehdi Alipour",
          "Trevor E. Carlson",
          "Stefanos Kaxiras"
        ]
      },
      {
        "title": "PTAT: An efficient and precise tool for collecting detailed TLB miss traces.",
        "authors": [
          "Jiutian Zhang",
          "Yuhang Liu",
          "Xiaojing Zhu",
          "Yuan Ruan",
          "Mingyu Chen"
        ]
      },
      {
        "title": "Proxy benchmarks for emerging big-data workloads.",
        "authors": [
          "Reena Panda",
          "Lizy Kurian John"
        ]
      },
      {
        "title": "MaxSim: A simulation platform for managed applications.",
        "authors": [
          "Andrey Rodchenko",
          "Christos Kotselidis",
          "Andy Nisbet",
          "Antoniu Pop",
          "Mikel Luján"
        ]
      },
      {
        "title": "dist-gem5: Distributed simulation of computer clusters.",
        "authors": [
          "Mohammad Alian",
          "Umur Darbaz",
          "Gábor Dózsa",
          "Stephan Diestelhorst",
          "Daehoon Kim",
          "Nam Sung Kim"
        ]
      },
      {
        "title": "Prefetching for cloud workloads: An analysis based on address patterns.",
        "authors": [
          "Jiajun Wang",
          "Reena Panda",
          "Lizy Kurian John"
        ]
      },
      {
        "title": "Toolbox for exploration of energy-efficient event processors for human-computer interaction.",
        "authors": [
          "Tayyar Rzayev",
          "David H. Albonesi",
          "François Guimbretière",
          "Rajit Manohar",
          "Jaeyeon Kihm"
        ]
      },
      {
        "title": "HW/SW co-designed processors: Challenges, design choices and a simulation infrastructure for evaluation.",
        "authors": [
          "Rakesh Kumar",
          "José Cano",
          "Aleksandar Brankovic",
          "Demos Pavlou",
          "Kyriakos Stavrou",
          "Enric Gibert",
          "Alejandro Martínez",
          "Antonio Gonzalez"
        ]
      },
      {
        "title": "OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel.",
        "authors": [
          "Hyoukjun Kwon",
          "Tushar Krishna"
        ]
      },
      {
        "title": "StressRight: Finding the right stress for accurate in-development system evaluation.",
        "authors": [
          "Jaewon Lee",
          "Hanhwi Jang",
          "Jae-Eon Jo",
          "Gyu-hyeon Lee",
          "Jangwoo Kim"
        ]
      },
      {
        "title": "SimBench: A portable benchmarking methodology for full-system simulators.",
        "authors": [
          "Harry Wagstaff",
          "Bruno Bodin",
          "Tom Spink",
          "Björn Franke"
        ]
      },
      {
        "title": "Treelogy: A benchmark suite for tree traversals.",
        "authors": [
          "Nikhil Hegde",
          "Jianqiao Liu",
          "Kirshanthan Sundararajah",
          "Milind Kulkarni"
        ]
      },
      {
        "title": "Evaluating and mitigating bandwidth bottlenecks across the memory hierarchy in GPUs.",
        "authors": [
          "Saumay Dublish",
          "Vijay Nagarajan",
          "Nigel P. Topham"
        ]
      },
      {
        "title": "SASSIFI: An architecture-level fault injection tool for GPU application resilience evaluation.",
        "authors": [
          "Siva Kumar Sastry Hari",
          "Timothy Tsai",
          "Mark Stephenson",
          "Stephen W. Keckler",
          "Joel S. Emer"
        ]
      },
      {
        "title": "Exploring GPU performance, power and energy-efficiency bounds with Cache-aware Roofline Modeling.",
        "authors": [
          "Andre Lopes",
          "Frederico Pratas",
          "Leonel Sousa",
          "Aleksandar Ilic"
        ]
      },
      {
        "title": "Multi2Sim Kepler: A detailed architectural GPU simulator.",
        "authors": [
          "Xun Gong",
          "Rafael Ubal",
          "David R. Kaeli"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2016.html": {
    "header": "ISPASS 2016: Uppsala, Sweden",
    "year": "2016",
    "papers": [
      {
        "title": "Message from the general chair.",
        "authors": [
          "Erik Hagersten"
        ]
      },
      {
        "title": "Message from the program chair.",
        "authors": [
          "Andreas Moshovos"
        ]
      },
      {
        "title": "Performance analysis of accelerated biophysically-meaningful neuron simulations.",
        "authors": [
          "Georgios Smaragdos",
          "Georgios Chatzikonstantis",
          "Sofia Nomikou",
          "Dimitrios Rodopoulos",
          "Ioannis Sourdis",
          "Dimitrios Soudris",
          "Chris I. De Zeeuw",
          "Christos Strydis"
        ]
      },
      {
        "title": "DVFS performance prediction for managed multithreaded applications.",
        "authors": [
          "Shoaib Akram",
          "Jennifer B. Sartor",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Addressing service interruptions in memory with thread-to-rank assignment.",
        "authors": [
          "Manjunath Shevgoor",
          "Rajeev Balasubramonian",
          "Niladrish Chatterjee",
          "Jung-Sik Kim"
        ]
      },
      {
        "title": "Characterization and bottleneck analysis of a 64-bit ARMv8 platform.",
        "authors": [
          "Michael A. Laurenzano",
          "Ananta Tiwari",
          "Allyson Cauble-Chantrenne",
          "Adam Jundt",
          "William A. Ward Jr.",
          "Roy L. Campbell",
          "Laura Carrington"
        ]
      },
      {
        "title": "Analyzing the energy-efficiency of sparse matrix multiplication on heterogeneous systems: A comparative study of GPU, Xeon Phi and FPGA.",
        "authors": [
          "Heiner Giefers",
          "Peter W. J. Staar",
          "Costas Bekas",
          "Christoph Hagleitner"
        ]
      },
      {
        "title": "FastCap: An efficient and fair algorithm for power capping in many-core systems.",
        "authors": [
          "Yanpei Liu",
          "Guilherme Cox",
          "Qingyuan Deng",
          "Stark C. Draper",
          "Ricardo Bianchini"
        ]
      },
      {
        "title": "Anatomy of microarchitecture-level reliability assessment: Throughput and accuracy.",
        "authors": [
          "Athanasios Chatzidimitriou",
          "Dimitris Gizopoulos"
        ]
      },
      {
        "title": "EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures.",
        "authors": [
          "Renji Thomas",
          "Naser Sedaghati",
          "Radu Teodorescu"
        ]
      },
      {
        "title": "GUFI: A framework for GPUs reliability assessment.",
        "authors": [
          "Sotiris Tselonis",
          "Dimitris Gizopoulos"
        ]
      },
      {
        "title": "Splash-3: A properly synchronized benchmark suite for contemporary research.",
        "authors": [
          "Christos Sakalis",
          "Carl Leonardsson",
          "Stefanos Kaxiras",
          "Alberto Ros"
        ]
      },
      {
        "title": "Workload characterization and optimization of TPC-H queries on Apache Spark.",
        "authors": [
          "Tatsuhiro Chiba",
          "Tamiya Onodera"
        ]
      },
      {
        "title": "Demystifying cloud benchmarking.",
        "authors": [
          "Tapti Palit",
          "Yongming Shen",
          "Michael Ferdman"
        ]
      },
      {
        "title": "Analysis of PARSEC workload scalability.",
        "authors": [
          "Gabriel Southern",
          "Jose Renau"
        ]
      },
      {
        "title": "MLC PCM main memory with accelerated read.",
        "authors": [
          "Mohammad Arjomand",
          "Amin Jadidi",
          "Mahmut T. Kandemir",
          "Anand Sivasubramaniam",
          "Chita R. Das"
        ]
      },
      {
        "title": "Characterization and architectural implications of big data workloads.",
        "authors": [
          "Lei Wang",
          "Rui Ren",
          "Jianfeng Zhan",
          "Zhen Jia"
        ]
      },
      {
        "title": "Elastic traces for fast and accurate system performance exploration.",
        "authors": [
          "Radhika Jagtap",
          "Stephan Diestelhorst",
          "Andreas Hansson"
        ]
      },
      {
        "title": "CoolSim: Eliminating traditional cache warming with fast, virtualized profiling.",
        "authors": [
          "Nikos Nikoleris",
          "Andreas Sandberg",
          "Erik Hagersten",
          "Trevor E. Carlson"
        ]
      },
      {
        "title": "Compositional model of coherence and NUMA effects for optimizing thread and data placement.",
        "authors": [
          "Hao Luo",
          "Jacob Brock",
          "Pengcheng Li",
          "Chen Ding",
          "Chencheng Ye"
        ]
      },
      {
        "title": "Characterizing Hadoop applications on microservers for performance and energy efficiency optimizations.",
        "authors": [
          "Maria Malik",
          "Avesta Sasan",
          "Rajiv V. Joshi",
          "Setareh Rafatirah",
          "Houman Homayoun"
        ]
      },
      {
        "title": "RTHpower: Accurate fine-grained power models for predicting race-to-halt effect on ultra-low power embedded systems.",
        "authors": [
          "Vi Ngoc-Nha Tran",
          "Brendan Barry",
          "Phuong Hoai Ha"
        ]
      },
      {
        "title": "Agave: A benchmark suite for exploring the complexities of the Android software stack.",
        "authors": [
          "Martin K. Brown",
          "Zachary Yannes",
          "Michael Lustig",
          "Mazdak Sanati",
          "Sally A. McKee",
          "Gary S. Tyson",
          "Steven K. Reinhardt"
        ]
      },
      {
        "title": "Storage consolidation: Not always a panacea, but can we ease the pain?",
        "authors": [
          "Narges Shahidi",
          "Mohammad Arjomand",
          "Anand Sivasubramaniam",
          "Mahmut T. Kandemir",
          "Chita R. Das"
        ]
      },
      {
        "title": "Observations and opportunities in architecting shared virtual memory for heterogeneous systems.",
        "authors": [
          "Ján Veselý",
          "Arkaprava Basu",
          "Mark Oskin",
          "Gabriel H. Loh",
          "Abhishek Bhattacharjee"
        ]
      },
      {
        "title": "GSI: A GPU Stall Inspector to characterize the sources of memory stalls for tightly coupled GPUs.",
        "authors": [
          "Johnathan Alsop",
          "Matthew D. Sinclair",
          "Rakesh Komuravelli",
          "Sarita V. Adve"
        ]
      },
      {
        "title": "A comprehensive performance analysis of HSA and OpenCL 2.0.",
        "authors": [
          "Saoni Mukherjee",
          "Yifan Sun",
          "Paul Blinzer",
          "Amir Kavyan Ziabari",
          "David R. Kaeli"
        ]
      },
      {
        "title": "OpenSoC Fabric: On-chip network generator.",
        "authors": [
          "Farzad Fatollahi-Fard",
          "David Donofrio",
          "George Michelogiannakis",
          "John Shalf"
        ]
      },
      {
        "title": "NyuziRaster: Optimizing rasterizer performance and energy in the Nyuzi open source GPU.",
        "authors": [
          "Jeff Bush",
          "Mohammad A. Khasawneh",
          "Khaled Z. Mahmoud",
          "Timothy N. Miller"
        ]
      },
      {
        "title": "AnyCore: A synthesizable RTL model for exploring and fabricating adaptive superscalar cores.",
        "authors": [
          "Rangeen Basu Roy Chowdhury",
          "Anil K. Kannepalli",
          "Sungkwan Ku",
          "Eric Rotenberg"
        ]
      },
      {
        "title": "Performance analysis of a hardware accelerator of dependence management for task-based dataflow programming models.",
        "authors": [
          "Xubin Tan",
          "Jaume Bosch",
          "Daniel Jiménez-González",
          "Carlos Álvarez-Martínez",
          "Eduard Ayguadé",
          "Mateo Valero"
        ]
      },
      {
        "title": "Evaluating asymmetric multiprocessing for mobile applications.",
        "authors": [
          "Songchun Fan",
          "Benjamin C. Lee"
        ]
      },
      {
        "title": "MofySim: A mobile full-system simulation framework for energy consumption and performance analysis.",
        "authors": [
          "Minho Ju",
          "Hyeonggyu Kim",
          "Soontae Kim"
        ]
      },
      {
        "title": "NoMali: Simulating a realistic graphics driver stack using a stub GPU.",
        "authors": [
          "René de Jong",
          "Andreas Sandberg"
        ]
      },
      {
        "title": "X-Mem: A cross-platform and extensible memory characterization tool for the cloud.",
        "authors": [
          "Mark Gottscho",
          "Sriram Govindan",
          "Bikash Sharma",
          "Mohammed Shoaib",
          "Puneet Gupta"
        ]
      },
      {
        "title": "Interactive visualization of cross-layer performance anomalies in dynamic task-parallel applications and systems.",
        "authors": [
          "Andi Drebes",
          "Antoniu Pop",
          "Karine Heydemann",
          "Albert Cohen"
        ]
      },
      {
        "title": "JIT-assisted fast-forward embedding and instrumentation to enable fast, accurate, and agile simulation.",
        "authors": [
          "Berkin Ilbeyi",
          "Christopher Batten"
        ]
      },
      {
        "title": "TaskPoint: Sampled simulation of task-based programs.",
        "authors": [
          "Thomas Grass",
          "Alejandro Rico",
          "Marc Casas",
          "Miquel Moretó",
          "Eduard Ayguadé"
        ]
      },
      {
        "title": "An automated framework for characterizing and subsetting GPGPU workloads.",
        "authors": [
          "Vignesh Adhinarayanan",
          "Wu-chun Feng"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2015.html": {
    "header": "ISPASS 2015: Philadelphia, PA, USA",
    "year": "2015",
    "papers": [
      {
        "title": "Message from the general chair.",
        "authors": [
          "Benjamin C. Lee"
        ]
      },
      {
        "title": "Message from the program chair.",
        "authors": [
          "Jose Renau"
        ]
      },
      {
        "title": "Critical-path candidates: scalable performance modeling for MPI workloads.",
        "authors": [
          "Jian Chen",
          "Russell M. Clapp"
        ]
      },
      {
        "title": "DELPHI: a framework for RTL-based architecture design evaluation using DSENT models.",
        "authors": [
          "Michael Papamichael",
          "Cagla Cakir",
          "Chen Sun",
          "Chia-Hsin Owen Chen",
          "James C. Hoe",
          "Ken Mai",
          "Li-Shiuan Peh",
          "Vladimir Stojanovic"
        ]
      },
      {
        "title": "Where does the time go? characterizing tail latency in memcached.",
        "authors": [
          "Geoffrey Blake",
          "Ali G. Saidi"
        ]
      },
      {
        "title": "Micro-architecture independent analytical processor performance and power modeling.",
        "authors": [
          "Sam Van den Steen",
          "Sander De Pestel",
          "Moncef Mechri",
          "Stijn Eyerman",
          "Trevor E. Carlson",
          "David Black-Schaffer",
          "Erik Hagersten",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Graph Processing Platforms at Scale: Practices and Experiences.",
        "authors": [
          "Seung-Hwan Lim",
          "Sangkeun Lee",
          "Gautam Ganesh",
          "Tyler C. Brown",
          "Sreenivas R. Sukumar"
        ]
      },
      {
        "title": "Graph-matching-based simulation-region selection for multiple binaries.",
        "authors": [
          "Charles Yount",
          "Harish Patil",
          "Mohammad S. Islam",
          "Aditya Srikanth"
        ]
      },
      {
        "title": "A modeling framework for reuse distance-based estimation of cache performance.",
        "authors": [
          "Xiaoyue Pan",
          "Bengt Jonsson"
        ]
      },
      {
        "title": "Multi-program benchmark definition.",
        "authors": [
          "Adam N. Jacobvitz",
          "Andrew D. Hilton",
          "Daniel J. Sorin"
        ]
      },
      {
        "title": "Precise computer comparisons via statistical resampling methods.",
        "authors": [
          "Bin Li",
          "Shaoming Chen",
          "Lu Peng"
        ]
      },
      {
        "title": "Pairminer: mining for paired functions in Kernel extensions.",
        "authors": [
          "Hu-Qiu Liu",
          "Jia-Ju Bai",
          "Yu-Ping Wang",
          "Zhe Bian",
          "Shi-Min Hu"
        ]
      },
      {
        "title": "Self-monitoring overhead of the Linux perf_ event performance counter interface.",
        "authors": [
          "Vincent M. Weaver"
        ]
      },
      {
        "title": "Hierarchical cycle accounting: a new method for application performance tuning.",
        "authors": [
          "Andrzej Nowak",
          "David Levinthal",
          "Willy Zwaenepoel"
        ]
      },
      {
        "title": "Revisiting symbiotic job scheduling.",
        "authors": [
          "Stijn Eyerman",
          "Pierre Michaud",
          "Wouter Rogiest"
        ]
      },
      {
        "title": "Micro-architecture independent branch behavior characterization.",
        "authors": [
          "Sander De Pestel",
          "Stijn Eyerman",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Non-volatile memory host controller interface performance analysis in high-performance I/O systems.",
        "authors": [
          "Amro Awad",
          "Brett Kettering",
          "Yan Solihin"
        ]
      },
      {
        "title": "Analyzing graphics processor unit (GPU) instruction set architectures.",
        "authors": [
          "Kothiya Mayank",
          "Hongwen Dai",
          "Jizeng Wei",
          "Huiyang Zhou"
        ]
      },
      {
        "title": "ARACompiler: a prototyping flow and evaluation framework for accelerator-rich architectures.",
        "authors": [
          "Yu-Ting Chen",
          "Jason Cong",
          "Bingjun Xiao"
        ]
      },
      {
        "title": "Can RDMA benefit online data processing workloads on memcached and MySQL?",
        "authors": [
          "Dipti Shankar",
          "Xiaoyi Lu",
          "Jithin Jose",
          "Md. Wasi-ur-Rahman",
          "Nusrat S. Islam",
          "Dhabaleswar K. Panda"
        ]
      },
      {
        "title": "Characterization and cross-platform analysis of high-throughput accelerators.",
        "authors": [
          "Keitaro Oka",
          "Wenhao Jia",
          "Margaret Martonosi",
          "Koji Inoue"
        ]
      },
      {
        "title": "Eliminating on-chip traffic waste: are we there yet?",
        "authors": [
          "Robert Smolinski",
          "Rakesh Komuravelli",
          "Hyojin Sung",
          "Sarita V. Adve"
        ]
      },
      {
        "title": "Estimation-based profiling for code placement optimization in sensor network programs.",
        "authors": [
          "Lipeng Wan",
          "Qing Cao",
          "Wenjun Zhou"
        ]
      },
      {
        "title": "Factors affecting scalability of multithreaded Java applications on manycore systems.",
        "authors": [
          "Junjie Qian",
          "Du Li",
          "Witawas Srisa-an",
          "Hong Jiang",
          "Sharad C. Seth"
        ]
      },
      {
        "title": "On latency in GPU throughput microarchitectures.",
        "authors": [
          "Michael Andersch",
          "Jan Lucas",
          "Mauricio Alvarez-Mesa",
          "Ben H. H. Juurlink"
        ]
      },
      {
        "title": "An updated performance comparison of virtual machines and Linux containers.",
        "authors": [
          "Wes Felter",
          "Alexandre Ferreira",
          "Ram Rajamony",
          "Juan Rubio"
        ]
      },
      {
        "title": "Nyami: a synthesizable GPU architectural model for general-purpose and graphics-specific workloads.",
        "authors": [
          "Jeff Bush",
          "Philip Dexter",
          "Timothy N. Miller",
          "Aaron Carpenter"
        ]
      },
      {
        "title": "DRAW: investigating benefits of adaptive fetch group size on GPU.",
        "authors": [
          "Myung Kuk Yoon",
          "Yunho Oh",
          "Sangpil Lee",
          "Seung-Hun Kim",
          "Deokho Kim",
          "Won Woo Ro"
        ]
      },
      {
        "title": "DNOC: an accurate and fast virtual channel and deflection routing network-on-chip simulator.",
        "authors": [
          "Gadi Oxman",
          "Shlomo Weiss"
        ]
      },
      {
        "title": "Performance evaluation of a DySER FPGA prototype system spanning the compiler, microarchitecture, and hardware implementation.",
        "authors": [
          "Chen-Han Ho",
          "Venkatraman Govindaraju",
          "Tony Nowatzki",
          "Ranjini Nagaraju",
          "Zachary Marzec",
          "Preeti Agarwal",
          "Chris Frericks",
          "Ryan Cofell",
          "Karthikeyan Sankaralingam"
        ]
      },
      {
        "title": "Mosaic: cross-platform user-interaction record and replay for the fragmented android ecosystem.",
        "authors": [
          "Matthew Halpern",
          "Yuhao Zhu",
          "Ramesh Peri",
          "Vijay Janapa Reddi"
        ]
      },
      {
        "title": "A study of mobile device utilization.",
        "authors": [
          "Cao Gao",
          "Anthony Gutierrez",
          "Madhav Rajan",
          "Ronald G. Dreslinski",
          "Trevor N. Mudge",
          "Carole-Jean Wu"
        ]
      },
      {
        "title": "A full-system approach to analyze the impact of next-generation mobile flash storage.",
        "authors": [
          "René de Jong",
          "Andreas Hansson"
        ]
      },
      {
        "title": "QTrace: a framework for customizable full system instrumentation.",
        "authors": [
          "Xin Tong",
          "Andreas Moshovos"
        ]
      },
      {
        "title": "Pydgin: generating fast instruction set simulators from simple architecture descriptions with meta-tracing JIT compilers.",
        "authors": [
          "Derek Lockhart",
          "Berkin Ilbeyi",
          "Christopher Batten"
        ]
      },
      {
        "title": "Reciprocal abstraction for computer architecture co-simulation.",
        "authors": [
          "Michael Moeng",
          "Alex K. Jones",
          "Rami G. Melhem"
        ]
      },
      {
        "title": "Synchrotrace: synchronization-aware architecture-agnostic traces for light-weight multicore simulation.",
        "authors": [
          "Siddharth Nilakantan",
          "Karthik Sangaiah",
          "Ankit More",
          "Giordano Salvador",
          "Baris Taskin",
          "Mark Hempstead"
        ]
      },
      {
        "title": "Performance and energy evaluation of data prefetching on intel Xeon Phi.",
        "authors": [
          "Diana R. Guttman",
          "Mahmut T. Kandemir",
          "Meenakshi Arunachalam",
          "Vlad Calina"
        ]
      },
      {
        "title": "Emulating cache organizations on real hardware using performance cloning.",
        "authors": [
          "Yipeng Wang",
          "Yan Solihin"
        ]
      },
      {
        "title": "Prometheus: scalable and accurate emulation of task-based applications on many-core systems.",
        "authors": [
          "Gokcen Kestor",
          "Roberto Gioiosa",
          "Daniel G. Chavarría-Miranda"
        ]
      },
      {
        "title": "Analyzing communication models for distributed thread-collaborative processors in terms of energy and time.",
        "authors": [
          "Benjamin Klenk",
          "Lena Oden",
          "Holger Fröning"
        ]
      },
      {
        "title": "Characterization and analysis of a web search benchmark.",
        "authors": [
          "Zacharias Hadjilambrou",
          "Marios Kleanthous",
          "Yanos Sazeides"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2014.html": {
    "header": "ISPASS 2014: Monterey, CA, USA",
    "year": "2014",
    "papers": [
      {
        "title": "Bridging the energy-efficiency gap in a future of massive data.",
        "authors": [
          "Fred Chong"
        ]
      },
      {
        "title": "BarrierPoint: Sampled simulation of multi-threaded applications.",
        "authors": [
          "Trevor E. Carlson",
          "Wim Heirman",
          "Kenzo Van Craeynest",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Sources of error in full-system simulation.",
        "authors": [
          "Anthony Gutierrez",
          "Joseph Pusdesris",
          "Ronald G. Dreslinski",
          "Trevor N. Mudge",
          "Chander Sudanthi",
          "Christopher D. Emmons",
          "Mitchell Hayenga",
          "Nigel C. Paver"
        ]
      },
      {
        "title": "Exploiting spatial architectures for edit distance algorithms.",
        "authors": [
          "Jesmin Jahan Tithi",
          "Neal Clayton Crago",
          "Joel S. Emer"
        ]
      },
      {
        "title": "A Top-Down method for performance analysis and counters architecture.",
        "authors": [
          "Ahmad Yasin"
        ]
      },
      {
        "title": "Moby: A mobile benchmark suite for architectural simulators.",
        "authors": [
          "Yongbing Huang",
          "Zhongbin Zha",
          "Mingyu Chen",
          "Lixin Zhang"
        ]
      },
      {
        "title": "The design space of ultra-low energy asymmetric cryptography.",
        "authors": [
          "Andrew D. Targhetta",
          "Donald E. Owen",
          "Paul V. Gratz"
        ]
      },
      {
        "title": "Optimized hardware for suboptimal software: The case for SIMD-aware benchmarks.",
        "authors": [
          "Juan M. Cebrian",
          "Magnus Jahre",
          "Lasse Natvig"
        ]
      },
      {
        "title": "Applying the roofline model.",
        "authors": [
          "Georg Ofenbeck",
          "Ruedi Steinmann",
          "Victoria Caparrós Cabezas",
          "Daniele G. Spampinato",
          "Markus Püschel"
        ]
      },
      {
        "title": "Extending statistical cache models to support detailed pipeline simulators.",
        "authors": [
          "Nikos Nikoleris",
          "David Eklov",
          "Erik Hagersten"
        ]
      },
      {
        "title": "Modeling cache coherence misses on multicores.",
        "authors": [
          "Xiaoyue Pan",
          "Bengt Jonsson"
        ]
      },
      {
        "title": "Manifold: A parallel simulation framework for multicore systems.",
        "authors": [
          "Jun Wang",
          "Jesse G. Beu",
          "Rishiraj A. Bheda",
          "Tom Conte",
          "Zhenjiang Dong",
          "Chad D. Kersey",
          "Mitchelle Rasquinha",
          "George F. Riley",
          "William J. Song",
          "He Xiao",
          "Peng Xu",
          "Sudhakar Yalamanchili"
        ]
      },
      {
        "title": "PriME: A parallel and distributed simulator for thousand-core chips.",
        "authors": [
          "Yaosheng Fu",
          "David Wentzlaff"
        ]
      },
      {
        "title": "A study of Thread Level Parallelism on mobile devices.",
        "authors": [
          "Cao Gao",
          "Anthony Gutierrez",
          "Ronald G. Dreslinski",
          "Trevor N. Mudge",
          "Krisztián Flautner",
          "Geoffrey Blake"
        ]
      },
      {
        "title": "Transforming Java programs for concurrency using Double-Checked Locking pattern.",
        "authors": [
          "Kazuaki Ishizaki",
          "Shahrokh Daijavad",
          "Toshio Nakatani"
        ]
      },
      {
        "title": "ParTejas: A parallel simulator for multicore processors.",
        "authors": [
          "Geetika Malhotra",
          "Pooja Aggarwal",
          "Abhishek Sagar",
          "Smruti R. Sarangi"
        ]
      },
      {
        "title": "Power modeling and other new features in the Graphite simulator.",
        "authors": [
          "George Kurian",
          "Sabrina M. Neuman",
          "George Bezerra",
          "Anthony Giovinazzo",
          "Srinivas Devadas",
          "Jason E. Miller"
        ]
      },
      {
        "title": "Accelerating network-on-chip simulation via sampling.",
        "authors": [
          "Wenbo Dai",
          "Natalie D. Enright Jerger"
        ]
      },
      {
        "title": "A case for resource efficient prefetching in multicores.",
        "authors": [
          "Muneeb Khan",
          "Andreas Sandberg",
          "Erik Hagersten"
        ]
      },
      {
        "title": "Evaluating trace aggregation for performance visualization of large distributed systems.",
        "authors": [
          "Robin Lamarche-Perrin",
          "Lucas Mello Schnorr",
          "Jean-Marc Vincent",
          "Yves Demazeau"
        ]
      },
      {
        "title": "Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation.",
        "authors": [
          "Andreas Abel",
          "Jan Reineke"
        ]
      },
      {
        "title": "Energy Introspector: A parallel, composable framework for integrated power-reliability-thermal modeling for multicore architectures.",
        "authors": [
          "William J. Song",
          "Saibal Mukhopadhyay",
          "Sudhakar Yalamanchili"
        ]
      },
      {
        "title": "Characterizing the latency hiding ability of GPUs.",
        "authors": [
          "Shin-Ying Lee",
          "Carole-Jean Wu"
        ]
      },
      {
        "title": "Life lessons and datacenter performance analysis.",
        "authors": [
          "Amer Diwan"
        ]
      },
      {
        "title": "A software based profiling method for obtaining speedup stacks on commodity multi-cores.",
        "authors": [
          "David Eklov",
          "Nikos Nikoleris",
          "Erik Hagersten"
        ]
      },
      {
        "title": "MIAMI: A framework for application performance diagnosis.",
        "authors": [
          "Gabriel Marin",
          "Jack J. Dongarra",
          "Daniel Terpstra"
        ]
      },
      {
        "title": "Quality Time: A simple online technique for quantifying multicore execution efficiency.",
        "authors": [
          "Anshuman Gupta",
          "Jack Sampson",
          "Michael Bedford Taylor"
        ]
      },
      {
        "title": "Variability of data dependences and control flow.",
        "authors": [
          "Tobias J. K. Edler von Koch",
          "Björn Franke"
        ]
      },
      {
        "title": "NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads.",
        "authors": [
          "Seth H. Pugsley",
          "Jeffrey Jestes",
          "Huihui Zhang",
          "Rajeev Balasubramonian",
          "Vijayalakshmi Srinivasan",
          "Alper Buyuktosunoglu",
          "Al Davis",
          "Feifei Li"
        ]
      },
      {
        "title": "Simulating DRAM controllers for future system architecture exploration.",
        "authors": [
          "Andreas Hansson",
          "Neha Agarwal",
          "Aasheesh Kolli",
          "Thomas F. Wenisch",
          "Aniruddha N. Udipi"
        ]
      },
      {
        "title": "Energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems.",
        "authors": [
          "Amin Farmahini Farahani",
          "Nam Sung Kim",
          "Katherine Morrow"
        ]
      },
      {
        "title": "GPU-Qin: A methodology for evaluating the error resilience of GPGPU applications.",
        "authors": [
          "Bo Fang",
          "Karthik Pattabiraman",
          "Matei Ripeanu",
          "Sudhanva Gurumurthi"
        ]
      },
      {
        "title": "Understanding the tradeoffs between software-managed vs. hardware-managed caches in GPUs.",
        "authors": [
          "Chao Li",
          "Yi Yang",
          "Hongwen Dai",
          "Shengen Yan",
          "Frank Mueller",
          "Huiyang Zhou"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2013.html": {
    "header": "ISPASS 2013: Austin, TX, USA",
    "year": "2013",
    "papers": [
      {
        "title": "Peta Thread Computing [Keynote I].",
        "authors": [
          "Michael Shebanow"
        ]
      },
      {
        "title": "Sampled simulation of multi-threaded applications.",
        "authors": [
          "Trevor E. Carlson",
          "Wim Heirman",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "XAMP: An eXtensible Analytical Model Platform.",
        "authors": [
          "Yipeng Wang",
          "Yan Solihin"
        ]
      },
      {
        "title": "Synergistic coupling of SSD and hard disk for QoS-aware virtual memory.",
        "authors": [
          "Ke Liu",
          "Xuechen Zhang",
          "Kei Davis",
          "Song Jiang"
        ]
      },
      {
        "title": "Increasing the Transparent Page Sharing in Java.",
        "authors": [
          "Kazunori Ogata",
          "Tamiya Onodera"
        ]
      },
      {
        "title": "Understanding the implications of virtual machine management on processor microarchitecture design.",
        "authors": [
          "Xiufeng Sui",
          "Tao Sun",
          "Tao Li",
          "Lixin Zhang"
        ]
      },
      {
        "title": "An analytical framework for estimating TCO and exploring data center design space.",
        "authors": [
          "Damien Hardy",
          "Marios Kleanthous",
          "Isidoros Sideris",
          "Ali G. Saidi",
          "Emre Ozer",
          "Yiannakis Sazeides"
        ]
      },
      {
        "title": "Interactive analysis of large distributed systems with scalable topology-based visualization.",
        "authors": [
          "Lucas Mello Schnorr",
          "Arnaud Legrand",
          "Jean-Marc Vincent"
        ]
      },
      {
        "title": "McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling.",
        "authors": [
          "Jung Ho Ahn",
          "Sheng Li",
          "Seongil O",
          "Norman P. Jouppi"
        ]
      },
      {
        "title": "A detailed and flexible cycle-accurate Network-on-Chip simulator.",
        "authors": [
          "Nan Jiang",
          "Daniel U. Becker",
          "George Michelogiannakis",
          "James D. Balfour",
          "Brian Towles",
          "David E. Shaw",
          "John Kim",
          "William J. Dally"
        ]
      },
      {
        "title": "How a single chip causes massive power bills GPUSimPow: A GPGPU power simulator.",
        "authors": [
          "Jan Lucas",
          "Sohan Lal",
          "Michael Andersch",
          "Mauricio Alvarez-Mesa",
          "Ben H. H. Juurlink"
        ]
      },
      {
        "title": "Parallel GPU architecture simulation framework exploiting work allocation unit parallelism.",
        "authors": [
          "Sangpil Lee",
          "Won Woo Ro"
        ]
      },
      {
        "title": "Evaluating cache coherent shared virtual memory for heterogeneous multicore chips.",
        "authors": [
          "Blake A. Hechtman",
          "Daniel J. Sorin"
        ]
      },
      {
        "title": "Exascale workload characterization and architecture implications.",
        "authors": [
          "Prasanna Balaprakash",
          "Darius Buntinas",
          "Anthony Chan",
          "Apala Guha",
          "Rinku Gupta",
          "Sri Hari Krishna Narayanan",
          "Andrew A. Chien",
          "Paul D. Hovland",
          "Boyana Norris"
        ]
      },
      {
        "title": "EMERALD: Characterization of emerging applications and algorithms for low-power devices.",
        "authors": [
          "Chuanjun Zhang",
          "Glenn G. Ko",
          "Jungwook Choi",
          "Shang-nien Tsai",
          "Minje Kim",
          "Abner Guzmán-Rivera",
          "Rob A. Rutenbar",
          "Paris Smaragdis",
          "Mi Sun Park",
          "Vijaykrishnan Narayanan",
          "Hongyi Xin",
          "Onur Mutlu",
          "Bin Li",
          "Li Zhao",
          "Mei Chen"
        ]
      },
      {
        "title": "PAPI 5: Measuring power, energy, and the cloud.",
        "authors": [
          "Vincent M. Weaver",
          "Daniel Terpstra",
          "Heike McCraw",
          "Matt Johnson",
          "Kiran Kasichayanula",
          "James Ralph",
          "John Nelson",
          "Philip Mucci",
          "Tushar Mohan",
          "Shirley Moore"
        ]
      },
      {
        "title": "Energy efficiency of lossless data compression on a mobile device: An experimental evaluation.",
        "authors": [
          "Armen Dzhagaryan",
          "Aleksandar Milenkovic",
          "Martin Burtscher"
        ]
      },
      {
        "title": "Virtual Power Management simulation framework for computer systems.",
        "authors": [
          "Bishop Brock",
          "Srinivasan Ramani",
          "Ken Vu",
          "Heather Hanson",
          "Michael S. Floyd"
        ]
      },
      {
        "title": "Characterizing the microarchitectural side effects of operating system calls.",
        "authors": [
          "Addison Mayberry",
          "Matthew Laquidara",
          "Charles C. Weems"
        ]
      },
      {
        "title": "QTrace: An interface for customizable full system instrumentation.",
        "authors": [
          "Xin Tong",
          "Jack Luo",
          "Andreas Moshovos"
        ]
      },
      {
        "title": "Trace filtering of multithreaded applications for CMP memory simulation.",
        "authors": [
          "Alejandro Rico",
          "Alex Ramírez",
          "Mateo Valero"
        ]
      },
      {
        "title": "A statistical machine learning based modeling and exploration framework for run-time cross-stack energy optimization.",
        "authors": [
          "Changshu Zhang",
          "Arun Ravindran"
        ]
      },
      {
        "title": "Use of simple analytic performance models for streaming data applications deployed on diverse architectures.",
        "authors": [
          "Jonathan C. Beard",
          "Roger D. Chamberlain"
        ]
      },
      {
        "title": "A circuit-architecture co-optimization framework for evaluating emerging memory hierarchies.",
        "authors": [
          "Xiangyu Dong",
          "Norman P. Jouppi",
          "Yuan Xie"
        ]
      },
      {
        "title": "Advancing computer systems without technology progress.",
        "authors": [
          "Christos Kozyrakis"
        ]
      },
      {
        "title": "A mathematical hard disk timing model for full system simulation.",
        "authors": [
          "Benjamin S. Parsons",
          "Vijay S. Pai"
        ]
      },
      {
        "title": "Wall-clock based synchronization: A parallel simulation technology for cluster systems.",
        "authors": [
          "Xiaodong Zhu",
          "Junmin Wu",
          "Guoliang Chen",
          "Tao Li"
        ]
      },
      {
        "title": "Performance analysis of broadcasting algorithms on the Intel Single-Chip Cloud Computer.",
        "authors": [
          "John Matienzo",
          "Natalie D. Enright Jerger"
        ]
      },
      {
        "title": "Selecting benchmark combinations for the evaluation of multicore throughput.",
        "authors": [
          "Ricardo A. Velásquez",
          "Pierre Michaud",
          "André Seznec"
        ]
      },
      {
        "title": "Pinpointing data locality bottlenecks with low overhead.",
        "authors": [
          "Xu Liu",
          "John M. Mellor-Crummey"
        ]
      },
      {
        "title": "Power measurement techniques on standard compute nodes: A quantitative comparison.",
        "authors": [
          "Daniel Hackenberg",
          "Thomas Ilsche",
          "Robert Schöne",
          "Daniel Molka",
          "Maik Schmidt",
          "Wolfgang E. Nagel"
        ]
      },
      {
        "title": "Power/performance evaluation of energy efficient Ethernet (EEE) for High Performance Computing.",
        "authors": [
          "Karthikeyan P. Saravanan",
          "Paul M. Carpenter",
          "Alex Ramírez"
        ]
      },
      {
        "title": "Non-determinism and overcount on modern hardware performance counter implementations.",
        "authors": [
          "Vincent M. Weaver",
          "Daniel Terpstra",
          "Shirley Moore"
        ]
      },
      {
        "title": "Characterizing scalar opportunities in GPGPU applications.",
        "authors": [
          "Zhongliang Chen",
          "David R. Kaeli",
          "Norman Rubin"
        ]
      },
      {
        "title": "Quantifying the energy efficiency of FFT on heterogeneous platforms.",
        "authors": [
          "Yash Ukidave",
          "Amir Kavyan Ziabari",
          "Perhaad Mistry",
          "Gunar Schirner",
          "David R. Kaeli"
        ]
      },
      {
        "title": "ISA-independent workload characterization and its implications for specialized architectures.",
        "authors": [
          "Yakun Sophia Shao",
          "David M. Brooks"
        ]
      },
      {
        "title": "Evaluating STT-RAM as an energy-efficient main memory alternative.",
        "authors": [
          "Emre Kultursay",
          "Mahmut T. Kandemir",
          "Anand Sivasubramaniam",
          "Onur Mutlu"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2012.html": {
    "header": "ISPASS 2012: New Brunswick, NJ, USA",
    "year": "2012",
    "papers": [
      {
        "title": "Keynote: Systems management in the age of cloud.",
        "authors": [
          "Mazda Marvasti"
        ]
      },
      {
        "title": "Stargazer: Automated regression-based GPU design space exploration.",
        "authors": [
          "Wenhao Jia",
          "Kelly A. Shaw",
          "Margaret Martonosi"
        ]
      },
      {
        "title": "A mechanistic performance model for superscalar in-order processors.",
        "authors": [
          "Maximilien Breughe",
          "Stijn Eyerman",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "An LTE Uplink Receiver PHY benchmark and subframe-based power management.",
        "authors": [
          "Magnus Själander",
          "Sally A. McKee",
          "Peter Brauer",
          "David Engdal",
          "András Vajda"
        ]
      },
      {
        "title": "BigHouse: A simulation infrastructure for data center systems.",
        "authors": [
          "David Meisner",
          "Junjie Wu",
          "Thomas F. Wenisch"
        ]
      },
      {
        "title": "A lightweight hybrid hardware/software approach for object-relative memory profiling.",
        "authors": [
          "Licheng Chen",
          "Zehan Cui",
          "Yungang Bao",
          "Mingyu Chen",
          "Yongbing Huang",
          "Guangming Tan"
        ]
      },
      {
        "title": "Lynx: A dynamic instrumentation system for data-parallel applications on GPGPU architectures.",
        "authors": [
          "Naila Farooqui",
          "Andrew Kerr",
          "Greg Eisenhauer",
          "Karsten Schwan",
          "Sudhakar Yalamanchili"
        ]
      },
      {
        "title": "An FPGA-based multi-core platform for testing and analysis of architectural techniques.",
        "authors": [
          "Will Simoneau",
          "Resit Sendag"
        ]
      },
      {
        "title": "Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs.",
        "authors": [
          "Ehsan Totoni",
          "Babak Behzad",
          "Swapnil Ghike",
          "Josep Torrellas"
        ]
      },
      {
        "title": "Characterizing and evaluating a key-value store application on heterogeneous CPU-GPU systems.",
        "authors": [
          "Tayler H. Hetherington",
          "Timothy G. Rogers",
          "Lisa Hsu",
          "Mike O'Connor",
          "Tor M. Aamodt"
        ]
      },
      {
        "title": "Selective commitment and selective margin: Techniques to minimize cost in an IaaS cloud.",
        "authors": [
          "Yu-Ju Hong",
          "Jiachen Xue",
          "Mithuna Thottethodi"
        ]
      },
      {
        "title": "Exploiting temporal locality in network traffic using commodity multi-cores.",
        "authors": [
          "Govind Sreekar Shenoy",
          "Jordi Tubella",
          "Antonio González"
        ]
      },
      {
        "title": "Power and performance analysis of network traffic prediction techniques.",
        "authors": [
          "Muhammad Faisal Iqbal",
          "Lizy K. John"
        ]
      },
      {
        "title": "A cycle-level SIMT-GPU simulation framework.",
        "authors": [
          "Po-Han Wang",
          "Chien-Wei Lo",
          "Chia-Lin Yang",
          "Yu-Jung Cheng"
        ]
      },
      {
        "title": "Bandwidth bandit: Understanding memory contention.",
        "authors": [
          "David Eklov",
          "Nikos Nikoleris",
          "David Black-Schaffer",
          "Erik Hagersten"
        ]
      },
      {
        "title": "Performance modeling and characterization of large last level caches.",
        "authors": [
          "Parijat Dube",
          "Michael Tsao",
          "Li Zhang",
          "Alan Bivens"
        ]
      },
      {
        "title": "SLA-guided energy savings for enterprise servers.",
        "authors": [
          "Vlasia Anagnostopoulou",
          "Martin Dimitrov",
          "Kshitij A. Doshi"
        ]
      },
      {
        "title": "Understanding the communication characteristics in HBase: What are the fundamental bottlenecks?",
        "authors": [
          "Md. Wasi-ur-Rahman",
          "Jian Huang",
          "Jithin Jose",
          "Xiangyong Ouyang",
          "Hao Wang",
          "Nusrat S. Islam",
          "Hari Subramoni",
          "Chet Murthy",
          "Dhabaleswar K. Panda"
        ]
      },
      {
        "title": "Keynote: Parallelism, heterogeneity, communication: Emerging challenges for performance analysis.",
        "authors": [
          "Margaret Martonosi"
        ]
      },
      {
        "title": "Data sharing in multi-threaded applications and its impact on chip design.",
        "authors": [
          "Anil Krishna",
          "Ahmad Samih",
          "Yan Solihin"
        ]
      },
      {
        "title": "Using utility prediction models to dynamically choose program thread counts.",
        "authors": [
          "Ryan W. Moore",
          "Bruce R. Childers"
        ]
      },
      {
        "title": "Speedup stacks: Identifying scaling bottlenecks in multi-threaded applications.",
        "authors": [
          "Stijn Eyerman",
          "Kristof Du Bois",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Performance analysis of thread mappings with a holistic view of the hardware resources.",
        "authors": [
          "Wei Wang",
          "Tanima Dey",
          "Jason Mars",
          "Lingjia Tang",
          "Jack W. Davidson",
          "Mary Lou Soffa"
        ]
      },
      {
        "title": "A single-pass cache simulation methodology for two-level unified caches.",
        "authors": [
          "Wei Zang",
          "Ann Gordon-Ross"
        ]
      },
      {
        "title": "Fast and cycle-accurate modeling of a multicore processor.",
        "authors": [
          "Asif Khan",
          "Muralidaran Vijayaraghavan",
          "Silas Boyd-Wickizer",
          "Arvind"
        ]
      },
      {
        "title": "FPGA modeling of diverse superscalar processors.",
        "authors": [
          "Brandon H. Dwiel",
          "Niket Kumar Choudhary",
          "Eric Rotenberg"
        ]
      },
      {
        "title": "Evaluating FPGA-acceleration for real-time unstructured search.",
        "authors": [
          "Sai Rahul Chalamalasetti",
          "Martin Margala",
          "Wim Vanderbauwhede",
          "Mitch Wright",
          "Parthasarathy Ranganathan"
        ]
      },
      {
        "title": "Combined profiling: A methodology to capture varied program behavior across multiple inputs.",
        "authors": [
          "Paul Berube",
          "José Nelson Amaral"
        ]
      },
      {
        "title": "Architectural characterization and similarity analysis of sunspider and Google's V8 Javascript benchmarks.",
        "authors": [
          "Devesh Tiwari",
          "Yan Solihin"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2011.html": {
    "header": "ISPASS 2011: Austin, TX, USA",
    "year": "2011",
    "papers": [
      {
        "title": "Keynote I: The era of heterogeneity: Are we prepared?",
        "authors": [
          "Ravishankar R. Iyer"
        ]
      },
      {
        "title": "Characterization and dynamic mitigation of intra-application cache interference.",
        "authors": [
          "Carole-Jean Wu",
          "Margaret Martonosi"
        ]
      },
      {
        "title": "A semi-preemptive garbage collector for solid state drives.",
        "authors": [
          "Junghee Lee",
          "Youngjae Kim",
          "Galen M. Shipman",
          "Sarp Oral",
          "Feiyi Wang",
          "Jongman Kim"
        ]
      },
      {
        "title": "PRISM: Zooming in persistent RAM storage behavior.",
        "authors": [
          "Ju-Young Jung",
          "Sangyeun Cho"
        ]
      },
      {
        "title": "Evaluation and optimization of multicore performance bottlenecks in supercomputing applications.",
        "authors": [
          "Jeffrey R. Diamond",
          "Martin Burtscher",
          "John D. McCalpin",
          "Byoung-Do Kim",
          "Stephen W. Keckler",
          "James C. Browne"
        ]
      },
      {
        "title": "Minimizing interference through application mapping in multi-level buffer caches.",
        "authors": [
          "Christina M. Patrick",
          "Nicholas Voshell",
          "Mahmut T. Kandemir"
        ]
      },
      {
        "title": "Analyzing the impact of useless write-backs on the endurance and energy consumption of PCM main memory.",
        "authors": [
          "Santiago Bock",
          "Bruce R. Childers",
          "Rami G. Melhem",
          "Daniel Mossé",
          "Youtao Zhang"
        ]
      },
      {
        "title": "Memory access pattern-aware DRAM performance model for multi-core systems.",
        "authors": [
          "Hyojin Choi",
          "Jongbok Lee",
          "Wonyong Sung"
        ]
      },
      {
        "title": "Characterizing multi-threaded applications based on shared-resource contention.",
        "authors": [
          "Tanima Dey",
          "Wei Wang",
          "Jack W. Davidson",
          "Mary Lou Soffa"
        ]
      },
      {
        "title": "Trace-driven simulation of multithreaded applications.",
        "authors": [
          "Alejandro Rico",
          "Alejandro Duran",
          "Felipe Cabarcas",
          "Yoav Etsion",
          "Alex Ramírez",
          "Mateo Valero"
        ]
      },
      {
        "title": "Efficient memory tracing by program skeletonization.",
        "authors": [
          "Alain Ketterlin",
          "Philippe Clauss"
        ]
      },
      {
        "title": "Portable trace compression through instruction interpretation.",
        "authors": [
          "Svilen Kanev",
          "Robert Cohn"
        ]
      },
      {
        "title": "Finding cool code: An analysis of source-level causes of temperature effects.",
        "authors": [
          "Dan Upton",
          "Kim M. Hazelwood"
        ]
      },
      {
        "title": "A reconfigurable simulator for large-scale heterogeneous multicore architectures.",
        "authors": [
          "Jiayuan Meng",
          "Kevin Skadron"
        ]
      },
      {
        "title": "Towards a scalable data center-level evaluation methodology.",
        "authors": [
          "David Meisner",
          "Junjie Wu",
          "Thomas F. Wenisch"
        ]
      },
      {
        "title": "Storage I/O generation and replay for datacenter applications.",
        "authors": [
          "Christina Delimitrou",
          "Sriram Sankar",
          "Kushagra Vaid",
          "Christos Kozyrakis"
        ]
      },
      {
        "title": "VMAD: A virtual machine for advanced dynamic analysis of programs.",
        "authors": [
          "Alexandra Jimborean",
          "Matthieu Herrmann",
          "Vincent Loechner",
          "Philippe Clauss"
        ]
      },
      {
        "title": "A comparative benchmarking of the FFT on Fermi and Evergreen GPUs.",
        "authors": [
          "Mohamed F. Ahmed",
          "Omar Haridy"
        ]
      },
      {
        "title": "Supply voltage emulation platform for DVFS voltage drop compensation explorations.",
        "authors": [
          "Andreas Genser",
          "Christian Bachmann",
          "Christian Steger",
          "Reinhold Weiss",
          "Josef Haid"
        ]
      },
      {
        "title": "Performance characterization of mobile-class nodes: Why fewer bits is better.",
        "authors": [
          "Michelle McDaniel",
          "Kim M. Hazelwood"
        ]
      },
      {
        "title": "Keynote II: Integrated modeling challenges in extreme-scale computing.",
        "authors": [
          "Pradip Bose"
        ]
      },
      {
        "title": "Where is the data? Why you cannot debate CPU vs. GPU performance without the answer.",
        "authors": [
          "Chris Gregg",
          "Kim M. Hazelwood"
        ]
      },
      {
        "title": "Accelerating search and recognition workloads with SSE 4.2 string and text processing instructions.",
        "authors": [
          "Guangyu Shi",
          "Min Li",
          "Mikko H. Lipasti"
        ]
      },
      {
        "title": "A comprehensive analysis and parallelization of an image retrieval algorithm.",
        "authors": [
          "Zhenman Fang",
          "Donglei Yang",
          "Weihua Zhang",
          "Haibo Chen",
          "Binyu Zang"
        ]
      },
      {
        "title": "Performance evaluation of adaptivity in software transactional memory.",
        "authors": [
          "Mathias Payer",
          "Thomas R. Gross"
        ]
      },
      {
        "title": "Scalable, accurate multicore simulation in the 1000-core era.",
        "authors": [
          "Mieszko Lis",
          "Pengju Ren",
          "Myong Hyon Cho",
          "Keun Sup Shim",
          "Christopher W. Fletcher",
          "Omer Khan",
          "Srinivas Devadas"
        ]
      },
      {
        "title": "A single-specification principle for functional-to-timing simulator interface design.",
        "authors": [
          "David A. Penry"
        ]
      },
      {
        "title": "WiLIS: Architectural modeling of wireless systems.",
        "authors": [
          "Kermin Elliott Fleming",
          "Man Cheuk Ng",
          "Samuel Gross",
          "Arvind"
        ]
      },
      {
        "title": "Detecting race conditions in asynchronous DMA operations with full system simulation.",
        "authors": [
          "Michael Kistler",
          "Daniel A. Brokenshire"
        ]
      },
      {
        "title": "Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware.",
        "authors": [
          "Stijn Eyerman",
          "Kenneth Hoste",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Power signature analysis of the SPECpower_ssj2008 benchmark.",
        "authors": [
          "Chung-Hsing Hsu",
          "Stephen W. Poole"
        ]
      },
      {
        "title": "Analyzing throughput of GPGPUs exploiting within-die core-to-core frequency variation.",
        "authors": [
          "Jungseob Lee",
          "Paritosh Pratap Ajgaonkar",
          "Nam Sung Kim"
        ]
      },
      {
        "title": "Universal rules guided design parameter selection for soft error resilient processors.",
        "authors": [
          "Lide Duan",
          "Ying Zhang",
          "Bin Li",
          "Lu Peng"
        ]
      },
      {
        "title": "A dynamic energy management scheme for multi-tier data centers.",
        "authors": [
          "Seung-Hwan Lim",
          "Bikash Sharma",
          "Byung-Chul Tak",
          "Chita R. Das"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2010.html": {
    "header": "ISPASS 2010: White Plains, NY, USA",
    "year": "2010",
    "papers": [
      {
        "title": "The big pileup.",
        "authors": [
          "Nick Mitchell"
        ]
      },
      {
        "title": "Dynamic program analysis of Microsoft Windows applications.",
        "authors": [
          "Alex Skaletsky",
          "Tevi Devor",
          "Nadav Chachmon",
          "Robert S. Cohn",
          "Kim M. Hazelwood",
          "Vladimir Vladimirov",
          "Moshe Bach"
        ]
      },
      {
        "title": "LagAlyzer: A latency profile analysis and visualization tool.",
        "authors": [
          "Andrea Adamoli",
          "Milan Jovic",
          "Matthias Hauswirth"
        ]
      },
      {
        "title": "Characterizing the design and performance of interactive java applications.",
        "authors": [
          "Dmitrijs Zaparanuks",
          "Matthias Hauswirth"
        ]
      },
      {
        "title": "Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads.",
        "authors": [
          "Karthik Ganesan",
          "Jungho Jo",
          "Lizy K. John"
        ]
      },
      {
        "title": "ArchExplorer.org: A methodology for facilitating a fair Comparison of research ideas.",
        "authors": [
          "Veerle Desmet",
          "Sylvain Girbal",
          "Olivier Temam"
        ]
      },
      {
        "title": "StatStack: Efficient modeling of LRU caches.",
        "authors": [
          "David Eklov",
          "Erik Hagersten"
        ]
      },
      {
        "title": "Modeling memory concurrency for multi-socket multi-core systems.",
        "authors": [
          "Anirban Mandal",
          "Rob Fowler",
          "Allan Porterfield"
        ]
      },
      {
        "title": "Cache contention and application performance prediction for multi-core systems.",
        "authors": [
          "Chi Xu",
          "Xi Chen",
          "Robert P. Dick",
          "Zhuoqing Morley Mao"
        ]
      },
      {
        "title": "Memphis: Finding and fixing NUMA-related performance problems on multi-core platforms.",
        "authors": [
          "Collin McCurdy",
          "Jeffrey S. Vetter"
        ]
      },
      {
        "title": "Understanding transactional memory performance.",
        "authors": [
          "Donald E. Porter",
          "Emmett Witchel"
        ]
      },
      {
        "title": "Influences of SIMD architectures for scattered data interpolation algorithm.",
        "authors": [
          "Jean-Charles Tournier",
          "Martin Naef"
        ]
      },
      {
        "title": "Hardware prediction of OS run-length for fine-grained resource customization.",
        "authors": [
          "David W. Nellans",
          "Kshitij Sudan",
          "Rajeev Balasubramonian",
          "Erik Brunvand"
        ]
      },
      {
        "title": "Program behavior characterization in large memory systems.",
        "authors": [
          "Parijat Dube",
          "Michael Tsao",
          "Dan E. Poff",
          "Li Zhang",
          "Alan Bivens"
        ]
      },
      {
        "title": "Simulation environment for studying overlap of communication and computation.",
        "authors": [
          "Vladimir Subotic",
          "Jesús Labarta",
          "Mateo Valero"
        ]
      },
      {
        "title": "Scalability comparison of commodity operating systems on multi-cores.",
        "authors": [
          "Yan Cui",
          "Yu Chen",
          "Yuanchun Shi",
          "Qingbo Wu"
        ]
      },
      {
        "title": "Incorporating Instruction-Based Sampling into AMD CodeAnalyst.",
        "authors": [
          "Paul J. Drongowski",
          "Lei Yu",
          "Frank Swehosky",
          "Suravee Suthikulpanit",
          "Robert Richter"
        ]
      },
      {
        "title": "Using special-purpose hardware to achieve a hundred-fold speedup in molecular dynamics simulations of proteins.",
        "authors": [
          "David Shaw"
        ]
      },
      {
        "title": "The Hadoop distributed filesystem: Balancing portability and performance.",
        "authors": [
          "Jeffrey Shafer",
          "Scott Rixner",
          "Alan L. Cox"
        ]
      },
      {
        "title": "Scaling OLTP applications on commodity multi-core platforms.",
        "authors": [
          "Yan Cui",
          "Yu Chen",
          "Yuanchun Shi"
        ]
      },
      {
        "title": "A study of hardware assisted IP over InfiniBand and its impact on enterprise data center performance.",
        "authors": [
          "Ryan E. Grant",
          "Pavan Balaji",
          "Ahmad Afsahi"
        ]
      },
      {
        "title": "Weak execution ordering - exploiting iterative methods on many-core GPUs.",
        "authors": [
          "Jianmin Chen",
          "Zhuo Huang",
          "Feiqi Su",
          "Jih-Kwon Peir",
          "Jeff Ho",
          "Lu Peng"
        ]
      },
      {
        "title": "Visualizing complex dynamics in many-core accelerator architectures.",
        "authors": [
          "Aaron Ariel",
          "Wilson W. L. Fung",
          "Andrew E. Turner",
          "Tor M. Aamodt"
        ]
      },
      {
        "title": "PEBIL: Efficient static binary instrumentation for Linux.",
        "authors": [
          "Michael Laurenzano",
          "Mustafa M. Tikir",
          "Laura Carrington",
          "Allan Snavely"
        ]
      },
      {
        "title": "High-level performance modeling of task-based algorithms.",
        "authors": [
          "Alexei Alexandrov",
          "Douglas Armstrong",
          "Hrabri Rajic",
          "Michael Voss",
          "Donald Hayes"
        ]
      },
      {
        "title": "Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures.",
        "authors": [
          "Simone Secchi",
          "Paolo Meloni",
          "Luigi Raffo"
        ]
      },
      {
        "title": "Runahead execution vs. conventional data prefetching in the IBM POWER6 microprocessor.",
        "authors": [
          "Harold W. Cain",
          "Priya Nagpurkar"
        ]
      },
      {
        "title": "An analysis of hard to predict branches.",
        "authors": [
          "Celal Öztürk",
          "Resit Sendag"
        ]
      },
      {
        "title": "Performance-effective operation below Vcc-min.",
        "authors": [
          "Nikolas Ladas",
          "Yiannakis Sazeides",
          "Veerle Desmet"
        ]
      },
      {
        "title": "Demystifying GPU microarchitecture through microbenchmarking.",
        "authors": [
          "Henry Wong",
          "Misel-Myrto Papadopoulou",
          "Maryam Sadooghi-Alvandi",
          "Andreas Moshovos"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2009.html": {
    "header": "ISPASS 2009: Boston, Massachusetts, USA",
    "year": "2009",
    "papers": [
      {
        "title": "Accelerating architecture research.",
        "authors": [
          "Joel S. Emer"
        ]
      },
      {
        "title": "Performance analysis in the real world of on line services.",
        "authors": [
          "Dileep Bhandarkar"
        ]
      },
      {
        "title": "Differentiating the roles of IR measurement and simulation for power and temperature-aware design.",
        "authors": [
          "Wei Huang",
          "Kevin Skadron",
          "Sudhanva Gurumurthi",
          "Robert J. Ribando",
          "Mircea R. Stan"
        ]
      },
      {
        "title": "User- and process-driven dynamic voltage and frequency scaling.",
        "authors": [
          "Bin Lin",
          "Arindam Mallik",
          "Peter A. Dinda",
          "Gokhan Memik",
          "Robert P. Dick"
        ]
      },
      {
        "title": "Accuracy of performance counter measurements.",
        "authors": [
          "Dmitrijs Zaparanuks",
          "Milan Jovic",
          "Matthias Hauswirth"
        ]
      },
      {
        "title": "GARNET: A detailed on-chip network model inside a full-system simulator.",
        "authors": [
          "Niket Agarwal",
          "Tushar Krishna",
          "Li-Shiuan Peh",
          "Niraj K. Jha"
        ]
      },
      {
        "title": "Cetra: A trace and analysis framework for the evaluation of Cell BE systems.",
        "authors": [
          "Julio Merino",
          "Lluc Alvarez",
          "Marisa Gil",
          "Nacho Navarro"
        ]
      },
      {
        "title": "Zesto: A cycle-level simulator for highly detailed microarchitecture exploration.",
        "authors": [
          "Gabriel H. Loh",
          "Samantika Subramaniam",
          "Yuejian Xie"
        ]
      },
      {
        "title": "Lonestar: A suite of parallel irregular programs.",
        "authors": [
          "Milind Kulkarni",
          "Martin Burtscher",
          "Calin Cascaval",
          "Keshav Pingali"
        ]
      },
      {
        "title": "Exploring speculative parallelism in SPEC2006.",
        "authors": [
          "Venkatesan Packirisamy",
          "Antonia Zhai",
          "Wei-Chung Hsu",
          "Pen-Chung Yew",
          "Tin-Fook Ngai"
        ]
      },
      {
        "title": "Machine learning based online performance prediction for runtime parallelization and task scheduling.",
        "authors": [
          "Jiangtian Li",
          "Xiaosong Ma",
          "Karan Singh",
          "Martin Schulz",
          "Bronis R. de Supinski",
          "Sally A. McKee"
        ]
      },
      {
        "title": "WARP: Enabling fast CPU scheduler development and evaluation.",
        "authors": [
          "Haoqiang Zheng",
          "Jason Nieh"
        ]
      },
      {
        "title": "CMPSched$im: Evaluating OS/CMP interaction on shared cache management.",
        "authors": [
          "Jaideep Moses",
          "Konstantinos Aisopos",
          "Aamer Jaleel",
          "Ravi R. Iyer",
          "Ramesh Illikkal",
          "Donald Newell",
          "Srihari Makineni"
        ]
      },
      {
        "title": "Understanding the cost of thread migration for multi-threaded Java applications running on a multicore platform.",
        "authors": [
          "Qiming Teng",
          "Peter F. Sweeney",
          "Evelyn Duesterwald"
        ]
      },
      {
        "title": "The data-centricity of Web 2.0 workloads and its impact on server performance.",
        "authors": [
          "Moriyoshi Ohara",
          "Priya Nagpurkar",
          "Yohei Ueda",
          "Kazuaki Ishizaki"
        ]
      },
      {
        "title": "Characterizing and optimizing the memory footprint of de novo short read DNA sequence assembly.",
        "authors": [
          "Jeffrey J. Cook",
          "Craig B. Zilles"
        ]
      },
      {
        "title": "An analytic model of optimistic Software Transactional Memory.",
        "authors": [
          "Armin Heindl",
          "Gilles Pokam",
          "Ali-Reza Adl-Tabatabai"
        ]
      },
      {
        "title": "Analyzing CUDA workloads using a detailed GPU simulator.",
        "authors": [
          "Ali Bakhoda",
          "George L. Yuan",
          "Wilson W. L. Fung",
          "Henry Wong",
          "Tor M. Aamodt"
        ]
      },
      {
        "title": "Evaluating GPUs for network packet signature matching.",
        "authors": [
          "Randy Smith",
          "Neelam Goyal",
          "Justin Ormont",
          "Karthikeyan Sankaralingam",
          "Cristian Estan"
        ]
      },
      {
        "title": "Online compression of cache-filtered address traces.",
        "authors": [
          "Pierre Michaud"
        ]
      },
      {
        "title": "Analysis of the TRIPS prototype block predictor.",
        "authors": [
          "Nitya Ranganathan",
          "Doug Burger",
          "Stephen W. Keckler"
        ]
      },
      {
        "title": "Experiment flows and microbenchmarks for reverse engineering of branch predictor structures.",
        "authors": [
          "Vladimir Uzelac",
          "Aleksandar Milenkovic"
        ]
      },
      {
        "title": "Analyzing the impact of on-chip network traffic on program phases for CMPs.",
        "authors": [
          "Yu Zhang",
          "Berkin Özisikyilmaz",
          "Gokhan Memik",
          "John Kim",
          "Alok N. Choudhary"
        ]
      },
      {
        "title": "SuiteSpecks and SuiteSpots: A methodology for the automatic conversion of benchmarking programs into intrinsically checkpointed assembly code.",
        "authors": [
          "Jeff Ringenberg",
          "Trevor N. Mudge"
        ]
      },
      {
        "title": "Accurately approximating superscalar processor performance from traces.",
        "authors": [
          "Kiyeon Lee",
          "Shayne Evans",
          "Sangyeun Cho"
        ]
      },
      {
        "title": "QUICK: A flexible full-system functional model.",
        "authors": [
          "Dam Sunwoo",
          "Joonsoo Kim",
          "Derek Chiou"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2008.html": {
    "header": "ISPASS 2008: Austin, Texas, USA",
    "year": "2008",
    "papers": [
      {
        "title": "Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs.",
        "authors": [
          "Michael Pellauer",
          "Muralidaran Vijayaraghavan",
          "Michael Adler",
          "Arvind",
          "Joel S. Emer"
        ]
      },
      {
        "title": "Program Phase Detection based on Critical Basic Block Transitions.",
        "authors": [
          "Paruj Ratanaworabhan",
          "Martin Burtscher"
        ]
      },
      {
        "title": "An Adaptive Synchronization Technique for Parallel Simulation of Networked Clusters.",
        "authors": [
          "Ayose Falcón",
          "Paolo Faraboschi",
          "Daniel Ortega"
        ]
      },
      {
        "title": "Conservative vs. Optimistic Parallelization of Stateful Network Intrusion Detection.",
        "authors": [
          "Derek L. Schuff",
          "Yung Ryn Choe",
          "Vijay S. Pai"
        ]
      },
      {
        "title": "Computer Aided Engineering of Cluster Computers.",
        "authors": [
          "William R. Dieter",
          "Henry G. Dietz"
        ]
      },
      {
        "title": "An Analysis of I/O And Syscalls In Critical Sections And Their Implications For Transactional Memory.",
        "authors": [
          "Lee Baugh",
          "Craig B. Zilles"
        ]
      },
      {
        "title": "Full-System Critical Path Analysis.",
        "authors": [
          "Ali G. Saidi",
          "Nathan L. Binkert",
          "Steven K. Reinhardt",
          "Trevor N. Mudge"
        ]
      },
      {
        "title": "Explaining the Impact of Network Transport Protocols on SIP Proxy Performance.",
        "authors": [
          "Kaushik Kumar Ram",
          "Ian C. Fedeli",
          "Alan L. Cox",
          "Scott Rixner"
        ]
      },
      {
        "title": "Performance Analysis of ARQ Protocols using a Theorem Prover.",
        "authors": [
          "Osman Hasan",
          "Sofiène Tahar"
        ]
      },
      {
        "title": "Investigating the TLB Behavior of High-end Scientific Applications on Commodity Microprocessors.",
        "authors": [
          "Collin McCurdy",
          "Alan L. Cox",
          "Jeffrey S. Vetter"
        ]
      },
      {
        "title": "Scientific Computing Applications on a Stream Processor.",
        "authors": [
          "Ying Zhang",
          "Xuejun Yang",
          "Guibin Wang",
          "Ian Rogers",
          "Gen Li",
          "Yu Deng",
          "Xiaobo Yan"
        ]
      },
      {
        "title": "Pinpointing and Exploiting Opportunities for Enhancing Data Reuse.",
        "authors": [
          "Gabriel Marin",
          "John M. Mellor-Crummey"
        ]
      },
      {
        "title": "Processor Performance Modeling using Symbolic Simulation.",
        "authors": [
          "Omid Azizi",
          "Jamison D. Collins",
          "Dinesh Patil",
          "Hong Wang",
          "Mark Horowitz"
        ]
      },
      {
        "title": "Next-Generation Performance Counters: Towards Monitoring Over Thousand Concurrent Events.",
        "authors": [
          "Valentina Salapura",
          "Karthik Ganesan",
          "Alan Gara",
          "Michael Gschwind",
          "James C. Sexton",
          "Robert Walkup"
        ]
      },
      {
        "title": "Configurational Workload Characterization.",
        "authors": [
          "Hashem Hashemi Najaf-abadi",
          "Eric Rotenberg"
        ]
      },
      {
        "title": "Characterizing the Unique and Diverse Behaviors in Existing and Emerging General-Purpose and Domain-Specific Benchmark Suites.",
        "authors": [
          "Kenneth Hoste",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Independent Component Analysis and Evolutionary Algorithms for Building Representative Benchmark Subsets.",
        "authors": [
          "Vassilios N. Christopoulos",
          "David J. Lilja",
          "Paul R. Schrater",
          "Apostolos P. Georgopoulos"
        ]
      },
      {
        "title": "Characterization of SPEC CPU2006 and SPEC OMP2001: Regression Models and their Transferability.",
        "authors": [
          "ElMoustapha Ould-Ahmed-Vall",
          "Kshitij A. Doshi",
          "Charles Yount",
          "James Woodlee"
        ]
      },
      {
        "title": "Dynamic Thermal Management through Task Scheduling.",
        "authors": [
          "Jun Yang",
          "Xiuyi Zhou",
          "Marek Chrobak",
          "Youtao Zhang",
          "Lingling Jin"
        ]
      },
      {
        "title": "Metrics for Architecture-Level Lifetime Reliability Analysis.",
        "authors": [
          "Pradeep Ramachandran",
          "Sarita V. Adve",
          "Pradip Bose",
          "Jude A. Rivers"
        ]
      },
      {
        "title": "Trace-based Performance Analysis on Cell BE.",
        "authors": [
          "Marina Biberstein",
          "Uzi Shvadron",
          "Javier Turek",
          "Bilha Mendelson",
          "Moon S. Chang"
        ]
      },
      {
        "title": "HMMer-Cell: High Performance Protein Profile Searching on the Cell/B.E. Processor.",
        "authors": [
          "Jizhu Lu",
          "Michael Perrone",
          "Kursad Albayraktaroglu",
          "Manoj Franklin"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2007.html": {
    "header": "ISPASS 2007: San Jose, California, USA",
    "year": "2007",
    "papers": [
      {
        "title": "Workloads, Scalability, and QoS Considerations in CMP Platforms.",
        "authors": [
          "Donald Newell"
        ]
      },
      {
        "title": "Performance Modeling and Analysis for AMD's High Performance Microprocessors.",
        "authors": [
          "Leslie Barnes"
        ]
      },
      {
        "title": "Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance.",
        "authors": [
          "Seongbeom Kim",
          "Fang Liu",
          "Yan Solihin",
          "Ravi R. Iyer",
          "Li Zhao",
          "W. Cohen"
        ]
      },
      {
        "title": "A Comparison of Two Approaches to Parallel Simulation of Multiprocessors.",
        "authors": [
          "Andrew Over",
          "Bill Clarke",
          "Peter E. Strazdins"
        ]
      },
      {
        "title": "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator.",
        "authors": [
          "Matt T. Yourst"
        ]
      },
      {
        "title": "Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation.",
        "authors": [
          "Wenlong Li",
          "Eric Q. Li",
          "Aamer Jaleel",
          "Jiulong Shan",
          "Yurong Chen",
          "Qigang Wang",
          "Ravi R. Iyer",
          "Ramesh Illikkal",
          "Yimin Zhang",
          "Dong Liu",
          "Michael Liao",
          "Wei Wei",
          "Jinhua Du"
        ]
      },
      {
        "title": "Characterizing a Complex J2EE Workload: A Comprehensive Analysis and Opportunities for Optimizations.",
        "authors": [
          "Yefim Shuf",
          "Ian M. Steiner"
        ]
      },
      {
        "title": "Performance Characterization of Decimal Arithmetic in Commercial Java Workloads.",
        "authors": [
          "Mahesh Bhat",
          "John Crawford",
          "Ricardo Morin",
          "Kumar Shiv"
        ]
      },
      {
        "title": "Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video Codec Applications.",
        "authors": [
          "Mauricio Alvarez",
          "Esther Salamí",
          "Alex Ramírez",
          "Mateo Valero"
        ]
      },
      {
        "title": "Combining Simulation and Virtualization through Dynamic Sampling.",
        "authors": [
          "Ayose Falcón",
          "Paolo Faraboschi",
          "Daniel Ortega"
        ]
      },
      {
        "title": "Phase-Guided Small-Sample Simulation.",
        "authors": [
          "Joshua L. Kihm",
          "Samuel D. Strom",
          "Daniel A. Connors"
        ]
      },
      {
        "title": "DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving.",
        "authors": [
          "Jiang Lin",
          "Hongzhong Zheng",
          "Zhichun Zhu",
          "Zhao Zhang",
          "Howard David"
        ]
      },
      {
        "title": "Last-Touch Correlated Data Streaming.",
        "authors": [
          "Michael Ferdman",
          "Babak Falsafi"
        ]
      },
      {
        "title": "Using Model Trees for Computer Architecture Performance Analysis of Software Applications.",
        "authors": [
          "ElMoustapha Ould-Ahmed-Vall",
          "James Woodlee",
          "Charles Yount",
          "Kshitij A. Doshi",
          "Seth Abraham"
        ]
      },
      {
        "title": "Modeling and Single-Pass Simulation of CMP Cache Capacity and Accessibility.",
        "authors": [
          "Xudong Shi",
          "Feiqi Su",
          "Jih-Kwon Peir",
          "Ye Xia",
          "Zhen Yang"
        ]
      },
      {
        "title": "Using Wavelet Domain Workload Execution Characteristics to Improve Accuracy, Scalability and Robustness in Program Phase Analysis.",
        "authors": [
          "Chang-Burm Cho",
          "Tao Li"
        ]
      },
      {
        "title": "Modeling and Characterizing Power Variability in Multicore Architectures.",
        "authors": [
          "Ke Meng",
          "Frank Huebbers",
          "Russ Joseph",
          "Yehea I. Ismail"
        ]
      },
      {
        "title": "Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events.",
        "authors": [
          "William Lloyd Bircher",
          "Lizy K. John"
        ]
      },
      {
        "title": "An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures.",
        "authors": [
          "Wangyuan Zhang",
          "Xin Fu",
          "Tao Li",
          "José A. B. Fortes"
        ]
      },
      {
        "title": "Cross Binary Simulation Points.",
        "authors": [
          "Erez Perelman",
          "Jeremy Lau",
          "Harish Patil",
          "Aamer Jaleel",
          "Greg Hamerly",
          "Brad Calder"
        ]
      },
      {
        "title": "Reverse State Reconstruction for Sampled Microarchitectural Simulation.",
        "authors": [
          "Paul D. Bryan",
          "Michel C. Rosier",
          "Thomas M. Conte"
        ]
      },
      {
        "title": "An Analysis of Performance Interference Effects in Virtual Environments.",
        "authors": [
          "Younggyun Koh",
          "Rob C. Knauerhase",
          "Paul Brett",
          "Mic Bowman",
          "Zhihua Wen",
          "Calton Pu"
        ]
      },
      {
        "title": "Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications.",
        "authors": [
          "Daniel Jiménez-González",
          "Xavier Martorell",
          "Alex Ramírez"
        ]
      },
      {
        "title": "Benefits of I/O Acceleration Technology (I/OAT) in Clusters.",
        "authors": [
          "Karthikeyan Vaidyanathan",
          "Dhabaleswar K. Panda"
        ]
      },
      {
        "title": "CA-RAM: A High-Performance Memory Substrate for Search-Intensive Applications.",
        "authors": [
          "Sangyeun Cho",
          "Joel R. Martin",
          "Ruibin Xu",
          "Mohammad H. Hammoud",
          "Rami G. Melhem"
        ]
      },
      {
        "title": "Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads.",
        "authors": [
          "Dhiraj D. Kalamkar",
          "Mainak Chaudhuri",
          "Mark A. Heinrich"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2006.html": {
    "header": "ISPASS 2006: Austin, Texas, USA",
    "year": "2006",
    "papers": [
      {
        "title": "RAMP: research accelerator for multiple processors - a community vision for a shared experimental parallel HW/SW platform.",
        "authors": [
          "David A. Patterson"
        ]
      },
      {
        "title": "Simulation sampling with live-points.",
        "authors": [
          "Thomas F. Wenisch",
          "Roland E. Wunderlich",
          "Babak Falsafi",
          "James C. Hoe"
        ]
      },
      {
        "title": "Accelerating architectural exploration using canonical instruction segments.",
        "authors": [
          "Rose F. Liu",
          "Krste Asanovic"
        ]
      },
      {
        "title": "Branch trace compression for snapshot-based simulation.",
        "authors": [
          "Kenneth C. Barr",
          "Krste Asanovic"
        ]
      },
      {
        "title": "Critical path analysis of the TRIPS architecture.",
        "authors": [
          "Ramadass Nagarajan",
          "Xia Chen",
          "Robert G. McDonald",
          "Doug Burger",
          "Stephen W. Keckler"
        ]
      },
      {
        "title": "Characterizing the branch misprediction penalty.",
        "authors": [
          "Stijn Eyerman",
          "James E. Smith",
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Revisiting the performance impact of branch predictor latencies.",
        "authors": [
          "Gabriel H. Loh"
        ]
      },
      {
        "title": "Evaluating the efficacy of statistical simulation for design space exploration.",
        "authors": [
          "Ajay Joshi",
          "Joshua J. Yi",
          "Robert H. Bell Jr.",
          "Lieven Eeckhout",
          "Lizy Kurian John",
          "David J. Lilja"
        ]
      },
      {
        "title": "Comparing simulation techniques for microarchitecture-aware floorplanning.",
        "authors": [
          "Vidyasagar Nookala",
          "Ying Chen",
          "David J. Lilja",
          "Sachin S. Sapatnekar"
        ]
      },
      {
        "title": "A statistical multiprocessor cache model.",
        "authors": [
          "Erik Berg",
          "Håkan Zeffer",
          "Erik Hagersten"
        ]
      },
      {
        "title": "Power efficient resource scaling in partitioned architectures through dynamic heterogeneity.",
        "authors": [
          "Naveen Muralimanohar",
          "Karthik Ramani",
          "Rajeev Balasubramonian"
        ]
      },
      {
        "title": "Compiler-based adaptive fetch throttling for energy-efficiency.",
        "authors": [
          "Huaping Wang",
          "Yao Guo",
          "Israel Koren",
          "C. Mani Krishna"
        ]
      },
      {
        "title": "Modeling TCAM power for next generation network devices.",
        "authors": [
          "Banit Agrawal",
          "Timothy Sherwood"
        ]
      },
      {
        "title": "Quantitative system design.",
        "authors": [
          "Mary K. Vernon"
        ]
      },
      {
        "title": "Comparing multinomial and k-means clustering for SimPoint.",
        "authors": [
          "Greg Hamerly",
          "Erez Perelman",
          "Brad Calder"
        ]
      },
      {
        "title": "Considering all starting points for simultaneous multithreading simulation.",
        "authors": [
          "Michael Van Biesbrouck",
          "Lieven Eeckhout",
          "Brad Calder"
        ]
      },
      {
        "title": "Automatic testcase synthesis and performance model validation for high performance PowerPC processors.",
        "authors": [
          "Robert H. Bell Jr.",
          "Rajiv R. Bhatia",
          "Lizy K. John",
          "Jeff Stuecheli",
          "John Griswell",
          "Paul Tu",
          "Louis Capps",
          "Anton Blanchard",
          "Ravel Thai"
        ]
      },
      {
        "title": "Improved stride prefetching using extrinsic stream characteristics.",
        "authors": [
          "Hassan Al-Sukhni",
          "James Holt",
          "Daniel A. Connors"
        ]
      },
      {
        "title": "Friendly fire: understanding the effects of multiprocessor prefetches.",
        "authors": [
          "Natalie D. Enright Jerger",
          "Eric L. Hill",
          "Mikko H. Lipasti"
        ]
      },
      {
        "title": "MESA: reducing cache conflicts by integrating static and run-time methods.",
        "authors": [
          "Xiaoning Ding",
          "Dimitrios S. Nikolopoulos",
          "Song Jiang",
          "Xiaodong Zhang"
        ]
      },
      {
        "title": "Performance modeling and prediction for scientific Java applications.",
        "authors": [
          "Rui Zhang",
          "Zoran Budimlic",
          "Ken Kennedy"
        ]
      },
      {
        "title": "Assessing the impact of reactive workloads on the performance of Web applications.",
        "authors": [
          "Adriano C. M. Pereira",
          "Leonardo Silva",
          "Wagner Meira Jr.",
          "Walter Santos"
        ]
      },
      {
        "title": "Workload sanitation for performance evaluation.",
        "authors": [
          "Dror G. Feitelson",
          "Dan Tsafrir"
        ]
      },
      {
        "title": "ATTILA: a cycle-level execution-driven simulator for modern GPU architectures.",
        "authors": [
          "Victor Moya Del Barrio",
          "Carlos González",
          "Jordi Roca",
          "Agustín Fernández",
          "Roger Espasa"
        ]
      },
      {
        "title": "Acquisition and evaluation of long DDR2-SDRAM access sequences.",
        "authors": [
          "Simon Albert",
          "Sven Kalms",
          "Christian Weiss",
          "Achim Schramm"
        ]
      },
      {
        "title": "Aestimo: a feedback-directed optimization evaluation tool.",
        "authors": [
          "Paul Berube",
          "José Nelson Amaral"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2005.html": {
    "header": "ISPASS 2005: Austin, Texas, USA",
    "year": "2005",
    "papers": [
      {
        "title": "EEMBC and the Purposes of Embedded Processor Benchmarking.",
        "authors": [
          "Markus Levy"
        ]
      },
      {
        "title": "BioBench: A Benchmark Suite of Bioinformatics Applications.",
        "authors": [
          "Kursad Albayraktaroglu",
          "Aamer Jaleel",
          "Xue Wu",
          "Manoj Franklin",
          "Bruce L. Jacob",
          "Chau-Wen Tseng",
          "Donald Yeung"
        ]
      },
      {
        "title": "Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites.",
        "authors": [
          "Aashish Phansalkar",
          "Ajay Joshi",
          "Lieven Eeckhout",
          "Lizy Kurian John"
        ]
      },
      {
        "title": "Simulation Differences Between Academia and Industry: A Branch Prediction Case Study.",
        "authors": [
          "Gabriel H. Loh"
        ]
      },
      {
        "title": "PowerFITS: Reduce Dynamic and Static I-Cache Power Using Application Specific Instruction Set Synthesis.",
        "authors": [
          "Allen C. Cheng",
          "Gary S. Tyson",
          "Trevor N. Mudge"
        ]
      },
      {
        "title": "A High Performance, Energy Efficient GALS ProcessorMicroarchitecture with Reduced Implementation Complexity.",
        "authors": [
          "Yongkang Zhu",
          "David H. Albonesi",
          "Alper Buyuktosunoglu"
        ]
      },
      {
        "title": "Studying Thermal Management for Graphics-Processor Architectures.",
        "authors": [
          "Jeremy W. Sheaffer",
          "Kevin Skadron",
          "David P. Luebke"
        ]
      },
      {
        "title": "Accelerating Multiprocessor Simulation with a Memory Timestamp Record.",
        "authors": [
          "Kenneth C. Barr",
          "Heidi Pan",
          "Michael Zhang",
          "Krste Asanovic"
        ]
      },
      {
        "title": "Intrinsic Checkpointing: A Methodology for Decreasing Simulation Time Through Binary Modification.",
        "authors": [
          "Jeff Ringenberg",
          "Chris Pelosi",
          "David W. Oehmke",
          "Trevor N. Mudge"
        ]
      },
      {
        "title": "Enhancing Multiprocessor Architecture Simulation Speed Using Matched-Pair Comparison.",
        "authors": [
          "Magnus Ekman",
          "Per Stenström"
        ]
      },
      {
        "title": "Panel Discussion: Architectures for the Future.",
        "authors": [
          "Erik R. Altman"
        ]
      },
      {
        "title": "Insight, not (random) numbers.",
        "authors": [
          "Thomas M. Conte"
        ]
      },
      {
        "title": "Performance Characterization of Java Applications on SMT Processors.",
        "authors": [
          "Wei Huang",
          "Jiang Lin",
          "Zhao Zhang",
          "J. Morris Chang"
        ]
      },
      {
        "title": "Partitioning Multi-Threaded Processors with a Large Number of Threads.",
        "authors": [
          "Ali El-Moursy",
          "Rajeev Garg",
          "David H. Albonesi",
          "Sandhya Dwarkadas"
        ]
      },
      {
        "title": "Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors.",
        "authors": [
          "Jian Li",
          "José F. Martínez"
        ]
      },
      {
        "title": "Motivation for Variable Length Intervals and Hierarchical Phase Behavior.",
        "authors": [
          "Jeremy Lau",
          "Erez Perelman",
          "Greg Hamerly",
          "Timothy Sherwood",
          "Brad Calder"
        ]
      },
      {
        "title": "Fast, Accurate Microarchitecture Simulation Using Statistical Phase Detection.",
        "authors": [
          "Ram Srinivasan",
          "Jeanine E. Cook",
          "Shaun Cooper"
        ]
      },
      {
        "title": "A Trace-Driven Simulator For Palm OS Devices.",
        "authors": [
          "Hyrum Carroll",
          "J. Kelly Flanagan",
          "Satish Baniya"
        ]
      },
      {
        "title": "On the Scalability of 1- and 2-Dimensional SIMD Extensions for Multimedia Applications.",
        "authors": [
          "Friman Sánchez",
          "Mauricio Alvarez",
          "Esther Salamí",
          "Alex Ramírez",
          "Mateo Valero"
        ]
      },
      {
        "title": "Dataflow: A Complement to Superscalar.",
        "authors": [
          "Mihai Budiu",
          "Pedro V. Artigas",
          "Seth Copen Goldstein"
        ]
      },
      {
        "title": "Scalarization on Short Vector Machines.",
        "authors": [
          "Yuan Zhao",
          "Ken Kennedy"
        ]
      },
      {
        "title": "Anatomy and Performance of SSL Processing.",
        "authors": [
          "Li Zhao",
          "Ravi R. Iyer",
          "Srihari Makineni",
          "Laxmi N. Bhuyan"
        ]
      },
      {
        "title": "Architectural Characterization of Processor Affinity in Network Processing.",
        "authors": [
          "Annie P. Foong",
          "Jason Fung",
          "Donald Newell",
          "Seth Abraham",
          "Peggy Irelan",
          "Alex Lopez-Estrada"
        ]
      },
      {
        "title": "Performance Analysis of a New Packet Trace Compressor based on TCP Flow Clustering.",
        "authors": [
          "Raimir Holanda",
          "Javier Verdú",
          "Jorge García-Vidal",
          "Mateo Valero"
        ]
      },
      {
        "title": "Analysis of Network Processing Workloads.",
        "authors": [
          "Ramaswamy Ramaswamy",
          "Ning Weng",
          "Tilman Wolf"
        ]
      },
      {
        "title": "The Strong correlation Between Code Signatures and Performance.",
        "authors": [
          "Jeremy Lau",
          "Jack Sampson",
          "Erez Perelman",
          "Greg Hamerly",
          "Brad Calder"
        ]
      },
      {
        "title": "Pro-active Page Replacement for Scientific Applications: A Characterization.",
        "authors": [
          "Murali Vilayannur",
          "Anand Sivasubramaniam",
          "Mahmut T. Kandemir"
        ]
      },
      {
        "title": "Reaping the Benefit of Temporal Silence to Improve Communication Performance.",
        "authors": [
          "Kevin M. Lepak",
          "Mikko H. Lipasti"
        ]
      },
      {
        "title": "Balancing Performance and Reliability in the Memory Hierarchy.",
        "authors": [
          "Hossein Asadi",
          "Vilas Sridharan",
          "Mehdi Baradaran Tahoori",
          "David R. Kaeli"
        ]
      },
      {
        "title": "On the provision of prioritization and soft qos in dynamically reconfigurable shared data-centers over infiniband.",
        "authors": [
          "Pavan Balaji",
          "Sundeep Narravula",
          "Karthikeyan Vaidyanathan",
          "Hyun-Wook Jin",
          "Dhabaleswar K. Panda"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2004.html": {
    "header": "ISPASS 2004: Austin, Texas, USA",
    "year": "2004",
    "papers": [
      {
        "title": "Opening and keynote 1.",
        "authors": [
          "Yale N. Patt"
        ]
      },
      {
        "title": "Eccentric and fragile benchmarks.",
        "authors": [
          "Hans Vandierendonck",
          "Koen De Bosschere"
        ]
      },
      {
        "title": "Communication breakdown: analyzing CPU usage in commercial Web workloads.",
        "authors": [
          "Jaidev P. Patwardhan",
          "Alvin R. Lebeck",
          "Daniel J. Sorin"
        ]
      },
      {
        "title": "StatCache: a probabilistic approach to efficient and accurate data locality analysis.",
        "authors": [
          "Erik Berg",
          "Erik Hagersten"
        ]
      },
      {
        "title": "Sockets Direct Protocol over InfiniBand in clusters: is it beneficial?",
        "authors": [
          "Pavan Balaji",
          "Sundeep Narravula",
          "Karthikeyan Vaidyanathan",
          "Savitha Krishnamoorthy",
          "Jiesheng Wu",
          "Dhabaleswar K. Panda"
        ]
      },
      {
        "title": "The BlueGene/L pseudo cycle-accurate simulator.",
        "authors": [
          "Leonardo R. Bachega",
          "José R. Brunheroto",
          "Luiz De Rose",
          "Pedro Mindlin",
          "José E. Moreira"
        ]
      },
      {
        "title": "A co-phase matrix to guide simultaneous multithreading simulation.",
        "authors": [
          "Michael Van Biesbrouck",
          "Timothy Sherwood",
          "Brad Calder"
        ]
      },
      {
        "title": "Structures for phase classification.",
        "authors": [
          "Jeremy Lau",
          "Stefan Schoenmackers",
          "Brad Calder"
        ]
      },
      {
        "title": "Deconstructing commit.",
        "authors": [
          "Gordon B. Bell",
          "Mikko H. Lipasti"
        ]
      },
      {
        "title": "Dynamically reducing pressure on the physical register file through simple register sharing.",
        "authors": [
          "Liem Tran",
          "Nicholas Nelson",
          "Fung Ngai",
          "Steve Dropsho",
          "Michael C. Huang"
        ]
      },
      {
        "title": "Performance evaluation of exclusive cache hierarchies.",
        "authors": [
          "Ying Zheng",
          "Brian T. Davis",
          "Matthew Jordan"
        ]
      },
      {
        "title": "Keynote II.",
        "authors": [
          "Carl Anderson"
        ]
      },
      {
        "title": "Effectiveness of simple memory models for performance prediction.",
        "authors": [
          "Irina Chihaia",
          "Thomas R. Gross"
        ]
      },
      {
        "title": "Using cache mapping to improve memory performance handheld devices.",
        "authors": [
          "Rong Xu",
          "Zhiyuan Li"
        ]
      },
      {
        "title": "Characterization of the data access behavior for TPC-C traces.",
        "authors": [
          "R. Bonilla-Lucas",
          "Peter Plachta",
          "Aamer Sachedina",
          "Daniel Jiménez-González",
          "Calisto Zuzarte",
          "Josep Lluís Larriba-Pey"
        ]
      },
      {
        "title": "Cache implications of aggressively pipelined high performance microprocessors.",
        "authors": [
          "Timothy J. Dysart",
          "Branden J. Moore",
          "Lambert Schaelicke",
          "Peter M. Kogge"
        ]
      },
      {
        "title": "Dynamic pretenuring schemes for generational garbage collection.",
        "authors": [
          "Wei Huang",
          "Witawas Srisa-an",
          "J. Morris Chang"
        ]
      },
      {
        "title": "Selective profiling of Java applications using dynamic bytecode instrumentation.",
        "authors": [
          "Mikhail Dmitriev"
        ]
      },
      {
        "title": "Spectral analysis for characterizing program power and performance.",
        "authors": [
          "Russ Joseph",
          "Margaret Martonosi",
          "Zhigang Hu"
        ]
      },
      {
        "title": "Compiler-directed physical address generation for reducing dTLB power.",
        "authors": [
          "Ismail Kadayif",
          "Partho Nath",
          "Mahmut T. Kandemir",
          "Anand Sivasubramaniam"
        ]
      },
      {
        "title": "The future of simulation: A field of dreams.",
        "authors": [
          "Brad Calder",
          "Daniel Citron",
          "Yale N. Patt",
          "James E. Smith"
        ]
      },
      {
        "title": "Efficient architectural design of high performance microprocessors.",
        "authors": [
          "Lieven Eeckhout"
        ]
      },
      {
        "title": "Architectures and compilers for multimedia.",
        "authors": [
          "W. Wolf"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2003.html": {
    "header": "ISPASS 2003: Austin, Texas, USA",
    "year": "2003",
    "papers": [
      {
        "title": "Integrating complete-system and user-level performance/power simulators: the SimWattch approach.",
        "authors": [
          "Jianwei Chen",
          "Michel Dubois",
          "Per Stenström"
        ]
      },
      {
        "title": "Inferno: a functional simulation infrastructure for modeling microarchitectural data speculations.",
        "authors": [
          "Hong Wang",
          "Shiri Manor",
          "Dave LaFollette",
          "Nadav Nesher",
          "Ku-jei King",
          "Perry H. Wang",
          "Shay Levy",
          "Shai Satt",
          "Gal Carmeli",
          "Arjun Kapur",
          "Ioannis Schoinas",
          "Ed Rubinstein",
          "Rahul Bhatt"
        ]
      },
      {
        "title": "Performance potentials of compiler-directed data speculation.",
        "authors": [
          "Youfeng Wu",
          "Li-Ling Chen",
          "Roy Ju",
          "Jesse Fang"
        ]
      },
      {
        "title": "Empirical evaluation of capacity estimation tools.",
        "authors": [
          "Cristina D. Murta",
          "Mario Ezequiel Augusto"
        ]
      },
      {
        "title": "Mathematical modelling of adaptive wormhole routing in the presence of self-similar traffic.",
        "authors": [
          "Geyong Min",
          "Mohamed Ould-Khaoua"
        ]
      },
      {
        "title": "An MPEG-4 performance study for non-SIMD, general purpose architectures.",
        "authors": [
          "Sally A. McKee",
          "Zhen Fang",
          "Mateo Valero"
        ]
      },
      {
        "title": "Accelerating private-key cryptography via multithreading on symmetric multiprocessors.",
        "authors": [
          "Praveen Dongara",
          "T. N. Vijaykumar"
        ]
      },
      {
        "title": "TCP performance re-visited.",
        "authors": [
          "Annie P. Foong",
          "Thomas R. Huff",
          "Herbert H. Hum",
          "Jaidev R. Patwardhan",
          "Greg J. Regnier"
        ]
      },
      {
        "title": "A new synthetic web server trace generation methodology.",
        "authors": [
          "Steven Weber",
          "Rema Hariharan"
        ]
      },
      {
        "title": "1D performance analysis and tracing of technical and Java applications on the Itanium2 processor.",
        "authors": [
          "Wessam Hassanein",
          "Greg Astfalk",
          "Rudolf Eigenmann"
        ]
      },
      {
        "title": "Evaluating the importance of virtual memory for Java.",
        "authors": [
          "Yolanda Becerra",
          "Toni Cortes",
          "Jordi Garcia",
          "Nacho Navarro"
        ]
      },
      {
        "title": "On evaluating request-distribution schemes for saving energy in server clusters.",
        "authors": [
          "Karthick Rajamani",
          "Charles Lefurgy"
        ]
      },
      {
        "title": "Interplay of energy and performance for disk arrays running transaction processing workloads.",
        "authors": [
          "Sudhanva Gurumurthi",
          "Jianyong Zhang",
          "Anand Sivasubramaniam",
          "Mahmut T. Kandemir",
          "Hubertus Franke",
          "Narayanan Vijaykrishnan",
          "Mary Jane Irwin"
        ]
      },
      {
        "title": "Performance study of a cluster runtime system for dynamic interactive stream-oriented applications.",
        "authors": [
          "Arnab Paul",
          "Nissim Harel",
          "Sameer Adhikari",
          "Bikash Agarwalla",
          "Umakishore Ramachandran",
          "Kenneth M. Mackenzie"
        ]
      },
      {
        "title": "Performance modelling of distributed e-business applications using Queuing Petri Nets.",
        "authors": [
          "Samuel Kounev",
          "Alejandro P. Buchmann"
        ]
      },
      {
        "title": "Performance analysis and optimization of a distributed Video on Demand service.",
        "authors": [
          "Daniela Alvim Seabra dos Santos",
          "Alex Borges Vieira",
          "Berthier A. Ribeiro-Neto",
          "Sérgio Vale Aguiar Campos"
        ]
      },
      {
        "title": "Complete instrumentation requirements for performance analysis of Web based technologies.",
        "authors": [
          "David Carrera",
          "Jordi Guitart",
          "Jordi Torres",
          "Eduard Ayguadé",
          "Jesús Labarta"
        ]
      },
      {
        "title": "Performance implications of chipset caches in web servers.",
        "authors": [
          "Ravishankar K. Iyer"
        ]
      },
      {
        "title": "Web applications and dynamic reconfiguration in UNIX servers.",
        "authors": [
          "Joefon Jann",
          "Pratap Pattnaik",
          "Niteesh Dubey",
          "R. Sarma Burugula"
        ]
      },
      {
        "title": "Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation.",
        "authors": [
          "John W. Haskins Jr.",
          "Kevin Skadron"
        ]
      },
      {
        "title": "A statistical model of skewed-associativity.",
        "authors": [
          "Pierre Michaud"
        ]
      },
      {
        "title": "A hybrid allocator.",
        "authors": [
          "Yusuf Hasan",
          "J. Morris Chang"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2001.html": {
    "header": "ISPASS 2001: Tucson, Arizona, USA",
    "year": "2001",
    "papers": [
      {
        "title": "MASE: a novel infrastructure for detailed microarchitectural modeling.",
        "authors": [
          "Eric Larson",
          "Saugata Chatterjee",
          "Todd M. Austin"
        ]
      },
      {
        "title": "Early design phase power/performance modeling through statistical simulation.",
        "authors": [
          "Lieven Eeckhout",
          "Koen De Bosschere"
        ]
      },
      {
        "title": "Performance analysis using pipeline visualization.",
        "authors": [
          "Christopher T. Weaver",
          "Kenneth C. Barr",
          "Eric D. Marsman",
          "Dan Ernst",
          "Todd M. Austin"
        ]
      },
      {
        "title": "Implementation and evaluation of a best-effort scheduling algorithm in an embedded real-time system.",
        "authors": [
          "Peng Li",
          "Binoy Ravindran",
          "Tamir Hegazy"
        ]
      },
      {
        "title": "An evaluation of the POSIX trace standard implemented in RT-linux.",
        "authors": [
          "Andrés Terrasa",
          "Ignacio Pachés",
          "Ana García-Fornes"
        ]
      },
      {
        "title": "Cycle accurate thread timer for linux environment.",
        "authors": [
          "Yang Qian",
          "Witawas Srisa-an",
          "Therapon Skotiniotis",
          "J. Morris Chang"
        ]
      },
      {
        "title": "About the sensitivity of the HLRC-DU protocol on diff and page sizes.",
        "authors": [
          "Salvador Petit",
          "Julio Sahuquillo",
          "Ana Pont"
        ]
      },
      {
        "title": "Geist: a generator for e-commerce & internet server traffic.",
        "authors": [
          "Krishna Kant",
          "Vijay Tewari",
          "Ravishankar K. Iyer"
        ]
      },
      {
        "title": "Performance characterization experience of multi-tier e-business systems using queuing operational analysis.",
        "authors": [
          "Deep K. Buch",
          "Vladimir M. Pentkovski"
        ]
      },
      {
        "title": "Understanding control flow transfer and its predictability in java processing.",
        "authors": [
          "Tao Li",
          "Lizy Kurian John"
        ]
      },
      {
        "title": "The effects of context switching on branch predictor performance.",
        "authors": [
          "Michele Co",
          "Kevin Skadron"
        ]
      },
      {
        "title": "Estimating internal memory fragmentation for java programs under the binary buddy policy.",
        "authors": [
          "Therapon Skotiniotis",
          "J. Morris Chang"
        ]
      },
      {
        "title": "An evaluation of search tree techniques in the presence of caches.",
        "authors": [
          "Costin Iancu",
          "Anurag Acharya"
        ]
      },
      {
        "title": "Automatic memory hierarchy characterization.",
        "authors": [
          "Clark L. Coleman",
          "Jack W. Davidson"
        ]
      },
      {
        "title": "Using program and user information to improve file prediction performance.",
        "authors": [
          "Tsozen Yeh",
          "Darrell D. E. Long",
          "Scott A. Brandt"
        ]
      },
      {
        "title": "Efficient profile-based evaluation of randomising set index functions for cache memories.",
        "authors": [
          "Hans Vandierendonck",
          "Koen De Bosschere"
        ]
      },
      {
        "title": "Workload characterization of multithreaded java servers.",
        "authors": [
          "Yue Luo",
          "Lizy Kurian John"
        ]
      },
      {
        "title": "Behavior and performance of interactive multi-player game servers.",
        "authors": [
          "Ahmed Abdelkhalek",
          "Angelos Bilas",
          "Andreas Moshovos"
        ]
      },
      {
        "title": "Parallel simulation of multiprocessor execution: implementation and results for simplescalar.",
        "authors": [
          "Naraig Manjikian"
        ]
      },
      {
        "title": "Locality-aware predictive scheduling of network processors.",
        "authors": [
          "Tilman Wolf",
          "Mark A. Franklin"
        ]
      },
      {
        "title": "Statistical usage testing applied to mobile network verification.",
        "authors": [
          "Alexander Ost",
          "Dorien van Logchem"
        ]
      },
      {
        "title": "Balancing thoughput and fairness in SMT processors.",
        "authors": [
          "Kun Luo",
          "Jayanth Gummaraju",
          "Manoj Franklin"
        ]
      },
      {
        "title": "An empirical study of the scalability aspects of instruction distribution algorithms for clustered processors.",
        "authors": [
          "Aneesh Aggarwal",
          "Manoj Franklin"
        ]
      },
      {
        "title": "How to compare the performance of two SMT microarchitectures.",
        "authors": [
          "Yiannakis Sazeides",
          "Toni Juan"
        ]
      }
    ]
  },
  "https://dblp.org/db/conf/ispass/ispass2000.html": {
    "header": "ISPASS 2000: Austin, Texas, USA",
    "year": "2000",
    "papers": [
      {
        "title": "Performance analysis through synthetic trace generation.",
        "authors": [
          "Lieven Eeckhout",
          "Koen De Bosschere",
          "Henk Neefs"
        ]
      },
      {
        "title": "Extracting fine-grain profiles of in-order executions of instruction level parallel programs.",
        "authors": [
          "Nicola Zingirian",
          "Massimo Maresca"
        ]
      },
      {
        "title": "Accurate simulation and evaluation of code reordering.",
        "authors": [
          "John Kalamatianos",
          "David R. Kaeli"
        ]
      },
      {
        "title": "Quantifying instruction-level parallelism limits on an EPIC architecture.",
        "authors": [
          "Hsien-Hsin S. Lee",
          "Youfeng Wu",
          "Gary S. Tyson"
        ]
      },
      {
        "title": "Performance evaluation of real-time scheduling on a multicomputer architecture.",
        "authors": [
          "Luís Fernando Friedrich",
          "Rafael Luiz Cancian",
          "Rômulo Silva de Oliveira",
          "Thadeu B. Corso"
        ]
      },
      {
        "title": "Performance evaluation of middleware bridging technologies.",
        "authors": [
          "Rod Fatoohi",
          "Vandana Gunwani",
          "Qi Wang",
          "Charlton Zheng"
        ]
      },
      {
        "title": "A practitioner report on the evaluation of the performance of the C, C++ and Java compilers on the OS/390 platform.",
        "authors": [
          "David A. Cargill",
          "Mohammad Radaideh"
        ]
      },
      {
        "title": "DB2 for OS/390 V5 vs. V6 outer join performance.",
        "authors": [
          "Maryela Weihrauch"
        ]
      },
      {
        "title": "Checking order-insensitivity using ternary simulation in synchronous programs.",
        "authors": [
          "Moez Yeddes",
          "Hassane Alla"
        ]
      },
      {
        "title": "Do generational schemes improve the garbage collection efficiency?",
        "authors": [
          "Witawas Srisa-an",
          "J. Morris Chang",
          "Chia-Tien Dan Lo"
        ]
      },
      {
        "title": "A quantitative simulator for dynamic memory managers.",
        "authors": [
          "Chia-Tien Dan Lo",
          "Witawas Srisa-an",
          "J. Morris Chang"
        ]
      },
      {
        "title": "Real-time image on QoS Web.",
        "authors": [
          "Hong Liu",
          "Hongdu Fang"
        ]
      },
      {
        "title": "Issues in the design of store buffers in dynamically scheduled processors.",
        "authors": [
          "Ravi Bhargava",
          "Lizy K. John"
        ]
      },
      {
        "title": "Performance tradeoffs in sequencer design on a new G4 PowerPCTM microprocessor.",
        "authors": [
          "Jess Rupley II",
          "David C. Holloway"
        ]
      },
      {
        "title": "Instruction overhead and data locality effects in superscalar processors.",
        "authors": [
          "Murali Annavaram",
          "Gary S. Tyson",
          "Edward S. Davidson"
        ]
      },
      {
        "title": "Modeling load address behaviour through recurrences.",
        "authors": [
          "Luis M. Ramos",
          "Pablo E. Ibáñez",
          "Víctor Viñals",
          "José M. Llabería"
        ]
      },
      {
        "title": "Methodology to optimize the cost/performance of disk subsystems.",
        "authors": [
          "Renato Recio",
          "W. Todd Boyd"
        ]
      },
      {
        "title": "Invocation profile characterization of Java applications.",
        "authors": [
          "Andrea Barisone",
          "Francesco Bellotti",
          "Riccardo Berta",
          "Alessandro De Gloria"
        ]
      },
      {
        "title": "Some observations based on simple models of MP scaling.",
        "authors": [
          "Eric Kronstadt"
        ]
      },
      {
        "title": "Performance scalability in multiprocessor systems with resource contention.",
        "authors": [
          "Shikharesh Majumdar"
        ]
      },
      {
        "title": "An efficient solver for Cache Miss Equations.",
        "authors": [
          "Nerina Bermudo",
          "Xavier Vera",
          "Antonio González",
          "Josep Llosa"
        ]
      },
      {
        "title": "An analytical model for loop tiling and its solution.",
        "authors": [
          "Vivek Sarkar",
          "Nimrod Megiddo"
        ]
      },
      {
        "title": "CommBench-a telecommunications benchmark for network processors.",
        "authors": [
          "Tilman Wolf",
          "Mark A. Franklin"
        ]
      },
      {
        "title": "Simplified workload characterization using unified prediction.",
        "authors": [
          "Karel Driesen",
          "Josee Colette",
          "Feng Ji",
          "Mathias Jourdain",
          "Mazen Fahmi",
          "Abeer Ghuneim",
          "Edil Hersi",
          "Joyce Kahwa",
          "Hala Razi Khan",
          "Cathy Kwan",
          "Abbas Mahyari",
          "Jerome Miecknikowski",
          "Mourad Oulmane",
          "Michele Perucic",
          "Azir Pirbay",
          "Luiza Solomon",
          "Jean Jac Taoko",
          "Lip Hooi Tan",
          "Feng Qian",
          "Honghao Zhang",
          "Lingyan Zhang",
          "Su Zhang",
          "Will Renner"
        ]
      },
      {
        "title": "A new approach in the analysis and modeling of disk access patterns.",
        "authors": [
          "María Engracia Gómez",
          "Vicente Santonja"
        ]
      },
      {
        "title": "Mobile functionality in a pervasive world.",
        "authors": [
          "Jerzy Jagiello",
          "N. Tay",
          "B. Biddington",
          "R. Dacray"
        ]
      },
      {
        "title": "Design alternatives for scalable Web server accelerators.",
        "authors": [
          "Junehwa Song",
          "Eric Levy-Abegnoli",
          "Arun Iyengar",
          "Daniel M. Dias"
        ]
      },
      {
        "title": "Web latency reduction via client-side prefetching.",
        "authors": [
          "Avinoam N. Eden",
          "Brian W. Joh",
          "Trevor N. Mudge"
        ]
      },
      {
        "title": "A server performance model for static Web workloads.",
        "authors": [
          "Krishna Kant",
          "C. R. M. Sundaram"
        ]
      }
    ]
  }
}