
TermoPres.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08009c94  08009c94  00019c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e34  08009e34  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  08009e34  08009e34  00019e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e3c  08009e3c  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e3c  08009e3c  00019e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e40  08009e40  00019e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08009e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003960  2000009c  08009ee0  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200039fc  08009ee0  000239fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b834  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ce2  00000000  00000000  0004b900  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002440  00000000  00000000  000505e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000021e8  00000000  00000000  00052a28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00006ef5  00000000  00000000  00054c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001cbe8  00000000  00000000  0005bb05  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010a02d  00000000  00000000  000786ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018271a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009e1c  00000000  00000000  00182798  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009c7c 	.word	0x08009c7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	08009c7c 	.word	0x08009c7c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2iz>:
 80005e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d215      	bcs.n	800061e <__aeabi_d2iz+0x36>
 80005f2:	d511      	bpl.n	8000618 <__aeabi_d2iz+0x30>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d912      	bls.n	8000624 <__aeabi_d2iz+0x3c>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800060e:	fa23 f002 	lsr.w	r0, r3, r2
 8000612:	bf18      	it	ne
 8000614:	4240      	negne	r0, r0
 8000616:	4770      	bx	lr
 8000618:	f04f 0000 	mov.w	r0, #0
 800061c:	4770      	bx	lr
 800061e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000622:	d105      	bne.n	8000630 <__aeabi_d2iz+0x48>
 8000624:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000628:	bf08      	it	eq
 800062a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800062e:	4770      	bx	lr
 8000630:	f04f 0000 	mov.w	r0, #0
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295
 8000648:	f04f 30ff 	movne.w	r0, #4294967295
 800064c:	f000 b972 	b.w	8000934 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9e08      	ldr	r6, [sp, #32]
 800066e:	4604      	mov	r4, r0
 8000670:	4688      	mov	r8, r1
 8000672:	2b00      	cmp	r3, #0
 8000674:	d14b      	bne.n	800070e <__udivmoddi4+0xa6>
 8000676:	428a      	cmp	r2, r1
 8000678:	4615      	mov	r5, r2
 800067a:	d967      	bls.n	800074c <__udivmoddi4+0xe4>
 800067c:	fab2 f282 	clz	r2, r2
 8000680:	b14a      	cbz	r2, 8000696 <__udivmoddi4+0x2e>
 8000682:	f1c2 0720 	rsb	r7, r2, #32
 8000686:	fa01 f302 	lsl.w	r3, r1, r2
 800068a:	fa20 f707 	lsr.w	r7, r0, r7
 800068e:	4095      	lsls	r5, r2
 8000690:	ea47 0803 	orr.w	r8, r7, r3
 8000694:	4094      	lsls	r4, r2
 8000696:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800069a:	0c23      	lsrs	r3, r4, #16
 800069c:	fbb8 f7fe 	udiv	r7, r8, lr
 80006a0:	fa1f fc85 	uxth.w	ip, r5
 80006a4:	fb0e 8817 	mls	r8, lr, r7, r8
 80006a8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006ac:	fb07 f10c 	mul.w	r1, r7, ip
 80006b0:	4299      	cmp	r1, r3
 80006b2:	d909      	bls.n	80006c8 <__udivmoddi4+0x60>
 80006b4:	18eb      	adds	r3, r5, r3
 80006b6:	f107 30ff 	add.w	r0, r7, #4294967295
 80006ba:	f080 811b 	bcs.w	80008f4 <__udivmoddi4+0x28c>
 80006be:	4299      	cmp	r1, r3
 80006c0:	f240 8118 	bls.w	80008f4 <__udivmoddi4+0x28c>
 80006c4:	3f02      	subs	r7, #2
 80006c6:	442b      	add	r3, r5
 80006c8:	1a5b      	subs	r3, r3, r1
 80006ca:	b2a4      	uxth	r4, r4
 80006cc:	fbb3 f0fe 	udiv	r0, r3, lr
 80006d0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006d8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006dc:	45a4      	cmp	ip, r4
 80006de:	d909      	bls.n	80006f4 <__udivmoddi4+0x8c>
 80006e0:	192c      	adds	r4, r5, r4
 80006e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80006e6:	f080 8107 	bcs.w	80008f8 <__udivmoddi4+0x290>
 80006ea:	45a4      	cmp	ip, r4
 80006ec:	f240 8104 	bls.w	80008f8 <__udivmoddi4+0x290>
 80006f0:	3802      	subs	r0, #2
 80006f2:	442c      	add	r4, r5
 80006f4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006f8:	eba4 040c 	sub.w	r4, r4, ip
 80006fc:	2700      	movs	r7, #0
 80006fe:	b11e      	cbz	r6, 8000708 <__udivmoddi4+0xa0>
 8000700:	40d4      	lsrs	r4, r2
 8000702:	2300      	movs	r3, #0
 8000704:	e9c6 4300 	strd	r4, r3, [r6]
 8000708:	4639      	mov	r1, r7
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	428b      	cmp	r3, r1
 8000710:	d909      	bls.n	8000726 <__udivmoddi4+0xbe>
 8000712:	2e00      	cmp	r6, #0
 8000714:	f000 80eb 	beq.w	80008ee <__udivmoddi4+0x286>
 8000718:	2700      	movs	r7, #0
 800071a:	e9c6 0100 	strd	r0, r1, [r6]
 800071e:	4638      	mov	r0, r7
 8000720:	4639      	mov	r1, r7
 8000722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000726:	fab3 f783 	clz	r7, r3
 800072a:	2f00      	cmp	r7, #0
 800072c:	d147      	bne.n	80007be <__udivmoddi4+0x156>
 800072e:	428b      	cmp	r3, r1
 8000730:	d302      	bcc.n	8000738 <__udivmoddi4+0xd0>
 8000732:	4282      	cmp	r2, r0
 8000734:	f200 80fa 	bhi.w	800092c <__udivmoddi4+0x2c4>
 8000738:	1a84      	subs	r4, r0, r2
 800073a:	eb61 0303 	sbc.w	r3, r1, r3
 800073e:	2001      	movs	r0, #1
 8000740:	4698      	mov	r8, r3
 8000742:	2e00      	cmp	r6, #0
 8000744:	d0e0      	beq.n	8000708 <__udivmoddi4+0xa0>
 8000746:	e9c6 4800 	strd	r4, r8, [r6]
 800074a:	e7dd      	b.n	8000708 <__udivmoddi4+0xa0>
 800074c:	b902      	cbnz	r2, 8000750 <__udivmoddi4+0xe8>
 800074e:	deff      	udf	#255	; 0xff
 8000750:	fab2 f282 	clz	r2, r2
 8000754:	2a00      	cmp	r2, #0
 8000756:	f040 808f 	bne.w	8000878 <__udivmoddi4+0x210>
 800075a:	1b49      	subs	r1, r1, r5
 800075c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000760:	fa1f f885 	uxth.w	r8, r5
 8000764:	2701      	movs	r7, #1
 8000766:	fbb1 fcfe 	udiv	ip, r1, lr
 800076a:	0c23      	lsrs	r3, r4, #16
 800076c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000770:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000774:	fb08 f10c 	mul.w	r1, r8, ip
 8000778:	4299      	cmp	r1, r3
 800077a:	d907      	bls.n	800078c <__udivmoddi4+0x124>
 800077c:	18eb      	adds	r3, r5, r3
 800077e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000782:	d202      	bcs.n	800078a <__udivmoddi4+0x122>
 8000784:	4299      	cmp	r1, r3
 8000786:	f200 80cd 	bhi.w	8000924 <__udivmoddi4+0x2bc>
 800078a:	4684      	mov	ip, r0
 800078c:	1a59      	subs	r1, r3, r1
 800078e:	b2a3      	uxth	r3, r4
 8000790:	fbb1 f0fe 	udiv	r0, r1, lr
 8000794:	fb0e 1410 	mls	r4, lr, r0, r1
 8000798:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800079c:	fb08 f800 	mul.w	r8, r8, r0
 80007a0:	45a0      	cmp	r8, r4
 80007a2:	d907      	bls.n	80007b4 <__udivmoddi4+0x14c>
 80007a4:	192c      	adds	r4, r5, r4
 80007a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80007aa:	d202      	bcs.n	80007b2 <__udivmoddi4+0x14a>
 80007ac:	45a0      	cmp	r8, r4
 80007ae:	f200 80b6 	bhi.w	800091e <__udivmoddi4+0x2b6>
 80007b2:	4618      	mov	r0, r3
 80007b4:	eba4 0408 	sub.w	r4, r4, r8
 80007b8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007bc:	e79f      	b.n	80006fe <__udivmoddi4+0x96>
 80007be:	f1c7 0c20 	rsb	ip, r7, #32
 80007c2:	40bb      	lsls	r3, r7
 80007c4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007c8:	ea4e 0e03 	orr.w	lr, lr, r3
 80007cc:	fa01 f407 	lsl.w	r4, r1, r7
 80007d0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007d4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007d8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007dc:	4325      	orrs	r5, r4
 80007de:	fbb3 f9f8 	udiv	r9, r3, r8
 80007e2:	0c2c      	lsrs	r4, r5, #16
 80007e4:	fb08 3319 	mls	r3, r8, r9, r3
 80007e8:	fa1f fa8e 	uxth.w	sl, lr
 80007ec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007f0:	fb09 f40a 	mul.w	r4, r9, sl
 80007f4:	429c      	cmp	r4, r3
 80007f6:	fa02 f207 	lsl.w	r2, r2, r7
 80007fa:	fa00 f107 	lsl.w	r1, r0, r7
 80007fe:	d90b      	bls.n	8000818 <__udivmoddi4+0x1b0>
 8000800:	eb1e 0303 	adds.w	r3, lr, r3
 8000804:	f109 30ff 	add.w	r0, r9, #4294967295
 8000808:	f080 8087 	bcs.w	800091a <__udivmoddi4+0x2b2>
 800080c:	429c      	cmp	r4, r3
 800080e:	f240 8084 	bls.w	800091a <__udivmoddi4+0x2b2>
 8000812:	f1a9 0902 	sub.w	r9, r9, #2
 8000816:	4473      	add	r3, lr
 8000818:	1b1b      	subs	r3, r3, r4
 800081a:	b2ad      	uxth	r5, r5
 800081c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000820:	fb08 3310 	mls	r3, r8, r0, r3
 8000824:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000828:	fb00 fa0a 	mul.w	sl, r0, sl
 800082c:	45a2      	cmp	sl, r4
 800082e:	d908      	bls.n	8000842 <__udivmoddi4+0x1da>
 8000830:	eb1e 0404 	adds.w	r4, lr, r4
 8000834:	f100 33ff 	add.w	r3, r0, #4294967295
 8000838:	d26b      	bcs.n	8000912 <__udivmoddi4+0x2aa>
 800083a:	45a2      	cmp	sl, r4
 800083c:	d969      	bls.n	8000912 <__udivmoddi4+0x2aa>
 800083e:	3802      	subs	r0, #2
 8000840:	4474      	add	r4, lr
 8000842:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000846:	fba0 8902 	umull	r8, r9, r0, r2
 800084a:	eba4 040a 	sub.w	r4, r4, sl
 800084e:	454c      	cmp	r4, r9
 8000850:	46c2      	mov	sl, r8
 8000852:	464b      	mov	r3, r9
 8000854:	d354      	bcc.n	8000900 <__udivmoddi4+0x298>
 8000856:	d051      	beq.n	80008fc <__udivmoddi4+0x294>
 8000858:	2e00      	cmp	r6, #0
 800085a:	d069      	beq.n	8000930 <__udivmoddi4+0x2c8>
 800085c:	ebb1 050a 	subs.w	r5, r1, sl
 8000860:	eb64 0403 	sbc.w	r4, r4, r3
 8000864:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000868:	40fd      	lsrs	r5, r7
 800086a:	40fc      	lsrs	r4, r7
 800086c:	ea4c 0505 	orr.w	r5, ip, r5
 8000870:	e9c6 5400 	strd	r5, r4, [r6]
 8000874:	2700      	movs	r7, #0
 8000876:	e747      	b.n	8000708 <__udivmoddi4+0xa0>
 8000878:	f1c2 0320 	rsb	r3, r2, #32
 800087c:	fa20 f703 	lsr.w	r7, r0, r3
 8000880:	4095      	lsls	r5, r2
 8000882:	fa01 f002 	lsl.w	r0, r1, r2
 8000886:	fa21 f303 	lsr.w	r3, r1, r3
 800088a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800088e:	4338      	orrs	r0, r7
 8000890:	0c01      	lsrs	r1, r0, #16
 8000892:	fbb3 f7fe 	udiv	r7, r3, lr
 8000896:	fa1f f885 	uxth.w	r8, r5
 800089a:	fb0e 3317 	mls	r3, lr, r7, r3
 800089e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a2:	fb07 f308 	mul.w	r3, r7, r8
 80008a6:	428b      	cmp	r3, r1
 80008a8:	fa04 f402 	lsl.w	r4, r4, r2
 80008ac:	d907      	bls.n	80008be <__udivmoddi4+0x256>
 80008ae:	1869      	adds	r1, r5, r1
 80008b0:	f107 3cff 	add.w	ip, r7, #4294967295
 80008b4:	d22f      	bcs.n	8000916 <__udivmoddi4+0x2ae>
 80008b6:	428b      	cmp	r3, r1
 80008b8:	d92d      	bls.n	8000916 <__udivmoddi4+0x2ae>
 80008ba:	3f02      	subs	r7, #2
 80008bc:	4429      	add	r1, r5
 80008be:	1acb      	subs	r3, r1, r3
 80008c0:	b281      	uxth	r1, r0
 80008c2:	fbb3 f0fe 	udiv	r0, r3, lr
 80008c6:	fb0e 3310 	mls	r3, lr, r0, r3
 80008ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008ce:	fb00 f308 	mul.w	r3, r0, r8
 80008d2:	428b      	cmp	r3, r1
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x27e>
 80008d6:	1869      	adds	r1, r5, r1
 80008d8:	f100 3cff 	add.w	ip, r0, #4294967295
 80008dc:	d217      	bcs.n	800090e <__udivmoddi4+0x2a6>
 80008de:	428b      	cmp	r3, r1
 80008e0:	d915      	bls.n	800090e <__udivmoddi4+0x2a6>
 80008e2:	3802      	subs	r0, #2
 80008e4:	4429      	add	r1, r5
 80008e6:	1ac9      	subs	r1, r1, r3
 80008e8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008ec:	e73b      	b.n	8000766 <__udivmoddi4+0xfe>
 80008ee:	4637      	mov	r7, r6
 80008f0:	4630      	mov	r0, r6
 80008f2:	e709      	b.n	8000708 <__udivmoddi4+0xa0>
 80008f4:	4607      	mov	r7, r0
 80008f6:	e6e7      	b.n	80006c8 <__udivmoddi4+0x60>
 80008f8:	4618      	mov	r0, r3
 80008fa:	e6fb      	b.n	80006f4 <__udivmoddi4+0x8c>
 80008fc:	4541      	cmp	r1, r8
 80008fe:	d2ab      	bcs.n	8000858 <__udivmoddi4+0x1f0>
 8000900:	ebb8 0a02 	subs.w	sl, r8, r2
 8000904:	eb69 020e 	sbc.w	r2, r9, lr
 8000908:	3801      	subs	r0, #1
 800090a:	4613      	mov	r3, r2
 800090c:	e7a4      	b.n	8000858 <__udivmoddi4+0x1f0>
 800090e:	4660      	mov	r0, ip
 8000910:	e7e9      	b.n	80008e6 <__udivmoddi4+0x27e>
 8000912:	4618      	mov	r0, r3
 8000914:	e795      	b.n	8000842 <__udivmoddi4+0x1da>
 8000916:	4667      	mov	r7, ip
 8000918:	e7d1      	b.n	80008be <__udivmoddi4+0x256>
 800091a:	4681      	mov	r9, r0
 800091c:	e77c      	b.n	8000818 <__udivmoddi4+0x1b0>
 800091e:	3802      	subs	r0, #2
 8000920:	442c      	add	r4, r5
 8000922:	e747      	b.n	80007b4 <__udivmoddi4+0x14c>
 8000924:	f1ac 0c02 	sub.w	ip, ip, #2
 8000928:	442b      	add	r3, r5
 800092a:	e72f      	b.n	800078c <__udivmoddi4+0x124>
 800092c:	4638      	mov	r0, r7
 800092e:	e708      	b.n	8000742 <__udivmoddi4+0xda>
 8000930:	4637      	mov	r7, r6
 8000932:	e6e9      	b.n	8000708 <__udivmoddi4+0xa0>

08000934 <__aeabi_idiv0>:
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800093c:	f001 fc7d 	bl	800223a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000940:	f000 f854 	bl	80009ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000944:	f000 fa60 	bl	8000e08 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000948:	f000 f8f4 	bl	8000b34 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800094c:	f000 f92a 	bl	8000ba4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000950:	f000 f968 	bl	8000c24 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000954:	f000 f98c 	bl	8000c70 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000958:	f000 f9c8 	bl	8000cec <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800095c:	f000 f9f6 	bl	8000d4c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000960:	f000 fa24 	bl	8000dac <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  BSP_TSENSOR_Init();
 8000964:	f001 f9ea 	bl	8001d3c <BSP_TSENSOR_Init>
  BSP_HSENSOR_Init();
 8000968:	f001 f98c 	bl	8001c84 <BSP_HSENSOR_Init>
  BSP_PSENSOR_Init();
 800096c:	f001 f9b8 	bl	8001ce0 <BSP_PSENSOR_Init>
  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 8000970:	f005 ffc2 	bl	80068f8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000974:	4a11      	ldr	r2, [pc, #68]	; (80009bc <main+0x84>)
 8000976:	2100      	movs	r1, #0
 8000978:	4811      	ldr	r0, [pc, #68]	; (80009c0 <main+0x88>)
 800097a:	f006 f827 	bl	80069cc <osThreadNew>
 800097e:	4602      	mov	r2, r0
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <main+0x8c>)
 8000982:	601a      	str	r2, [r3, #0]

  /* creation of temperature */
  temperatureHandle = osThreadNew(StartTemp, NULL, &temperature_attributes);
 8000984:	4a10      	ldr	r2, [pc, #64]	; (80009c8 <main+0x90>)
 8000986:	2100      	movs	r1, #0
 8000988:	4810      	ldr	r0, [pc, #64]	; (80009cc <main+0x94>)
 800098a:	f006 f81f 	bl	80069cc <osThreadNew>
 800098e:	4602      	mov	r2, r0
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <main+0x98>)
 8000992:	601a      	str	r2, [r3, #0]

  /* creation of pressure */
  pressureHandle = osThreadNew(StartTPres, NULL, &pressure_attributes);
 8000994:	4a0f      	ldr	r2, [pc, #60]	; (80009d4 <main+0x9c>)
 8000996:	2100      	movs	r1, #0
 8000998:	480f      	ldr	r0, [pc, #60]	; (80009d8 <main+0xa0>)
 800099a:	f006 f817 	bl	80069cc <osThreadNew>
 800099e:	4602      	mov	r2, r0
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <main+0xa4>)
 80009a2:	601a      	str	r2, [r3, #0]

  /* creation of humidity */
  humidityHandle = osThreadNew(StartHumidity, NULL, &humidity_attributes);
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <main+0xa8>)
 80009a6:	2100      	movs	r1, #0
 80009a8:	480e      	ldr	r0, [pc, #56]	; (80009e4 <main+0xac>)
 80009aa:	f006 f80f 	bl	80069cc <osThreadNew>
 80009ae:	4602      	mov	r2, r0
 80009b0:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <main+0xb0>)
 80009b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80009b4:	f005 ffd4 	bl	8006960 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <main+0x80>
 80009ba:	bf00      	nop
 80009bc:	08009d28 	.word	0x08009d28
 80009c0:	08001169 	.word	0x08001169
 80009c4:	2000329c 	.word	0x2000329c
 80009c8:	08009d4c 	.word	0x08009d4c
 80009cc:	08001179 	.word	0x08001179
 80009d0:	200037d8 	.word	0x200037d8
 80009d4:	08009d70 	.word	0x08009d70
 80009d8:	080011f1 	.word	0x080011f1
 80009dc:	2000385c 	.word	0x2000385c
 80009e0:	08009d94 	.word	0x08009d94
 80009e4:	08001269 	.word	0x08001269
 80009e8:	20003860 	.word	0x20003860

080009ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b0b8      	sub	sp, #224	; 0xe0
 80009f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009f6:	2244      	movs	r2, #68	; 0x44
 80009f8:	2100      	movs	r1, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f008 fceb 	bl	80093d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a00:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
 8000a0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a10:	463b      	mov	r3, r7
 8000a12:	2288      	movs	r2, #136	; 0x88
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f008 fcdd 	bl	80093d6 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000a1c:	f003 f814 	bl	8003a48 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000a20:	4b42      	ldr	r3, [pc, #264]	; (8000b2c <SystemClock_Config+0x140>)
 8000a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a26:	4a41      	ldr	r2, [pc, #260]	; (8000b2c <SystemClock_Config+0x140>)
 8000a28:	f023 0318 	bic.w	r3, r3, #24
 8000a2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000a30:	2314      	movs	r3, #20
 8000a32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a36:	2301      	movs	r3, #1
 8000a38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a48:	2360      	movs	r3, #96	; 0x60
 8000a4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000a54:	2301      	movs	r3, #1
 8000a56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000a60:	2328      	movs	r3, #40	; 0x28
 8000a62:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a66:	2307      	movs	r3, #7
 8000a68:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a78:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f003 f92f 	bl	8003ce0 <HAL_RCC_OscConfig>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000a88:	f000 fc3c 	bl	8001304 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a92:	2303      	movs	r3, #3
 8000a94:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aaa:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000aae:	2104      	movs	r1, #4
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f003 fcfb 	bl	80044ac <HAL_RCC_ClockConfig>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000abc:	f000 fc22 	bl	8001304 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8000ac0:	4b1b      	ldr	r3, [pc, #108]	; (8000b30 <SystemClock_Config+0x144>)
 8000ac2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000ad6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000ada:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000adc:	2301      	movs	r3, #1
 8000ade:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000ae4:	2318      	movs	r3, #24
 8000ae6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ae8:	2307      	movs	r3, #7
 8000aea:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000aec:	2302      	movs	r3, #2
 8000aee:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000af0:	2302      	movs	r3, #2
 8000af2:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000af4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000af8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afa:	463b      	mov	r3, r7
 8000afc:	4618      	mov	r0, r3
 8000afe:	f003 ff0b 	bl	8004918 <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <SystemClock_Config+0x120>
  {
    Error_Handler();
 8000b08:	f000 fbfc 	bl	8001304 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b10:	f002 ffb8 	bl	8003a84 <HAL_PWREx_ControlVoltageScaling>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0x132>
  {
    Error_Handler();
 8000b1a:	f000 fbf3 	bl	8001304 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000b1e:	f004 f9e1 	bl	8004ee4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000b22:	bf00      	nop
 8000b24:	37e0      	adds	r7, #224	; 0xe0
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	00012085 	.word	0x00012085

08000b34 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000b38:	4b18      	ldr	r3, [pc, #96]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b3a:	4a19      	ldr	r2, [pc, #100]	; (8000ba0 <MX_DFSDM1_Init+0x6c>)
 8000b3c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000b3e:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000b44:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000b50:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b56:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b62:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000b64:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b6c:	2204      	movs	r2, #4
 8000b6e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000b70:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000b76:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000b7c:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000b88:	4804      	ldr	r0, [pc, #16]	; (8000b9c <MX_DFSDM1_Init+0x68>)
 8000b8a:	f001 fc91 	bl	80024b0 <HAL_DFSDM_ChannelInit>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000b94:	f000 fbb6 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20003264 	.word	0x20003264
 8000ba0:	40016020 	.word	0x40016020

08000ba4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000baa:	4a1c      	ldr	r2, [pc, #112]	; (8000c1c <MX_I2C2_Init+0x78>)
 8000bac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000bae:	4b1a      	ldr	r3, [pc, #104]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bb0:	4a1b      	ldr	r2, [pc, #108]	; (8000c20 <MX_I2C2_Init+0x7c>)
 8000bb2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000bb4:	4b18      	ldr	r3, [pc, #96]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bba:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bc0:	4b15      	ldr	r3, [pc, #84]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000bc6:	4b14      	ldr	r3, [pc, #80]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bcc:	4b12      	ldr	r3, [pc, #72]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bd2:	4b11      	ldr	r3, [pc, #68]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000bde:	480e      	ldr	r0, [pc, #56]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000be0:	f002 f849 	bl	8002c76 <HAL_I2C_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000bea:	f000 fb8b 	bl	8001304 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4809      	ldr	r0, [pc, #36]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000bf2:	f002 fd49 	bl	8003688 <HAL_I2CEx_ConfigAnalogFilter>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000bfc:	f000 fb82 	bl	8001304 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000c00:	2100      	movs	r1, #0
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <MX_I2C2_Init+0x74>)
 8000c04:	f002 fd8b 	bl	800371e <HAL_I2CEx_ConfigDigitalFilter>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000c0e:	f000 fb79 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20003728 	.word	0x20003728
 8000c1c:	40005800 	.word	0x40005800
 8000c20:	10909cec 	.word	0x10909cec

08000c24 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c2a:	4a10      	ldr	r2, [pc, #64]	; (8000c6c <MX_QUADSPI_Init+0x48>)
 8000c2c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c30:	22ff      	movs	r2, #255	; 0xff
 8000c32:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000c34:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c52:	4805      	ldr	r0, [pc, #20]	; (8000c68 <MX_QUADSPI_Init+0x44>)
 8000c54:	f002 ff7c 	bl	8003b50 <HAL_QSPI_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000c5e:	f000 fb51 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20003864 	.word	0x20003864
 8000c6c:	a0001000 	.word	0xa0001000

08000c70 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c74:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c76:	4a1c      	ldr	r2, [pc, #112]	; (8000ce8 <MX_SPI3_Init+0x78>)
 8000c78:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c80:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c82:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c88:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c8a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c8e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c90:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c96:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000c9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ca2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000cbc:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cbe:	2207      	movs	r2, #7
 8000cc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cc2:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cca:	2208      	movs	r2, #8
 8000ccc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cce:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <MX_SPI3_Init+0x74>)
 8000cd0:	f004 fae2 	bl	8005298 <HAL_SPI_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000cda:	f000 fb13 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20003774 	.word	0x20003774
 8000ce8:	40003c00 	.word	0x40003c00

08000cec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000cf0:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000cf2:	4a15      	ldr	r2, [pc, #84]	; (8000d48 <MX_USART1_UART_Init+0x5c>)
 8000cf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cf6:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000cf8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cfe:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d04:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d10:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d12:	220c      	movs	r2, #12
 8000d14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d16:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d1c:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d22:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d2e:	4805      	ldr	r0, [pc, #20]	; (8000d44 <MX_USART1_UART_Init+0x58>)
 8000d30:	f004 fd9c 	bl	800586c <HAL_UART_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d3a:	f000 fae3 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200037dc 	.word	0x200037dc
 8000d48:	40013800 	.word	0x40013800

08000d4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d50:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d52:	4a15      	ldr	r2, [pc, #84]	; (8000da8 <MX_USART3_UART_Init+0x5c>)
 8000d54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d56:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d5e:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d64:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d72:	220c      	movs	r2, #12
 8000d74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d76:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d82:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d88:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d8e:	4805      	ldr	r0, [pc, #20]	; (8000da4 <MX_USART3_UART_Init+0x58>)
 8000d90:	f004 fd6c 	bl	800586c <HAL_UART_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d9a:	f000 fab3 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200032a0 	.word	0x200032a0
 8000da8:	40004800 	.word	0x40004800

08000dac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000db0:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000db2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000db6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dba:	2206      	movs	r2, #6
 8000dbc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000ddc:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000de2:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000dee:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000df0:	f002 fce1 	bl	80037b6 <HAL_PCD_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000dfa:	f000 fa83 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20003320 	.word	0x20003320

08000e08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	; 0x28
 8000e0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
 8000e1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e1e:	4bba      	ldr	r3, [pc, #744]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e22:	4ab9      	ldr	r2, [pc, #740]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e24:	f043 0310 	orr.w	r3, r3, #16
 8000e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e2a:	4bb7      	ldr	r3, [pc, #732]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2e:	f003 0310 	and.w	r3, r3, #16
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e36:	4bb4      	ldr	r3, [pc, #720]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	4ab3      	ldr	r2, [pc, #716]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e3c:	f043 0304 	orr.w	r3, r3, #4
 8000e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e42:	4bb1      	ldr	r3, [pc, #708]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e46:	f003 0304 	and.w	r3, r3, #4
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4e:	4bae      	ldr	r3, [pc, #696]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e52:	4aad      	ldr	r2, [pc, #692]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e5a:	4bab      	ldr	r3, [pc, #684]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e66:	4ba8      	ldr	r3, [pc, #672]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6a:	4aa7      	ldr	r2, [pc, #668]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e72:	4ba5      	ldr	r3, [pc, #660]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e7e:	4ba2      	ldr	r3, [pc, #648]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e82:	4aa1      	ldr	r2, [pc, #644]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e84:	f043 0308 	orr.w	r3, r3, #8
 8000e88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e8a:	4b9f      	ldr	r3, [pc, #636]	; (8001108 <MX_GPIO_Init+0x300>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8e:	f003 0308 	and.w	r3, r3, #8
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000e9c:	489b      	ldr	r0, [pc, #620]	; (800110c <MX_GPIO_Init+0x304>)
 8000e9e:	f001 feaf 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f248 1104 	movw	r1, #33028	; 0x8104
 8000ea8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eac:	f001 fea8 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000eb6:	4896      	ldr	r0, [pc, #600]	; (8001110 <MX_GPIO_Init+0x308>)
 8000eb8:	f001 fea2 	bl	8002c00 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f241 0181 	movw	r1, #4225	; 0x1081
 8000ec2:	4894      	ldr	r0, [pc, #592]	; (8001114 <MX_GPIO_Init+0x30c>)
 8000ec4:	f001 fe9c 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ece:	4891      	ldr	r0, [pc, #580]	; (8001114 <MX_GPIO_Init+0x30c>)
 8000ed0:	f001 fe96 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000eda:	488f      	ldr	r0, [pc, #572]	; (8001118 <MX_GPIO_Init+0x310>)
 8000edc:	f001 fe90 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	2120      	movs	r1, #32
 8000ee4:	488a      	ldr	r0, [pc, #552]	; (8001110 <MX_GPIO_Init+0x308>)
 8000ee6:	f001 fe8b 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	2101      	movs	r1, #1
 8000eee:	4887      	ldr	r0, [pc, #540]	; (800110c <MX_GPIO_Init+0x304>)
 8000ef0:	f001 fe86 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000ef4:	f240 1315 	movw	r3, #277	; 0x115
 8000ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	487f      	ldr	r0, [pc, #508]	; (800110c <MX_GPIO_Init+0x304>)
 8000f0e:	f001 fbdb 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000f12:	236a      	movs	r3, #106	; 0x6a
 8000f14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f16:	4b81      	ldr	r3, [pc, #516]	; (800111c <MX_GPIO_Init+0x314>)
 8000f18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	4879      	ldr	r0, [pc, #484]	; (800110c <MX_GPIO_Init+0x304>)
 8000f26:	f001 fbcf 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000f2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f30:	4b7b      	ldr	r3, [pc, #492]	; (8001120 <MX_GPIO_Init+0x318>)
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4876      	ldr	r0, [pc, #472]	; (8001118 <MX_GPIO_Init+0x310>)
 8000f40:	f001 fbc2 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin 
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 8000f44:	233f      	movs	r3, #63	; 0x3f
 8000f46:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f48:	230b      	movs	r3, #11
 8000f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	4619      	mov	r1, r3
 8000f56:	4870      	ldr	r0, [pc, #448]	; (8001118 <MX_GPIO_Init+0x310>)
 8000f58:	f001 fbb6 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7a:	f001 fba5 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000f7e:	f248 1304 	movw	r3, #33028	; 0x8104
 8000f82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f84:	2301      	movs	r3, #1
 8000f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f001 fb95 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000f9e:	2308      	movs	r3, #8
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbc:	f001 fb84 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000fc0:	2310      	movs	r3, #16
 8000fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fc4:	230b      	movs	r3, #11
 8000fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd6:	f001 fb77 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000fda:	23e0      	movs	r3, #224	; 0xe0
 8000fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fea:	2305      	movs	r3, #5
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff8:	f001 fb66 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001000:	4b46      	ldr	r3, [pc, #280]	; (800111c <MX_GPIO_Init+0x314>)
 8001002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4619      	mov	r1, r3
 800100e:	4840      	ldr	r0, [pc, #256]	; (8001110 <MX_GPIO_Init+0x308>)
 8001010:	f001 fb5a 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001014:	2302      	movs	r3, #2
 8001016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001018:	230b      	movs	r3, #11
 800101a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	483a      	ldr	r0, [pc, #232]	; (8001110 <MX_GPIO_Init+0x308>)
 8001028:	f001 fb4e 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 800102c:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001030:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	4619      	mov	r1, r3
 8001044:	4832      	ldr	r0, [pc, #200]	; (8001110 <MX_GPIO_Init+0x308>)
 8001046:	f001 fb3f 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 800104a:	f64c 4304 	movw	r3, #52228	; 0xcc04
 800104e:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001050:	4b32      	ldr	r3, [pc, #200]	; (800111c <MX_GPIO_Init+0x314>)
 8001052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4619      	mov	r1, r3
 800105e:	482d      	ldr	r0, [pc, #180]	; (8001114 <MX_GPIO_Init+0x30c>)
 8001060:	f001 fb32 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001064:	f243 0381 	movw	r3, #12417	; 0x3081
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106a:	2301      	movs	r3, #1
 800106c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4825      	ldr	r0, [pc, #148]	; (8001114 <MX_GPIO_Init+0x30c>)
 800107e:	f001 fb23 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001082:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001086:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	2300      	movs	r3, #0
 8001092:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	481f      	ldr	r0, [pc, #124]	; (8001118 <MX_GPIO_Init+0x310>)
 800109c:	f001 fb14 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80010a0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80010a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <MX_GPIO_Init+0x314>)
 80010a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	4619      	mov	r1, r3
 80010b4:	4818      	ldr	r0, [pc, #96]	; (8001118 <MX_GPIO_Init+0x310>)
 80010b6:	f001 fb07 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80010ba:	2302      	movs	r3, #2
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c6:	2303      	movs	r3, #3
 80010c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010ca:	2305      	movs	r3, #5
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	480f      	ldr	r0, [pc, #60]	; (8001114 <MX_GPIO_Init+0x30c>)
 80010d6:	f001 faf7 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80010da:	2378      	movs	r3, #120	; 0x78
 80010dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e6:	2303      	movs	r3, #3
 80010e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010ea:	2307      	movs	r3, #7
 80010ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	4619      	mov	r1, r3
 80010f4:	4807      	ldr	r0, [pc, #28]	; (8001114 <MX_GPIO_Init+0x30c>)
 80010f6:	f001 fae7 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80010fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001100:	2312      	movs	r3, #18
 8001102:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001104:	2301      	movs	r3, #1
 8001106:	e00d      	b.n	8001124 <MX_GPIO_Init+0x31c>
 8001108:	40021000 	.word	0x40021000
 800110c:	48001000 	.word	0x48001000
 8001110:	48000400 	.word	0x48000400
 8001114:	48000c00 	.word	0x48000c00
 8001118:	48000800 	.word	0x48000800
 800111c:	10110000 	.word	0x10110000
 8001120:	10210000 	.word	0x10210000
 8001124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001126:	2303      	movs	r3, #3
 8001128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800112a:	2304      	movs	r3, #4
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	480b      	ldr	r0, [pc, #44]	; (8001164 <MX_GPIO_Init+0x35c>)
 8001136:	f001 fac7 	bl	80026c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2105      	movs	r1, #5
 800113e:	2017      	movs	r0, #23
 8001140:	f001 f98c 	bl	800245c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001144:	2017      	movs	r0, #23
 8001146:	f001 f9a5 	bl	8002494 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2105      	movs	r1, #5
 800114e:	2028      	movs	r0, #40	; 0x28
 8001150:	f001 f984 	bl	800245c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001154:	2028      	movs	r0, #40	; 0x28
 8001156:	f001 f99d 	bl	8002494 <HAL_NVIC_EnableIRQ>

}
 800115a:	bf00      	nop
 800115c:	3728      	adds	r7, #40	; 0x28
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	48000400 	.word	0x48000400

08001168 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
		/*snprintf(str_tmp,100,"Stampa task default \r\n");
		HAL_UART_Transmit(&huart1,( uint8_t * )str_tmp,sizeof(str_tmp),1000);*/
	    osDelay(1); //3000
 8001170:	2001      	movs	r0, #1
 8001172:	f005 fcd1 	bl	8006b18 <osDelay>
 8001176:	e7fb      	b.n	8001170 <StartDefaultTask+0x8>

08001178 <StartTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTemp */
void StartTemp(void *argument)
{
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTemp */
  /* Infinite loop */
  for(;;)
  {
	  temp_value = BSP_TSENSOR_ReadTemp();
 8001180:	f000 fdf8 	bl	8001d74 <BSP_TSENSOR_ReadTemp>
 8001184:	eef0 7a40 	vmov.f32	s15, s0
 8001188:	4b14      	ldr	r3, [pc, #80]	; (80011dc <StartTemp+0x64>)
 800118a:	edc3 7a00 	vstr	s15, [r3]
	  //tmpInt1 = temp_value;
	  //tmpFrac = temp_value - tmpInt1;
	  //tmpInt2 = trunc(tmpFrac * 100);
	  tmpInt2 = trunc(temp_value);
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <StartTemp+0x64>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f9d0 	bl	8000538 <__aeabi_f2d>
 8001198:	4603      	mov	r3, r0
 800119a:	460c      	mov	r4, r1
 800119c:	ec44 3b10 	vmov	d0, r3, r4
 80011a0:	f008 fd32 	bl	8009c08 <trunc>
 80011a4:	ec54 3b10 	vmov	r3, r4, d0
 80011a8:	4618      	mov	r0, r3
 80011aa:	4621      	mov	r1, r4
 80011ac:	f7ff fa1c 	bl	80005e8 <__aeabi_d2iz>
 80011b0:	4602      	mov	r2, r0
 80011b2:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <StartTemp+0x68>)
 80011b4:	601a      	str	r2, [r3, #0]
	 // snprintf(str_tmp1,100," TEMPERATURE = %d.%02d C\r\n", tmpInt1, tmpInt2);
	  snprintf(str_tmp1,100," TEMPERATURE = %d C\r\n", tmpInt2);
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <StartTemp+0x68>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a0a      	ldr	r2, [pc, #40]	; (80011e4 <StartTemp+0x6c>)
 80011bc:	2164      	movs	r1, #100	; 0x64
 80011be:	480a      	ldr	r0, [pc, #40]	; (80011e8 <StartTemp+0x70>)
 80011c0:	f008 f912 	bl	80093e8 <sniprintf>
	  HAL_UART_Transmit(&huart1,( uint8_t * )str_tmp1,sizeof(str_tmp1),1000);
 80011c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c8:	2264      	movs	r2, #100	; 0x64
 80011ca:	4907      	ldr	r1, [pc, #28]	; (80011e8 <StartTemp+0x70>)
 80011cc:	4807      	ldr	r0, [pc, #28]	; (80011ec <StartTemp+0x74>)
 80011ce:	f004 fb9b 	bl	8005908 <HAL_UART_Transmit>
	  osDelay(6000);
 80011d2:	f241 7070 	movw	r0, #6000	; 0x1770
 80011d6:	f005 fc9f 	bl	8006b18 <osDelay>
	  temp_value = BSP_TSENSOR_ReadTemp();
 80011da:	e7d1      	b.n	8001180 <StartTemp+0x8>
 80011dc:	200001e4 	.word	0x200001e4
 80011e0:	200001f0 	.word	0x200001f0
 80011e4:	08009cc4 	.word	0x08009cc4
 80011e8:	200000b8 	.word	0x200000b8
 80011ec:	200037dc 	.word	0x200037dc

080011f0 <StartTPres>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTPres */
void StartTPres(void *argument)
{
 80011f0:	b590      	push	{r4, r7, lr}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTPres */
  /* Infinite loop */
  for(;;)
  {
	  pres_value = BSP_PSENSOR_ReadPressure();
 80011f8:	f000 fd92 	bl	8001d20 <BSP_PSENSOR_ReadPressure>
 80011fc:	eef0 7a40 	vmov.f32	s15, s0
 8001200:	4b14      	ldr	r3, [pc, #80]	; (8001254 <StartTPres+0x64>)
 8001202:	edc3 7a00 	vstr	s15, [r3]
	  tmpInt2 = trunc(pres_value);
 8001206:	4b13      	ldr	r3, [pc, #76]	; (8001254 <StartTPres+0x64>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f994 	bl	8000538 <__aeabi_f2d>
 8001210:	4603      	mov	r3, r0
 8001212:	460c      	mov	r4, r1
 8001214:	ec44 3b10 	vmov	d0, r3, r4
 8001218:	f008 fcf6 	bl	8009c08 <trunc>
 800121c:	ec54 3b10 	vmov	r3, r4, d0
 8001220:	4618      	mov	r0, r3
 8001222:	4621      	mov	r1, r4
 8001224:	f7ff f9e0 	bl	80005e8 <__aeabi_d2iz>
 8001228:	4602      	mov	r2, r0
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <StartTPres+0x68>)
 800122c:	601a      	str	r2, [r3, #0]
	  //snprintf(str_tmp2,100," PRESSURE = %d.%02d hPa\r\n", tmpInt1, tmpInt2);
	  snprintf(str_tmp2,100," PRESSURE = %d hPa \r\n", tmpInt2);
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <StartTPres+0x68>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <StartTPres+0x6c>)
 8001234:	2164      	movs	r1, #100	; 0x64
 8001236:	480a      	ldr	r0, [pc, #40]	; (8001260 <StartTPres+0x70>)
 8001238:	f008 f8d6 	bl	80093e8 <sniprintf>
	  HAL_UART_Transmit(&huart1,( uint8_t * )str_tmp2,sizeof(str_tmp2),1000);
 800123c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001240:	2264      	movs	r2, #100	; 0x64
 8001242:	4907      	ldr	r1, [pc, #28]	; (8001260 <StartTPres+0x70>)
 8001244:	4807      	ldr	r0, [pc, #28]	; (8001264 <StartTPres+0x74>)
 8001246:	f004 fb5f 	bl	8005908 <HAL_UART_Transmit>
	  osDelay(9000);
 800124a:	f242 3028 	movw	r0, #9000	; 0x2328
 800124e:	f005 fc63 	bl	8006b18 <osDelay>
	  pres_value = BSP_PSENSOR_ReadPressure();
 8001252:	e7d1      	b.n	80011f8 <StartTPres+0x8>
 8001254:	200001e8 	.word	0x200001e8
 8001258:	200001f0 	.word	0x200001f0
 800125c:	08009cdc 	.word	0x08009cdc
 8001260:	2000011c 	.word	0x2000011c
 8001264:	200037dc 	.word	0x200037dc

08001268 <StartHumidity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHumidity */
void StartHumidity(void *argument)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHumidity */
  /* Infinite loop */
  for(;;)
  {
	  hum_value = BSP_HSENSOR_ReadHumidity();
 8001270:	f000 fd28 	bl	8001cc4 <BSP_HSENSOR_ReadHumidity>
 8001274:	eef0 7a40 	vmov.f32	s15, s0
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <StartHumidity+0x64>)
 800127a:	edc3 7a00 	vstr	s15, [r3]
	  tmpInt2 = trunc(hum_value);
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <StartHumidity+0x64>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f958 	bl	8000538 <__aeabi_f2d>
 8001288:	4603      	mov	r3, r0
 800128a:	460c      	mov	r4, r1
 800128c:	ec44 3b10 	vmov	d0, r3, r4
 8001290:	f008 fcba 	bl	8009c08 <trunc>
 8001294:	ec54 3b10 	vmov	r3, r4, d0
 8001298:	4618      	mov	r0, r3
 800129a:	4621      	mov	r1, r4
 800129c:	f7ff f9a4 	bl	80005e8 <__aeabi_d2iz>
 80012a0:	4602      	mov	r2, r0
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <StartHumidity+0x68>)
 80012a4:	601a      	str	r2, [r3, #0]
	  //snprintf(str_tmp2,100," PRESSURE = %d.%02d hPa\r\n", tmpInt1, tmpInt2);
	  snprintf(str_tmp3,100," HUMIDITY = %d percent \r\n", tmpInt2);
 80012a6:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <StartHumidity+0x68>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a0a      	ldr	r2, [pc, #40]	; (80012d4 <StartHumidity+0x6c>)
 80012ac:	2164      	movs	r1, #100	; 0x64
 80012ae:	480a      	ldr	r0, [pc, #40]	; (80012d8 <StartHumidity+0x70>)
 80012b0:	f008 f89a 	bl	80093e8 <sniprintf>
	  HAL_UART_Transmit(&huart1,( uint8_t * )str_tmp3,sizeof(str_tmp3),1000);
 80012b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012b8:	2264      	movs	r2, #100	; 0x64
 80012ba:	4907      	ldr	r1, [pc, #28]	; (80012d8 <StartHumidity+0x70>)
 80012bc:	4807      	ldr	r0, [pc, #28]	; (80012dc <StartHumidity+0x74>)
 80012be:	f004 fb23 	bl	8005908 <HAL_UART_Transmit>
	  osDelay(12000);
 80012c2:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80012c6:	f005 fc27 	bl	8006b18 <osDelay>
	  hum_value = BSP_HSENSOR_ReadHumidity();
 80012ca:	e7d1      	b.n	8001270 <StartHumidity+0x8>
 80012cc:	200001ec 	.word	0x200001ec
 80012d0:	200001f0 	.word	0x200001f0
 80012d4:	08009cf4 	.word	0x08009cf4
 80012d8:	20000180 	.word	0x20000180
 80012dc:	200037dc 	.word	0x200037dc

080012e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a04      	ldr	r2, [pc, #16]	; (8001300 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d101      	bne.n	80012f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012f2:	f000 ffbb 	bl	800226c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40001000 	.word	0x40001000

08001304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131a:	4b11      	ldr	r3, [pc, #68]	; (8001360 <HAL_MspInit+0x4c>)
 800131c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800131e:	4a10      	ldr	r2, [pc, #64]	; (8001360 <HAL_MspInit+0x4c>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6613      	str	r3, [r2, #96]	; 0x60
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <HAL_MspInit+0x4c>)
 8001328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <HAL_MspInit+0x4c>)
 8001334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001336:	4a0a      	ldr	r2, [pc, #40]	; (8001360 <HAL_MspInit+0x4c>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800133c:	6593      	str	r3, [r2, #88]	; 0x58
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <HAL_MspInit+0x4c>)
 8001340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800134a:	2200      	movs	r2, #0
 800134c:	210f      	movs	r1, #15
 800134e:	f06f 0001 	mvn.w	r0, #1
 8001352:	f001 f883 	bl	800245c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40021000 	.word	0x40021000

08001364 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	; 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 800137c:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <HAL_DFSDM_ChannelMspInit+0x7c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d128      	bne.n	80013d6 <HAL_DFSDM_ChannelMspInit+0x72>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001388:	4a16      	ldr	r2, [pc, #88]	; (80013e4 <HAL_DFSDM_ChannelMspInit+0x80>)
 800138a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800138e:	6613      	str	r3, [r2, #96]	; 0x60
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001392:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001394:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800139c:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <HAL_DFSDM_ChannelMspInit+0x80>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a0:	4a10      	ldr	r2, [pc, #64]	; (80013e4 <HAL_DFSDM_ChannelMspInit+0x80>)
 80013a2:	f043 0310 	orr.w	r3, r3, #16
 80013a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a8:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <HAL_DFSDM_ChannelMspInit+0x80>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ac:	f003 0310 	and.w	r3, r3, #16
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration    
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT 
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80013b4:	f44f 7320 	mov.w	r3, #640	; 0x280
 80013b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	2302      	movs	r3, #2
 80013bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80013c6:	2306      	movs	r3, #6
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	4805      	ldr	r0, [pc, #20]	; (80013e8 <HAL_DFSDM_ChannelMspInit+0x84>)
 80013d2:	f001 f979 	bl	80026c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 80013d6:	bf00      	nop
 80013d8:	3728      	adds	r7, #40	; 0x28
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200001f4 	.word	0x200001f4
 80013e4:	40021000 	.word	0x40021000
 80013e8:	48001000 	.word	0x48001000

080013ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	; 0x28
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a17      	ldr	r2, [pc, #92]	; (8001468 <HAL_I2C_MspInit+0x7c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d128      	bne.n	8001460 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	4b17      	ldr	r3, [pc, #92]	; (800146c <HAL_I2C_MspInit+0x80>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001412:	4a16      	ldr	r2, [pc, #88]	; (800146c <HAL_I2C_MspInit+0x80>)
 8001414:	f043 0302 	orr.w	r3, r3, #2
 8001418:	64d3      	str	r3, [r2, #76]	; 0x4c
 800141a:	4b14      	ldr	r3, [pc, #80]	; (800146c <HAL_I2C_MspInit+0x80>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001426:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800142a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142c:	2312      	movs	r3, #18
 800142e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001430:	2301      	movs	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001434:	2303      	movs	r3, #3
 8001436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001438:	2304      	movs	r3, #4
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	480b      	ldr	r0, [pc, #44]	; (8001470 <HAL_I2C_MspInit+0x84>)
 8001444:	f001 f940 	bl	80026c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001448:	4b08      	ldr	r3, [pc, #32]	; (800146c <HAL_I2C_MspInit+0x80>)
 800144a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144c:	4a07      	ldr	r2, [pc, #28]	; (800146c <HAL_I2C_MspInit+0x80>)
 800144e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001452:	6593      	str	r3, [r2, #88]	; 0x58
 8001454:	4b05      	ldr	r3, [pc, #20]	; (800146c <HAL_I2C_MspInit+0x80>)
 8001456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001458:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001460:	bf00      	nop
 8001462:	3728      	adds	r7, #40	; 0x28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40005800 	.word	0x40005800
 800146c:	40021000 	.word	0x40021000
 8001470:	48000400 	.word	0x48000400

08001474 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <HAL_I2C_MspDeInit+0x30>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d10a      	bne.n	800149c <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <HAL_I2C_MspDeInit+0x34>)
 8001488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148a:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <HAL_I2C_MspDeInit+0x34>)
 800148c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001490:	6593      	str	r3, [r2, #88]	; 0x58
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8001492:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <HAL_I2C_MspDeInit+0x38>)
 8001498:	f001 fabe 	bl	8002a18 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40005800 	.word	0x40005800
 80014a8:	40021000 	.word	0x40021000
 80014ac:	48000400 	.word	0x48000400

080014b0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08a      	sub	sp, #40	; 0x28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a17      	ldr	r2, [pc, #92]	; (800152c <HAL_QSPI_MspInit+0x7c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d128      	bne.n	8001524 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_QSPI_MspInit+0x80>)
 80014d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014d6:	4a16      	ldr	r2, [pc, #88]	; (8001530 <HAL_QSPI_MspInit+0x80>)
 80014d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014dc:	6513      	str	r3, [r2, #80]	; 0x50
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <HAL_QSPI_MspInit+0x80>)
 80014e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <HAL_QSPI_MspInit+0x80>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	4a10      	ldr	r2, [pc, #64]	; (8001530 <HAL_QSPI_MspInit+0x80>)
 80014f0:	f043 0310 	orr.w	r3, r3, #16
 80014f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <HAL_QSPI_MspInit+0x80>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fa:	f003 0310 	and.w	r3, r3, #16
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 8001502:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001506:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001510:	2303      	movs	r3, #3
 8001512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001514:	230a      	movs	r3, #10
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <HAL_QSPI_MspInit+0x84>)
 8001520:	f001 f8d2 	bl	80026c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001524:	bf00      	nop
 8001526:	3728      	adds	r7, #40	; 0x28
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	a0001000 	.word	0xa0001000
 8001530:	40021000 	.word	0x40021000
 8001534:	48001000 	.word	0x48001000

08001538 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	; 0x28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a17      	ldr	r2, [pc, #92]	; (80015b4 <HAL_SPI_MspInit+0x7c>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d128      	bne.n	80015ac <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <HAL_SPI_MspInit+0x80>)
 800155c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155e:	4a16      	ldr	r2, [pc, #88]	; (80015b8 <HAL_SPI_MspInit+0x80>)
 8001560:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001564:	6593      	str	r3, [r2, #88]	; 0x58
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <HAL_SPI_MspInit+0x80>)
 8001568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <HAL_SPI_MspInit+0x80>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001576:	4a10      	ldr	r2, [pc, #64]	; (80015b8 <HAL_SPI_MspInit+0x80>)
 8001578:	f043 0304 	orr.w	r3, r3, #4
 800157c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <HAL_SPI_MspInit+0x80>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001582:	f003 0304 	and.w	r3, r3, #4
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800158a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800159c:	2306      	movs	r3, #6
 800159e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	4805      	ldr	r0, [pc, #20]	; (80015bc <HAL_SPI_MspInit+0x84>)
 80015a8:	f001 f88e 	bl	80026c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80015ac:	bf00      	nop
 80015ae:	3728      	adds	r7, #40	; 0x28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40003c00 	.word	0x40003c00
 80015b8:	40021000 	.word	0x40021000
 80015bc:	48000800 	.word	0x48000800

080015c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	; 0x30
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a2e      	ldr	r2, [pc, #184]	; (8001698 <HAL_UART_MspInit+0xd8>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d128      	bne.n	8001634 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015e2:	4b2e      	ldr	r3, [pc, #184]	; (800169c <HAL_UART_MspInit+0xdc>)
 80015e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e6:	4a2d      	ldr	r2, [pc, #180]	; (800169c <HAL_UART_MspInit+0xdc>)
 80015e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015ec:	6613      	str	r3, [r2, #96]	; 0x60
 80015ee:	4b2b      	ldr	r3, [pc, #172]	; (800169c <HAL_UART_MspInit+0xdc>)
 80015f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	4b28      	ldr	r3, [pc, #160]	; (800169c <HAL_UART_MspInit+0xdc>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fe:	4a27      	ldr	r2, [pc, #156]	; (800169c <HAL_UART_MspInit+0xdc>)
 8001600:	f043 0302 	orr.w	r3, r3, #2
 8001604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001606:	4b25      	ldr	r3, [pc, #148]	; (800169c <HAL_UART_MspInit+0xdc>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001612:	23c0      	movs	r3, #192	; 0xc0
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	2302      	movs	r3, #2
 8001618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001622:	2307      	movs	r3, #7
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	4619      	mov	r1, r3
 800162c:	481c      	ldr	r0, [pc, #112]	; (80016a0 <HAL_UART_MspInit+0xe0>)
 800162e:	f001 f84b 	bl	80026c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001632:	e02d      	b.n	8001690 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a1a      	ldr	r2, [pc, #104]	; (80016a4 <HAL_UART_MspInit+0xe4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d128      	bne.n	8001690 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800163e:	4b17      	ldr	r3, [pc, #92]	; (800169c <HAL_UART_MspInit+0xdc>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001642:	4a16      	ldr	r2, [pc, #88]	; (800169c <HAL_UART_MspInit+0xdc>)
 8001644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001648:	6593      	str	r3, [r2, #88]	; 0x58
 800164a:	4b14      	ldr	r3, [pc, #80]	; (800169c <HAL_UART_MspInit+0xdc>)
 800164c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800164e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <HAL_UART_MspInit+0xdc>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800165a:	4a10      	ldr	r2, [pc, #64]	; (800169c <HAL_UART_MspInit+0xdc>)
 800165c:	f043 0308 	orr.w	r3, r3, #8
 8001660:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <HAL_UART_MspInit+0xdc>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800166e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001674:	2302      	movs	r3, #2
 8001676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167c:	2303      	movs	r3, #3
 800167e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001680:	2307      	movs	r3, #7
 8001682:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001684:	f107 031c 	add.w	r3, r7, #28
 8001688:	4619      	mov	r1, r3
 800168a:	4807      	ldr	r0, [pc, #28]	; (80016a8 <HAL_UART_MspInit+0xe8>)
 800168c:	f001 f81c 	bl	80026c8 <HAL_GPIO_Init>
}
 8001690:	bf00      	nop
 8001692:	3730      	adds	r7, #48	; 0x30
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40013800 	.word	0x40013800
 800169c:	40021000 	.word	0x40021000
 80016a0:	48000400 	.word	0x48000400
 80016a4:	40004800 	.word	0x40004800
 80016a8:	48000c00 	.word	0x48000c00

080016ac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	; 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016cc:	d154      	bne.n	8001778 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ce:	4b2c      	ldr	r3, [pc, #176]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d2:	4a2b      	ldr	r2, [pc, #172]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016da:	4b29      	ldr	r3, [pc, #164]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80016e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	4619      	mov	r1, r3
 80016fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016fe:	f000 ffe3 	bl	80026c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001702:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001706:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001710:	2303      	movs	r3, #3
 8001712:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001714:	230a      	movs	r3, #10
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	4619      	mov	r1, r3
 800171e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001722:	f000 ffd1 	bl	80026c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172a:	4a15      	ldr	r2, [pc, #84]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 800172c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001732:	4b13      	ldr	r3, [pc, #76]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001736:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 8001740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d114      	bne.n	8001774 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 800174c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174e:	4a0c      	ldr	r2, [pc, #48]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 8001750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001754:	6593      	str	r3, [r2, #88]	; 0x58
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001762:	f002 f9e5 	bl	8003b30 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 8001768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800176a:	4a05      	ldr	r2, [pc, #20]	; (8001780 <HAL_PCD_MspInit+0xd4>)
 800176c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001770:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001772:	e001      	b.n	8001778 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001774:	f002 f9dc 	bl	8003b30 <HAL_PWREx_EnableVddUSB>
}
 8001778:	bf00      	nop
 800177a:	3728      	adds	r7, #40	; 0x28
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40021000 	.word	0x40021000

08001784 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08c      	sub	sp, #48	; 0x30
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8001794:	2200      	movs	r2, #0
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	2036      	movs	r0, #54	; 0x36
 800179a:	f000 fe5f 	bl	800245c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 800179e:	2036      	movs	r0, #54	; 0x36
 80017a0:	f000 fe78 	bl	8002494 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017a4:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <HAL_InitTick+0x9c>)
 80017a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017a8:	4a1d      	ldr	r2, [pc, #116]	; (8001820 <HAL_InitTick+0x9c>)
 80017aa:	f043 0310 	orr.w	r3, r3, #16
 80017ae:	6593      	str	r3, [r2, #88]	; 0x58
 80017b0:	4b1b      	ldr	r3, [pc, #108]	; (8001820 <HAL_InitTick+0x9c>)
 80017b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b4:	f003 0310 	and.w	r3, r3, #16
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017bc:	f107 0210 	add.w	r2, r7, #16
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f003 f814 	bl	80047f4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017cc:	f002 ffe6 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 80017d0:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80017d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d4:	4a13      	ldr	r2, [pc, #76]	; (8001824 <HAL_InitTick+0xa0>)
 80017d6:	fba2 2303 	umull	r2, r3, r2, r3
 80017da:	0c9b      	lsrs	r3, r3, #18
 80017dc:	3b01      	subs	r3, #1
 80017de:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80017e0:	4b11      	ldr	r3, [pc, #68]	; (8001828 <HAL_InitTick+0xa4>)
 80017e2:	4a12      	ldr	r2, [pc, #72]	; (800182c <HAL_InitTick+0xa8>)
 80017e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <HAL_InitTick+0xa4>)
 80017e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017ec:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80017ee:	4a0e      	ldr	r2, [pc, #56]	; (8001828 <HAL_InitTick+0xa4>)
 80017f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017f2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_InitTick+0xa4>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <HAL_InitTick+0xa4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <HAL_InitTick+0xa4>)
 8001802:	f003 fdd3 	bl	80053ac <HAL_TIM_Base_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800180c:	4806      	ldr	r0, [pc, #24]	; (8001828 <HAL_InitTick+0xa4>)
 800180e:	f003 fe03 	bl	8005418 <HAL_TIM_Base_Start_IT>
 8001812:	4603      	mov	r3, r0
 8001814:	e000      	b.n	8001818 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
}
 8001818:	4618      	mov	r0, r3
 800181a:	3730      	adds	r7, #48	; 0x30
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	431bde83 	.word	0x431bde83
 8001828:	200038a8 	.word	0x200038a8
 800182c:	40001000 	.word	0x40001000

08001830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <HardFault_Handler+0x4>

08001844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001848:	e7fe      	b.n	8001848 <MemManage_Handler+0x4>

0800184a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800184e:	e7fe      	b.n	800184e <BusFault_Handler+0x4>

08001850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001854:	e7fe      	b.n	8001854 <UsageFault_Handler+0x4>

08001856 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001868:	2020      	movs	r0, #32
 800186a:	f001 f9e1 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800186e:	2040      	movs	r0, #64	; 0x40
 8001870:	f001 f9de 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001874:	2080      	movs	r0, #128	; 0x80
 8001876:	f001 f9db 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800187a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800187e:	f001 f9d7 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}

08001886 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800188a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800188e:	f001 f9cf 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001892:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001896:	f001 f9cb 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800189a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800189e:	f001 f9c7 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80018a2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80018a6:	f001 f9c3 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80018aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80018ae:	f001 f9bf 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <TIM6_DAC_IRQHandler+0x10>)
 80018be:	f003 fdd5 	bl	800546c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200038a8 	.word	0x200038a8

080018cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80018d4:	4b11      	ldr	r3, [pc, #68]	; (800191c <_sbrk+0x50>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d102      	bne.n	80018e2 <_sbrk+0x16>
		heap_end = &end;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <_sbrk+0x50>)
 80018de:	4a10      	ldr	r2, [pc, #64]	; (8001920 <_sbrk+0x54>)
 80018e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <_sbrk+0x50>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <_sbrk+0x50>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4413      	add	r3, r2
 80018f0:	466a      	mov	r2, sp
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d907      	bls.n	8001906 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80018f6:	f007 fd39 	bl	800936c <__errno>
 80018fa:	4602      	mov	r2, r0
 80018fc:	230c      	movs	r3, #12
 80018fe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001900:	f04f 33ff 	mov.w	r3, #4294967295
 8001904:	e006      	b.n	8001914 <_sbrk+0x48>
	}

	heap_end += incr;
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <_sbrk+0x50>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	4a03      	ldr	r2, [pc, #12]	; (800191c <_sbrk+0x50>)
 8001910:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001912:	68fb      	ldr	r3, [r7, #12]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200001f8 	.word	0x200001f8
 8001920:	20003a00 	.word	0x20003a00

08001924 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001928:	4b17      	ldr	r3, [pc, #92]	; (8001988 <SystemInit+0x64>)
 800192a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800192e:	4a16      	ldr	r2, [pc, #88]	; (8001988 <SystemInit+0x64>)
 8001930:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001934:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001938:	4b14      	ldr	r3, [pc, #80]	; (800198c <SystemInit+0x68>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a13      	ldr	r2, [pc, #76]	; (800198c <SystemInit+0x68>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001944:	4b11      	ldr	r3, [pc, #68]	; (800198c <SystemInit+0x68>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800194a:	4b10      	ldr	r3, [pc, #64]	; (800198c <SystemInit+0x68>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a0f      	ldr	r2, [pc, #60]	; (800198c <SystemInit+0x68>)
 8001950:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001954:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001958:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800195a:	4b0c      	ldr	r3, [pc, #48]	; (800198c <SystemInit+0x68>)
 800195c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001960:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <SystemInit+0x68>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a09      	ldr	r2, [pc, #36]	; (800198c <SystemInit+0x68>)
 8001968:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800196c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800196e:	4b07      	ldr	r3, [pc, #28]	; (800198c <SystemInit+0x68>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001974:	4b04      	ldr	r3, [pc, #16]	; (8001988 <SystemInit+0x64>)
 8001976:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800197a:	609a      	str	r2, [r3, #8]
#endif
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000ed00 	.word	0xe000ed00
 800198c:	40021000 	.word	0x40021000

08001990 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001990:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019c8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001994:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001996:	e003      	b.n	80019a0 <LoopCopyDataInit>

08001998 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800199a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800199c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800199e:	3104      	adds	r1, #4

080019a0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80019a0:	480b      	ldr	r0, [pc, #44]	; (80019d0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80019a2:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80019a4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80019a6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80019a8:	d3f6      	bcc.n	8001998 <CopyDataInit>
	ldr	r2, =_sbss
 80019aa:	4a0b      	ldr	r2, [pc, #44]	; (80019d8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80019ac:	e002      	b.n	80019b4 <LoopFillZerobss>

080019ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80019ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80019b0:	f842 3b04 	str.w	r3, [r2], #4

080019b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80019b4:	4b09      	ldr	r3, [pc, #36]	; (80019dc <LoopForever+0x16>)
	cmp	r2, r3
 80019b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80019b8:	d3f9      	bcc.n	80019ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019ba:	f7ff ffb3 	bl	8001924 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019be:	f007 fcdb 	bl	8009378 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019c2:	f7fe ffb9 	bl	8000938 <main>

080019c6 <LoopForever>:

LoopForever:
    b LoopForever
 80019c6:	e7fe      	b.n	80019c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019c8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80019cc:	08009e44 	.word	0x08009e44
	ldr	r0, =_sdata
 80019d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80019d4:	2000009c 	.word	0x2000009c
	ldr	r2, =_sbss
 80019d8:	2000009c 	.word	0x2000009c
	ldr	r3, = _ebss
 80019dc:	200039fc 	.word	0x200039fc

080019e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019e0:	e7fe      	b.n	80019e0 <ADC1_2_IRQHandler>
	...

080019e4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	; 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80019ec:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <I2Cx_MspInit+0xa8>)
 80019ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f0:	4a26      	ldr	r2, [pc, #152]	; (8001a8c <I2Cx_MspInit+0xa8>)
 80019f2:	f043 0302 	orr.w	r3, r3, #2
 80019f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <I2Cx_MspInit+0xa8>)
 80019fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fc:	f003 0302 	and.w	r3, r3, #2
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001a04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a08:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001a0a:	2312      	movs	r3, #18
 8001a0c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001a16:	2304      	movs	r3, #4
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	4619      	mov	r1, r3
 8001a20:	481b      	ldr	r0, [pc, #108]	; (8001a90 <I2Cx_MspInit+0xac>)
 8001a22:	f000 fe51 	bl	80026c8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4818      	ldr	r0, [pc, #96]	; (8001a90 <I2Cx_MspInit+0xac>)
 8001a2e:	f000 fe4b 	bl	80026c8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001a32:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a36:	4a15      	ldr	r2, [pc, #84]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a3c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a3e:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a4e:	4a0f      	ldr	r2, [pc, #60]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a54:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001a56:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a5a:	4a0c      	ldr	r2, [pc, #48]	; (8001a8c <I2Cx_MspInit+0xa8>)
 8001a5c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001a60:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	210f      	movs	r1, #15
 8001a66:	2021      	movs	r0, #33	; 0x21
 8001a68:	f000 fcf8 	bl	800245c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001a6c:	2021      	movs	r0, #33	; 0x21
 8001a6e:	f000 fd11 	bl	8002494 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	210f      	movs	r1, #15
 8001a76:	2022      	movs	r0, #34	; 0x22
 8001a78:	f000 fcf0 	bl	800245c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001a7c:	2022      	movs	r0, #34	; 0x22
 8001a7e:	f000 fd09 	bl	8002494 <HAL_NVIC_EnableIRQ>
}
 8001a82:	bf00      	nop
 8001a84:	3728      	adds	r7, #40	; 0x28
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	48000400 	.word	0x48000400

08001a94 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <I2Cx_Init+0x54>)
 8001aa0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a11      	ldr	r2, [pc, #68]	; (8001aec <I2Cx_Init+0x58>)
 8001aa6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f7ff ff89 	bl	80019e4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f001 f8cf 	bl	8002c76 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001ad8:	2100      	movs	r1, #0
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f001 fdd4 	bl	8003688 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40005800 	.word	0x40005800
 8001aec:	00702681 	.word	0x00702681

08001af0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	; 0x28
 8001af4:	af04      	add	r7, sp, #16
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	4608      	mov	r0, r1
 8001afa:	4611      	mov	r1, r2
 8001afc:	461a      	mov	r2, r3
 8001afe:	4603      	mov	r3, r0
 8001b00:	72fb      	strb	r3, [r7, #11]
 8001b02:	460b      	mov	r3, r1
 8001b04:	813b      	strh	r3, [r7, #8]
 8001b06:	4613      	mov	r3, r2
 8001b08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b0e:	7afb      	ldrb	r3, [r7, #11]
 8001b10:	b299      	uxth	r1, r3
 8001b12:	88f8      	ldrh	r0, [r7, #6]
 8001b14:	893a      	ldrh	r2, [r7, #8]
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1a:	9302      	str	r3, [sp, #8]
 8001b1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	6a3b      	ldr	r3, [r7, #32]
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	4603      	mov	r3, r0
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f001 fa78 	bl	800301c <HAL_I2C_Mem_Read>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001b30:	7dfb      	ldrb	r3, [r7, #23]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d004      	beq.n	8001b40 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8001b36:	7afb      	ldrb	r3, [r7, #11]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 f832 	bl	8001ba4 <I2Cx_Error>
  }
  return status;
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b08a      	sub	sp, #40	; 0x28
 8001b4e:	af04      	add	r7, sp, #16
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	4608      	mov	r0, r1
 8001b54:	4611      	mov	r1, r2
 8001b56:	461a      	mov	r2, r3
 8001b58:	4603      	mov	r3, r0
 8001b5a:	72fb      	strb	r3, [r7, #11]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	813b      	strh	r3, [r7, #8]
 8001b60:	4613      	mov	r3, r2
 8001b62:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b68:	7afb      	ldrb	r3, [r7, #11]
 8001b6a:	b299      	uxth	r1, r3
 8001b6c:	88f8      	ldrh	r0, [r7, #6]
 8001b6e:	893a      	ldrh	r2, [r7, #8]
 8001b70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b74:	9302      	str	r3, [sp, #8]
 8001b76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b78:	9301      	str	r3, [sp, #4]
 8001b7a:	6a3b      	ldr	r3, [r7, #32]
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	4603      	mov	r3, r0
 8001b80:	68f8      	ldr	r0, [r7, #12]
 8001b82:	f001 f937 	bl	8002df4 <HAL_I2C_Mem_Write>
 8001b86:	4603      	mov	r3, r0
 8001b88:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001b8a:	7dfb      	ldrb	r3, [r7, #23]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d004      	beq.n	8001b9a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001b90:	7afb      	ldrb	r3, [r7, #11]
 8001b92:	4619      	mov	r1, r3
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f000 f805 	bl	8001ba4 <I2Cx_Error>
  }
  return status;
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f001 f8ef 	bl	8002d94 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ff6c 	bl	8001a94 <I2Cx_Init>
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <SENSOR_IO_Init+0x10>)
 8001bca:	f7ff ff63 	bl	8001a94 <I2Cx_Init>
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20003968 	.word	0x20003968

08001bd8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af02      	add	r7, sp, #8
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
 8001be2:	460b      	mov	r3, r1
 8001be4:	71bb      	strb	r3, [r7, #6]
 8001be6:	4613      	mov	r3, r2
 8001be8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001bea:	79bb      	ldrb	r3, [r7, #6]
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	79f9      	ldrb	r1, [r7, #7]
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	1d7b      	adds	r3, r7, #5
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	4803      	ldr	r0, [pc, #12]	; (8001c08 <SENSOR_IO_Write+0x30>)
 8001bfc:	f7ff ffa5 	bl	8001b4a <I2Cx_WriteMultiple>
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20003968 	.word	0x20003968

08001c0c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af02      	add	r7, sp, #8
 8001c12:	4603      	mov	r3, r0
 8001c14:	460a      	mov	r2, r1
 8001c16:	71fb      	strb	r3, [r7, #7]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001c20:	79bb      	ldrb	r3, [r7, #6]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	79f9      	ldrb	r1, [r7, #7]
 8001c26:	2301      	movs	r3, #1
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	f107 030f 	add.w	r3, r7, #15
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	2301      	movs	r3, #1
 8001c32:	4804      	ldr	r0, [pc, #16]	; (8001c44 <SENSOR_IO_Read+0x38>)
 8001c34:	f7ff ff5c 	bl	8001af0 <I2Cx_ReadMultiple>

  return read_value;
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20003968 	.word	0x20003968

08001c48 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af02      	add	r7, sp, #8
 8001c4e:	603a      	str	r2, [r7, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
 8001c56:	460b      	mov	r3, r1
 8001c58:	71bb      	strb	r3, [r7, #6]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001c5e:	79bb      	ldrb	r3, [r7, #6]
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	79f9      	ldrb	r1, [r7, #7]
 8001c64:	88bb      	ldrh	r3, [r7, #4]
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	4804      	ldr	r0, [pc, #16]	; (8001c80 <SENSOR_IO_ReadMultiple+0x38>)
 8001c70:	f7ff ff3e 	bl	8001af0 <I2Cx_ReadMultiple>
 8001c74:	4603      	mov	r3, r0
 8001c76:	b29b      	uxth	r3, r3
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20003968 	.word	0x20003968

08001c84 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <BSP_HSENSOR_Init+0x38>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	20be      	movs	r0, #190	; 0xbe
 8001c90:	4798      	blx	r3
 8001c92:	4603      	mov	r3, r0
 8001c94:	2bbc      	cmp	r3, #188	; 0xbc
 8001c96:	d002      	beq.n	8001c9e <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	e009      	b.n	8001cb2 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001c9e:	4b08      	ldr	r3, [pc, #32]	; (8001cc0 <BSP_HSENSOR_Init+0x3c>)
 8001ca0:	4a06      	ldr	r2, [pc, #24]	; (8001cbc <BSP_HSENSOR_Init+0x38>)
 8001ca2:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001ca4:	4b06      	ldr	r3, [pc, #24]	; (8001cc0 <BSP_HSENSOR_Init+0x3c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	20be      	movs	r0, #190	; 0xbe
 8001cac:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001cb2:	687b      	ldr	r3, [r7, #4]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20000004 	.word	0x20000004
 8001cc0:	200001fc 	.word	0x200001fc

08001cc4 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <BSP_HSENSOR_ReadHumidity+0x18>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	20be      	movs	r0, #190	; 0xbe
 8001cd0:	4798      	blx	r3
 8001cd2:	eef0 7a40 	vmov.f32	s15, s0
}
 8001cd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	200001fc 	.word	0x200001fc

08001ce0 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <BSP_PSENSOR_Init+0x38>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	20ba      	movs	r0, #186	; 0xba
 8001cec:	4798      	blx	r3
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2bb1      	cmp	r3, #177	; 0xb1
 8001cf2:	d002      	beq.n	8001cfa <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	e009      	b.n	8001d0e <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8001cfa:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <BSP_PSENSOR_Init+0x3c>)
 8001cfc:	4a06      	ldr	r2, [pc, #24]	; (8001d18 <BSP_PSENSOR_Init+0x38>)
 8001cfe:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <BSP_PSENSOR_Init+0x3c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	20ba      	movs	r0, #186	; 0xba
 8001d08:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001d0e:	687b      	ldr	r3, [r7, #4]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000020 	.word	0x20000020
 8001d1c:	20000200 	.word	0x20000200

08001d20 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8001d24:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <BSP_PSENSOR_ReadPressure+0x18>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	20ba      	movs	r0, #186	; 0xba
 8001d2c:	4798      	blx	r3
 8001d2e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001d32:	eeb0 0a67 	vmov.f32	s0, s15
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000200 	.word	0x20000200

08001d3c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <BSP_TSENSOR_Init+0x30>)
 8001d48:	4a09      	ldr	r2, [pc, #36]	; (8001d70 <BSP_TSENSOR_Init+0x34>)
 8001d4a:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001d4c:	f7ff ff3a 	bl	8001bc4 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <BSP_TSENSOR_Init+0x30>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2100      	movs	r1, #0
 8001d58:	20be      	movs	r0, #190	; 0xbe
 8001d5a:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001d60:	79fb      	ldrb	r3, [r7, #7]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000204 	.word	0x20000204
 8001d70:	20000010 	.word	0x20000010

08001d74 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001d78:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <BSP_TSENSOR_ReadTemp+0x18>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	20be      	movs	r0, #190	; 0xbe
 8001d80:	4798      	blx	r3
 8001d82:	eef0 7a40 	vmov.f32	s15, s0
}
 8001d86:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20000204 	.word	0x20000204

08001d90 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001d9a:	88fb      	ldrh	r3, [r7, #6]
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2120      	movs	r1, #32
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff33 	bl	8001c0c <SENSOR_IO_Read>
 8001da6:	4603      	mov	r3, r0
 8001da8:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	f023 0304 	bic.w	r3, r3, #4
 8001db0:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	f043 0304 	orr.w	r3, r3, #4
 8001db8:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
 8001dbc:	f023 0303 	bic.w	r3, r3, #3
 8001dc0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001dd0:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	7bfa      	ldrb	r2, [r7, #15]
 8001dd8:	2120      	movs	r1, #32
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fefc 	bl	8001bd8 <SENSOR_IO_Write>
}
 8001de0:	bf00      	nop
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001df2:	2300      	movs	r3, #0
 8001df4:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8001df6:	f7ff fee5 	bl	8001bc4 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001dfa:	88fb      	ldrh	r3, [r7, #6]
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	210f      	movs	r1, #15
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff03 	bl	8001c0c <SENSOR_IO_Read>
 8001e06:	4603      	mov	r3, r0
 8001e08:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	b2d8      	uxtb	r0, r3
 8001e22:	f107 020c 	add.w	r2, r7, #12
 8001e26:	2302      	movs	r3, #2
 8001e28:	21b0      	movs	r1, #176	; 0xb0
 8001e2a:	f7ff ff0d 	bl	8001c48 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8001e2e:	7b3b      	ldrb	r3, [r7, #12]
 8001e30:	085b      	lsrs	r3, r3, #1
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8001e36:	7b7b      	ldrb	r3, [r7, #13]
 8001e38:	085b      	lsrs	r3, r3, #1
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001e3e:	88fb      	ldrh	r3, [r7, #6]
 8001e40:	b2d8      	uxtb	r0, r3
 8001e42:	f107 020c 	add.w	r2, r7, #12
 8001e46:	2302      	movs	r3, #2
 8001e48:	21b6      	movs	r1, #182	; 0xb6
 8001e4a:	f7ff fefd 	bl	8001c48 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001e4e:	7b7b      	ldrb	r3, [r7, #13]
 8001e50:	021b      	lsls	r3, r3, #8
 8001e52:	b21a      	sxth	r2, r3
 8001e54:	7b3b      	ldrb	r3, [r7, #12]
 8001e56:	b21b      	sxth	r3, r3
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	b2d8      	uxtb	r0, r3
 8001e60:	f107 020c 	add.w	r2, r7, #12
 8001e64:	2302      	movs	r3, #2
 8001e66:	21ba      	movs	r1, #186	; 0xba
 8001e68:	f7ff feee 	bl	8001c48 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001e6c:	7b7b      	ldrb	r3, [r7, #13]
 8001e6e:	021b      	lsls	r3, r3, #8
 8001e70:	b21a      	sxth	r2, r3
 8001e72:	7b3b      	ldrb	r3, [r7, #12]
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	4313      	orrs	r3, r2
 8001e78:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	b2d8      	uxtb	r0, r3
 8001e7e:	f107 020c 	add.w	r2, r7, #12
 8001e82:	2302      	movs	r3, #2
 8001e84:	21a8      	movs	r1, #168	; 0xa8
 8001e86:	f7ff fedf 	bl	8001c48 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001e8a:	7b7b      	ldrb	r3, [r7, #13]
 8001e8c:	021b      	lsls	r3, r3, #8
 8001e8e:	b21a      	sxth	r2, r3
 8001e90:	7b3b      	ldrb	r3, [r7, #12]
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	4313      	orrs	r3, r2
 8001e96:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001e98:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001e9c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	ee07 3a90 	vmov	s15, r3
 8001ea6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eaa:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001eae:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	ee07 3a90 	vmov	s15, r3
 8001eb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ebc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ec0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001ec4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	ee07 3a90 	vmov	s15, r3
 8001ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ed6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ee6:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8001eea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001eee:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ef6:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8001efa:	edd7 7a04 	vldr	s15, [r7, #16]
 8001efe:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001f44 <HTS221_H_ReadHumidity+0x130>
 8001f02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0a:	dd01      	ble.n	8001f10 <HTS221_H_ReadHumidity+0xfc>
 8001f0c:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <HTS221_H_ReadHumidity+0x134>)
 8001f0e:	e00a      	b.n	8001f26 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8001f10:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1c:	d502      	bpl.n	8001f24 <HTS221_H_ReadHumidity+0x110>
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e000      	b.n	8001f26 <HTS221_H_ReadHumidity+0x112>
 8001f24:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8001f26:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8001f28:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f2c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001f30:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f34:	eef0 7a66 	vmov.f32	s15, s13
}
 8001f38:	eeb0 0a67 	vmov.f32	s0, s15
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	447a0000 	.word	0x447a0000
 8001f48:	447a0000 	.word	0x447a0000

08001f4c <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	6039      	str	r1, [r7, #0]
 8001f56:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001f58:	88fb      	ldrh	r3, [r7, #6]
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2120      	movs	r1, #32
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fe54 	bl	8001c0c <SENSOR_IO_Read>
 8001f64:	4603      	mov	r3, r0
 8001f66:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	f023 0304 	bic.w	r3, r3, #4
 8001f6e:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
 8001f72:	f043 0304 	orr.w	r3, r3, #4
 8001f76:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	f023 0303 	bic.w	r3, r3, #3
 8001f7e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f8e:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001f90:	88fb      	ldrh	r3, [r7, #6]
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	7bfa      	ldrb	r2, [r7, #15]
 8001f96:	2120      	movs	r1, #32
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fe1d 	bl	8001bd8 <SENSOR_IO_Write>
}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b088      	sub	sp, #32
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	4603      	mov	r3, r0
 8001fae:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8001fb0:	88fb      	ldrh	r3, [r7, #6]
 8001fb2:	b2d8      	uxtb	r0, r3
 8001fb4:	f107 0208 	add.w	r2, r7, #8
 8001fb8:	2302      	movs	r3, #2
 8001fba:	21b2      	movs	r1, #178	; 0xb2
 8001fbc:	f7ff fe44 	bl	8001c48 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8001fc0:	88fb      	ldrh	r3, [r7, #6]
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2135      	movs	r1, #53	; 0x35
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fe20 	bl	8001c0c <SENSOR_IO_Read>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8001fd0:	7ffb      	ldrb	r3, [r7, #31]
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	b21b      	sxth	r3, r3
 8001fd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fda:	b21a      	sxth	r2, r3
 8001fdc:	7a3b      	ldrb	r3, [r7, #8]
 8001fde:	b21b      	sxth	r3, r3
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8001fe4:	7ffb      	ldrb	r3, [r7, #31]
 8001fe6:	019b      	lsls	r3, r3, #6
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fee:	b21a      	sxth	r2, r3
 8001ff0:	7a7b      	ldrb	r3, [r7, #9]
 8001ff2:	b21b      	sxth	r3, r3
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8001ff8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001ffc:	10db      	asrs	r3, r3, #3
 8001ffe:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002000:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002004:	10db      	asrs	r3, r3, #3
 8002006:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	b2d8      	uxtb	r0, r3
 800200c:	f107 0208 	add.w	r2, r7, #8
 8002010:	2304      	movs	r3, #4
 8002012:	21bc      	movs	r1, #188	; 0xbc
 8002014:	f7ff fe18 	bl	8001c48 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002018:	7a7b      	ldrb	r3, [r7, #9]
 800201a:	021b      	lsls	r3, r3, #8
 800201c:	b21a      	sxth	r2, r3
 800201e:	7a3b      	ldrb	r3, [r7, #8]
 8002020:	b21b      	sxth	r3, r3
 8002022:	4313      	orrs	r3, r2
 8002024:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002026:	7afb      	ldrb	r3, [r7, #11]
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	b21a      	sxth	r2, r3
 800202c:	7abb      	ldrb	r3, [r7, #10]
 800202e:	b21b      	sxth	r3, r3
 8002030:	4313      	orrs	r3, r2
 8002032:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002034:	88fb      	ldrh	r3, [r7, #6]
 8002036:	b2d8      	uxtb	r0, r3
 8002038:	f107 0208 	add.w	r2, r7, #8
 800203c:	2302      	movs	r3, #2
 800203e:	21aa      	movs	r1, #170	; 0xaa
 8002040:	f7ff fe02 	bl	8001c48 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002044:	7a7b      	ldrb	r3, [r7, #9]
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	b21a      	sxth	r2, r3
 800204a:	7a3b      	ldrb	r3, [r7, #8]
 800204c:	b21b      	sxth	r3, r3
 800204e:	4313      	orrs	r3, r2
 8002050:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002052:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002056:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	ee07 3a90 	vmov	s15, r3
 8002060:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002064:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002068:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	ee07 3a90 	vmov	s15, r3
 8002072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002076:	ee67 6a27 	vmul.f32	s13, s14, s15
 800207a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800207e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	ee07 3a90 	vmov	s15, r3
 8002088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800208c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002090:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002094:	ee07 3a90 	vmov	s15, r3
 8002098:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800209c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020a0:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	ee07 3a90 	vmov	s15, r3
}
 80020aa:	eeb0 0a67 	vmov.f32	s0, s15
 80020ae:	3720      	adds	r7, #32
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 80020be:	88fb      	ldrh	r3, [r7, #6]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f000 f87b 	bl	80021bc <LPS22HB_Init>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b084      	sub	sp, #16
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80020d8:	2300      	movs	r3, #0
 80020da:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 80020dc:	f7ff fd72 	bl	8001bc4 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	210f      	movs	r1, #15
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fd90 	bl	8001c0c <SENSOR_IO_Read>
 80020ec:	4603      	mov	r3, r0
 80020ee:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80020fc:	b590      	push	{r4, r7, lr}
 80020fe:	b087      	sub	sp, #28
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 800210a:	2300      	movs	r3, #0
 800210c:	74fb      	strb	r3, [r7, #19]
 800210e:	e013      	b.n	8002138 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8002110:	88fb      	ldrh	r3, [r7, #6]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	7cfb      	ldrb	r3, [r7, #19]
 8002116:	3328      	adds	r3, #40	; 0x28
 8002118:	b2db      	uxtb	r3, r3
 800211a:	7cfc      	ldrb	r4, [r7, #19]
 800211c:	4619      	mov	r1, r3
 800211e:	4610      	mov	r0, r2
 8002120:	f7ff fd74 	bl	8001c0c <SENSOR_IO_Read>
 8002124:	4603      	mov	r3, r0
 8002126:	461a      	mov	r2, r3
 8002128:	f107 0318 	add.w	r3, r7, #24
 800212c:	4423      	add	r3, r4
 800212e:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8002132:	7cfb      	ldrb	r3, [r7, #19]
 8002134:	3301      	adds	r3, #1
 8002136:	74fb      	strb	r3, [r7, #19]
 8002138:	7cfb      	ldrb	r3, [r7, #19]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d9e8      	bls.n	8002110 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 800213e:	2300      	movs	r3, #0
 8002140:	74fb      	strb	r3, [r7, #19]
 8002142:	e010      	b.n	8002166 <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8002144:	7cfb      	ldrb	r3, [r7, #19]
 8002146:	f107 0218 	add.w	r2, r7, #24
 800214a:	4413      	add	r3, r2
 800214c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002150:	461a      	mov	r2, r3
 8002152:	7cfb      	ldrb	r3, [r7, #19]
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4313      	orrs	r3, r2
 800215e:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8002160:	7cfb      	ldrb	r3, [r7, #19]
 8002162:	3301      	adds	r3, #1
 8002164:	74fb      	strb	r3, [r7, #19]
 8002166:	7cfb      	ldrb	r3, [r7, #19]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d9eb      	bls.n	8002144 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800217c:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2264      	movs	r2, #100	; 0x64
 8002186:	fb02 f303 	mul.w	r3, r2, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	da01      	bge.n	8002192 <LPS22HB_P_ReadPressure+0x96>
 800218e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002192:	131b      	asrs	r3, r3, #12
 8002194:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	ee07 3a90 	vmov	s15, r3
 800219c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a0:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80021b8 <LPS22HB_P_ReadPressure+0xbc>
 80021a4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80021a8:	eef0 7a66 	vmov.f32	s15, s13
}
 80021ac:	eeb0 0a67 	vmov.f32	s0, s15
 80021b0:	371c      	adds	r7, #28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd90      	pop	{r4, r7, pc}
 80021b6:	bf00      	nop
 80021b8:	42c80000 	.word	0x42c80000

080021bc <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	211a      	movs	r1, #26
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff fd1d 	bl	8001c0c <SENSOR_IO_Read>
 80021d2:	4603      	mov	r3, r0
 80021d4:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	f023 0301 	bic.w	r3, r3, #1
 80021dc:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 80021de:	7bfb      	ldrb	r3, [r7, #15]
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80021e6:	88fb      	ldrh	r3, [r7, #6]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	7bfa      	ldrb	r2, [r7, #15]
 80021ec:	211a      	movs	r1, #26
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff fcf2 	bl	8001bd8 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2110      	movs	r1, #16
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff fd06 	bl	8001c0c <SENSOR_IO_Read>
 8002200:	4603      	mov	r3, r0
 8002202:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
 8002206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800220a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002212:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8002214:	7bfb      	ldrb	r3, [r7, #15]
 8002216:	f023 0302 	bic.w	r3, r3, #2
 800221a:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	f043 0302 	orr.w	r3, r3, #2
 8002222:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	7bfa      	ldrb	r2, [r7, #15]
 800222a:	2110      	movs	r1, #16
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff fcd3 	bl	8001bd8 <SENSOR_IO_Write>
}  
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002240:	2300      	movs	r3, #0
 8002242:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002244:	2003      	movs	r0, #3
 8002246:	f000 f8fe 	bl	8002446 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800224a:	2000      	movs	r0, #0
 800224c:	f7ff fa9a 	bl	8001784 <HAL_InitTick>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	71fb      	strb	r3, [r7, #7]
 800225a:	e001      	b.n	8002260 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800225c:	f7ff f85a 	bl	8001314 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002260:	79fb      	ldrb	r3, [r7, #7]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002270:	4b05      	ldr	r3, [pc, #20]	; (8002288 <HAL_IncTick+0x1c>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_IncTick+0x20>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4413      	add	r3, r2
 800227a:	4a03      	ldr	r2, [pc, #12]	; (8002288 <HAL_IncTick+0x1c>)
 800227c:	6013      	str	r3, [r2, #0]
}
 800227e:	bf00      	nop
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	200039b4 	.word	0x200039b4
 800228c:	20000030 	.word	0x20000030

08002290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return uwTick;
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <HAL_GetTick+0x14>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	200039b4 	.word	0x200039b4

080022a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b0:	f7ff ffee 	bl	8002290 <HAL_GetTick>
 80022b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c0:	d004      	beq.n	80022cc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80022c2:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <HAL_Delay+0x40>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4413      	add	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022cc:	bf00      	nop
 80022ce:	f7ff ffdf 	bl	8002290 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d8f7      	bhi.n	80022ce <HAL_Delay+0x26>
  {
  }
}
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000030 	.word	0x20000030

080022ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022fc:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <__NVIC_SetPriorityGrouping+0x44>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002308:	4013      	ands	r3, r2
 800230a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002314:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800231c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231e:	4a04      	ldr	r2, [pc, #16]	; (8002330 <__NVIC_SetPriorityGrouping+0x44>)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	60d3      	str	r3, [r2, #12]
}
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002338:	4b04      	ldr	r3, [pc, #16]	; (800234c <__NVIC_GetPriorityGrouping+0x18>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	0a1b      	lsrs	r3, r3, #8
 800233e:	f003 0307 	and.w	r3, r3, #7
}
 8002342:	4618      	mov	r0, r3
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	2b00      	cmp	r3, #0
 8002360:	db0b      	blt.n	800237a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	f003 021f 	and.w	r2, r3, #31
 8002368:	4907      	ldr	r1, [pc, #28]	; (8002388 <__NVIC_EnableIRQ+0x38>)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	2001      	movs	r0, #1
 8002372:	fa00 f202 	lsl.w	r2, r0, r2
 8002376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	e000e100 	.word	0xe000e100

0800238c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db0a      	blt.n	80023b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	490c      	ldr	r1, [pc, #48]	; (80023d8 <__NVIC_SetPriority+0x4c>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	440b      	add	r3, r1
 80023b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b4:	e00a      	b.n	80023cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4908      	ldr	r1, [pc, #32]	; (80023dc <__NVIC_SetPriority+0x50>)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3b04      	subs	r3, #4
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	440b      	add	r3, r1
 80023ca:	761a      	strb	r2, [r3, #24]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	e000e100 	.word	0xe000e100
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	; 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f1c3 0307 	rsb	r3, r3, #7
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	bf28      	it	cs
 80023fe:	2304      	movcs	r3, #4
 8002400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3304      	adds	r3, #4
 8002406:	2b06      	cmp	r3, #6
 8002408:	d902      	bls.n	8002410 <NVIC_EncodePriority+0x30>
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3b03      	subs	r3, #3
 800240e:	e000      	b.n	8002412 <NVIC_EncodePriority+0x32>
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43d9      	mvns	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	4313      	orrs	r3, r2
         );
}
 800243a:	4618      	mov	r0, r3
 800243c:	3724      	adds	r7, #36	; 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ff4c 	bl	80022ec <__NVIC_SetPriorityGrouping>
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
 8002468:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800246e:	f7ff ff61 	bl	8002334 <__NVIC_GetPriorityGrouping>
 8002472:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	68b9      	ldr	r1, [r7, #8]
 8002478:	6978      	ldr	r0, [r7, #20]
 800247a:	f7ff ffb1 	bl	80023e0 <NVIC_EncodePriority>
 800247e:	4602      	mov	r2, r0
 8002480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002484:	4611      	mov	r1, r2
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff ff80 	bl	800238c <__NVIC_SetPriority>
}
 800248c:	bf00      	nop
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff ff54 	bl	8002350 <__NVIC_EnableIRQ>
}
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e0ac      	b.n	800261c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f8b2 	bl	8002630 <DFSDM_GetChannelFromInstance>
 80024cc:	4602      	mov	r2, r0
 80024ce:	4b55      	ldr	r3, [pc, #340]	; (8002624 <HAL_DFSDM_ChannelInit+0x174>)
 80024d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e09f      	b.n	800261c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7fe ff41 	bl	8001364 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80024e2:	4b51      	ldr	r3, [pc, #324]	; (8002628 <HAL_DFSDM_ChannelInit+0x178>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	3301      	adds	r3, #1
 80024e8:	4a4f      	ldr	r2, [pc, #316]	; (8002628 <HAL_DFSDM_ChannelInit+0x178>)
 80024ea:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80024ec:	4b4e      	ldr	r3, [pc, #312]	; (8002628 <HAL_DFSDM_ChannelInit+0x178>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d125      	bne.n	8002540 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80024f4:	4b4d      	ldr	r3, [pc, #308]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a4c      	ldr	r2, [pc, #304]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 80024fa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024fe:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002500:	4b4a      	ldr	r3, [pc, #296]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	4948      	ldr	r1, [pc, #288]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 800250a:	4313      	orrs	r3, r2
 800250c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800250e:	4b47      	ldr	r3, [pc, #284]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a46      	ldr	r2, [pc, #280]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 8002514:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002518:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	791b      	ldrb	r3, [r3, #4]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d108      	bne.n	8002534 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002522:	4b42      	ldr	r3, [pc, #264]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	3b01      	subs	r3, #1
 800252c:	041b      	lsls	r3, r3, #16
 800252e:	493f      	ldr	r1, [pc, #252]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 8002530:	4313      	orrs	r3, r2
 8002532:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002534:	4b3d      	ldr	r3, [pc, #244]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a3c      	ldr	r2, [pc, #240]	; (800262c <HAL_DFSDM_ChannelInit+0x17c>)
 800253a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800253e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800254e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6819      	ldr	r1, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800255e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002564:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 020f 	bic.w	r2, r2, #15
 800257c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6819      	ldr	r1, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800258c:	431a      	orrs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 80025a4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6899      	ldr	r1, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b4:	3b01      	subs	r3, #1
 80025b6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f002 0207 	and.w	r2, r2, #7
 80025d0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6859      	ldr	r1, [r3, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025fc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f000 f810 	bl	8002630 <DFSDM_GetChannelFromInstance>
 8002610:	4601      	mov	r1, r0
 8002612:	4a04      	ldr	r2, [pc, #16]	; (8002624 <HAL_DFSDM_ChannelInit+0x174>)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2000020c 	.word	0x2000020c
 8002628:	20000208 	.word	0x20000208
 800262c:	40016000 	.word	0x40016000

08002630 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a1c      	ldr	r2, [pc, #112]	; (80026ac <DFSDM_GetChannelFromInstance+0x7c>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d102      	bne.n	8002646 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	e02b      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a19      	ldr	r2, [pc, #100]	; (80026b0 <DFSDM_GetChannelFromInstance+0x80>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d102      	bne.n	8002654 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800264e:	2301      	movs	r3, #1
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	e024      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a17      	ldr	r2, [pc, #92]	; (80026b4 <DFSDM_GetChannelFromInstance+0x84>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d102      	bne.n	8002662 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800265c:	2302      	movs	r3, #2
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	e01d      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a14      	ldr	r2, [pc, #80]	; (80026b8 <DFSDM_GetChannelFromInstance+0x88>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d102      	bne.n	8002670 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800266a:	2304      	movs	r3, #4
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	e016      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a12      	ldr	r2, [pc, #72]	; (80026bc <DFSDM_GetChannelFromInstance+0x8c>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d102      	bne.n	800267e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002678:	2305      	movs	r3, #5
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	e00f      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a0f      	ldr	r2, [pc, #60]	; (80026c0 <DFSDM_GetChannelFromInstance+0x90>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d102      	bne.n	800268c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002686:	2306      	movs	r3, #6
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	e008      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a0d      	ldr	r2, [pc, #52]	; (80026c4 <DFSDM_GetChannelFromInstance+0x94>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d102      	bne.n	800269a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002694:	2307      	movs	r3, #7
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	e001      	b.n	800269e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800269a:	2303      	movs	r3, #3
 800269c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800269e:	68fb      	ldr	r3, [r7, #12]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	40016000 	.word	0x40016000
 80026b0:	40016020 	.word	0x40016020
 80026b4:	40016040 	.word	0x40016040
 80026b8:	40016080 	.word	0x40016080
 80026bc:	400160a0 	.word	0x400160a0
 80026c0:	400160c0 	.word	0x400160c0
 80026c4:	400160e0 	.word	0x400160e0

080026c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d6:	e17f      	b.n	80029d8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	2101      	movs	r1, #1
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	fa01 f303 	lsl.w	r3, r1, r3
 80026e4:	4013      	ands	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f000 8171 	beq.w	80029d2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d003      	beq.n	8002700 <HAL_GPIO_Init+0x38>
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	2b12      	cmp	r3, #18
 80026fe:	d123      	bne.n	8002748 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	08da      	lsrs	r2, r3, #3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3208      	adds	r2, #8
 8002708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800270c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f003 0307 	and.w	r3, r3, #7
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	220f      	movs	r2, #15
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	691a      	ldr	r2, [r3, #16]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	08da      	lsrs	r2, r3, #3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3208      	adds	r2, #8
 8002742:	6939      	ldr	r1, [r7, #16]
 8002744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	2203      	movs	r2, #3
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0203 	and.w	r2, r3, #3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d00b      	beq.n	800279c <HAL_GPIO_Init+0xd4>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d007      	beq.n	800279c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002790:	2b11      	cmp	r3, #17
 8002792:	d003      	beq.n	800279c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b12      	cmp	r3, #18
 800279a:	d130      	bne.n	80027fe <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	2203      	movs	r2, #3
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	68da      	ldr	r2, [r3, #12]
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027d2:	2201      	movs	r2, #1
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43db      	mvns	r3, r3
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4013      	ands	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	091b      	lsrs	r3, r3, #4
 80027e8:	f003 0201 	and.w	r2, r3, #1
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	2b03      	cmp	r3, #3
 8002808:	d118      	bne.n	800283c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002810:	2201      	movs	r2, #1
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4013      	ands	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	08db      	lsrs	r3, r3, #3
 8002826:	f003 0201 	and.w	r2, r3, #1
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	693a      	ldr	r2, [r7, #16]
 8002832:	4313      	orrs	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	2203      	movs	r2, #3
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	4013      	ands	r3, r2
 8002852:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 80ac 	beq.w	80029d2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800287a:	4b5e      	ldr	r3, [pc, #376]	; (80029f4 <HAL_GPIO_Init+0x32c>)
 800287c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800287e:	4a5d      	ldr	r2, [pc, #372]	; (80029f4 <HAL_GPIO_Init+0x32c>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6613      	str	r3, [r2, #96]	; 0x60
 8002886:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <HAL_GPIO_Init+0x32c>)
 8002888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	60bb      	str	r3, [r7, #8]
 8002890:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002892:	4a59      	ldr	r2, [pc, #356]	; (80029f8 <HAL_GPIO_Init+0x330>)
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3302      	adds	r3, #2
 800289a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800289e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	220f      	movs	r2, #15
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	43db      	mvns	r3, r3
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4013      	ands	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80028bc:	d025      	beq.n	800290a <HAL_GPIO_Init+0x242>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4e      	ldr	r2, [pc, #312]	; (80029fc <HAL_GPIO_Init+0x334>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01f      	beq.n	8002906 <HAL_GPIO_Init+0x23e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4d      	ldr	r2, [pc, #308]	; (8002a00 <HAL_GPIO_Init+0x338>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d019      	beq.n	8002902 <HAL_GPIO_Init+0x23a>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4c      	ldr	r2, [pc, #304]	; (8002a04 <HAL_GPIO_Init+0x33c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d013      	beq.n	80028fe <HAL_GPIO_Init+0x236>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4b      	ldr	r2, [pc, #300]	; (8002a08 <HAL_GPIO_Init+0x340>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00d      	beq.n	80028fa <HAL_GPIO_Init+0x232>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4a      	ldr	r2, [pc, #296]	; (8002a0c <HAL_GPIO_Init+0x344>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d007      	beq.n	80028f6 <HAL_GPIO_Init+0x22e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a49      	ldr	r2, [pc, #292]	; (8002a10 <HAL_GPIO_Init+0x348>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d101      	bne.n	80028f2 <HAL_GPIO_Init+0x22a>
 80028ee:	2306      	movs	r3, #6
 80028f0:	e00c      	b.n	800290c <HAL_GPIO_Init+0x244>
 80028f2:	2307      	movs	r3, #7
 80028f4:	e00a      	b.n	800290c <HAL_GPIO_Init+0x244>
 80028f6:	2305      	movs	r3, #5
 80028f8:	e008      	b.n	800290c <HAL_GPIO_Init+0x244>
 80028fa:	2304      	movs	r3, #4
 80028fc:	e006      	b.n	800290c <HAL_GPIO_Init+0x244>
 80028fe:	2303      	movs	r3, #3
 8002900:	e004      	b.n	800290c <HAL_GPIO_Init+0x244>
 8002902:	2302      	movs	r3, #2
 8002904:	e002      	b.n	800290c <HAL_GPIO_Init+0x244>
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <HAL_GPIO_Init+0x244>
 800290a:	2300      	movs	r3, #0
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	f002 0203 	and.w	r2, r2, #3
 8002912:	0092      	lsls	r2, r2, #2
 8002914:	4093      	lsls	r3, r2
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	4313      	orrs	r3, r2
 800291a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800291c:	4936      	ldr	r1, [pc, #216]	; (80029f8 <HAL_GPIO_Init+0x330>)
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	3302      	adds	r3, #2
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800292a:	4b3a      	ldr	r3, [pc, #232]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	43db      	mvns	r3, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800294e:	4a31      	ldr	r2, [pc, #196]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002954:	4b2f      	ldr	r3, [pc, #188]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	43db      	mvns	r3, r3
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	4313      	orrs	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002978:	4a26      	ldr	r2, [pc, #152]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800297e:	4b25      	ldr	r3, [pc, #148]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	43db      	mvns	r3, r3
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4013      	ands	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4313      	orrs	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029a2:	4a1c      	ldr	r2, [pc, #112]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029a8:	4b1a      	ldr	r3, [pc, #104]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4013      	ands	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029cc:	4a11      	ldr	r2, [pc, #68]	; (8002a14 <HAL_GPIO_Init+0x34c>)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3301      	adds	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	fa22 f303 	lsr.w	r3, r2, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f47f ae78 	bne.w	80026d8 <HAL_GPIO_Init+0x10>
  }
}
 80029e8:	bf00      	nop
 80029ea:	371c      	adds	r7, #28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	40021000 	.word	0x40021000
 80029f8:	40010000 	.word	0x40010000
 80029fc:	48000400 	.word	0x48000400
 8002a00:	48000800 	.word	0x48000800
 8002a04:	48000c00 	.word	0x48000c00
 8002a08:	48001000 	.word	0x48001000
 8002a0c:	48001400 	.word	0x48001400
 8002a10:	48001800 	.word	0x48001800
 8002a14:	40010400 	.word	0x40010400

08002a18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b087      	sub	sp, #28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002a26:	e0cd      	b.n	8002bc4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	4013      	ands	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80c0 	beq.w	8002bbe <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002a3e:	4a68      	ldr	r2, [pc, #416]	; (8002be0 <HAL_GPIO_DeInit+0x1c8>)
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	3302      	adds	r3, #2
 8002a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	220f      	movs	r2, #15
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a66:	d025      	beq.n	8002ab4 <HAL_GPIO_DeInit+0x9c>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a5e      	ldr	r2, [pc, #376]	; (8002be4 <HAL_GPIO_DeInit+0x1cc>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d01f      	beq.n	8002ab0 <HAL_GPIO_DeInit+0x98>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a5d      	ldr	r2, [pc, #372]	; (8002be8 <HAL_GPIO_DeInit+0x1d0>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d019      	beq.n	8002aac <HAL_GPIO_DeInit+0x94>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a5c      	ldr	r2, [pc, #368]	; (8002bec <HAL_GPIO_DeInit+0x1d4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d013      	beq.n	8002aa8 <HAL_GPIO_DeInit+0x90>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a5b      	ldr	r2, [pc, #364]	; (8002bf0 <HAL_GPIO_DeInit+0x1d8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d00d      	beq.n	8002aa4 <HAL_GPIO_DeInit+0x8c>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a5a      	ldr	r2, [pc, #360]	; (8002bf4 <HAL_GPIO_DeInit+0x1dc>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d007      	beq.n	8002aa0 <HAL_GPIO_DeInit+0x88>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a59      	ldr	r2, [pc, #356]	; (8002bf8 <HAL_GPIO_DeInit+0x1e0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d101      	bne.n	8002a9c <HAL_GPIO_DeInit+0x84>
 8002a98:	2306      	movs	r3, #6
 8002a9a:	e00c      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002a9c:	2307      	movs	r3, #7
 8002a9e:	e00a      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002aa0:	2305      	movs	r3, #5
 8002aa2:	e008      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002aa4:	2304      	movs	r3, #4
 8002aa6:	e006      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e004      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e002      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e000      	b.n	8002ab6 <HAL_GPIO_DeInit+0x9e>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	f002 0203 	and.w	r2, r2, #3
 8002abc:	0092      	lsls	r2, r2, #2
 8002abe:	4093      	lsls	r3, r2
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d132      	bne.n	8002b2c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002ac6:	4b4d      	ldr	r3, [pc, #308]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	43db      	mvns	r3, r3
 8002ace:	494b      	ldr	r1, [pc, #300]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002ad4:	4b49      	ldr	r3, [pc, #292]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	43db      	mvns	r3, r3
 8002adc:	4947      	ldr	r1, [pc, #284]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002ae2:	4b46      	ldr	r3, [pc, #280]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	4944      	ldr	r1, [pc, #272]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002af0:	4b42      	ldr	r3, [pc, #264]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	43db      	mvns	r3, r3
 8002af8:	4940      	ldr	r1, [pc, #256]	; (8002bfc <HAL_GPIO_DeInit+0x1e4>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	220f      	movs	r2, #15
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002b0e:	4a34      	ldr	r2, [pc, #208]	; (8002be0 <HAL_GPIO_DeInit+0x1c8>)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	089b      	lsrs	r3, r3, #2
 8002b14:	3302      	adds	r3, #2
 8002b16:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	43da      	mvns	r2, r3
 8002b1e:	4830      	ldr	r0, [pc, #192]	; (8002be0 <HAL_GPIO_DeInit+0x1c8>)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	089b      	lsrs	r3, r3, #2
 8002b24:	400a      	ands	r2, r1
 8002b26:	3302      	adds	r3, #2
 8002b28:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	2103      	movs	r1, #3
 8002b36:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	08da      	lsrs	r2, r3, #3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3208      	adds	r2, #8
 8002b48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	220f      	movs	r2, #15
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	08d2      	lsrs	r2, r2, #3
 8002b60:	4019      	ands	r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3208      	adds	r2, #8
 8002b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	2103      	movs	r1, #3
 8002b74:	fa01 f303 	lsl.w	r3, r1, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	2101      	movs	r1, #1
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	fa01 f303 	lsl.w	r3, r1, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	401a      	ands	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68da      	ldr	r2, [r3, #12]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	2103      	movs	r1, #3
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	401a      	ands	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bae:	2101      	movs	r1, #1
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	401a      	ands	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f47f af2b 	bne.w	8002a28 <HAL_GPIO_DeInit+0x10>
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	371c      	adds	r7, #28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40010000 	.word	0x40010000
 8002be4:	48000400 	.word	0x48000400
 8002be8:	48000800 	.word	0x48000800
 8002bec:	48000c00 	.word	0x48000c00
 8002bf0:	48001000 	.word	0x48001000
 8002bf4:	48001400 	.word	0x48001400
 8002bf8:	48001800 	.word	0x48001800
 8002bfc:	40010400 	.word	0x40010400

08002c00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	807b      	strh	r3, [r7, #2]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c10:	787b      	ldrb	r3, [r7, #1]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c16:	887a      	ldrh	r2, [r7, #2]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c1c:	e002      	b.n	8002c24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c1e:	887a      	ldrh	r2, [r7, #2]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	4013      	ands	r3, r2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d006      	beq.n	8002c54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c46:	4a05      	ldr	r2, [pc, #20]	; (8002c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f806 	bl	8002c60 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e081      	b.n	8002d8c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d106      	bne.n	8002ca2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7fe fba5 	bl	80013ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2224      	movs	r2, #36	; 0x24
 8002ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0201 	bic.w	r2, r2, #1
 8002cb8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cc6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002cd6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d107      	bne.n	8002cf0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	e006      	b.n	8002cfe <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002cfc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d104      	bne.n	8002d10 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d0e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6812      	ldr	r2, [r2, #0]
 8002d1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d22:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d32:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691a      	ldr	r2, [r3, #16]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	ea42 0103 	orr.w	r1, r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	021a      	lsls	r2, r3, #8
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69d9      	ldr	r1, [r3, #28]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1a      	ldr	r2, [r3, #32]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f042 0201 	orr.w	r2, r2, #1
 8002d6c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e021      	b.n	8002dea <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2224      	movs	r2, #36	; 0x24
 8002daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0201 	bic.w	r2, r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7fe fb58 	bl	8001474 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	4608      	mov	r0, r1
 8002dfe:	4611      	mov	r1, r2
 8002e00:	461a      	mov	r2, r3
 8002e02:	4603      	mov	r3, r0
 8002e04:	817b      	strh	r3, [r7, #10]
 8002e06:	460b      	mov	r3, r1
 8002e08:	813b      	strh	r3, [r7, #8]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b20      	cmp	r3, #32
 8002e18:	f040 80f9 	bne.w	800300e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <HAL_I2C_Mem_Write+0x34>
 8002e22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d105      	bne.n	8002e34 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e2e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0ed      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2C_Mem_Write+0x4e>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e0e6      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e4a:	f7ff fa21 	bl	8002290 <HAL_GetTick>
 8002e4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	2319      	movs	r3, #25
 8002e56:	2201      	movs	r2, #1
 8002e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 fac3 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e0d1      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2221      	movs	r2, #33	; 0x21
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2240      	movs	r2, #64	; 0x40
 8002e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a3a      	ldr	r2, [r7, #32]
 8002e86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e94:	88f8      	ldrh	r0, [r7, #6]
 8002e96:	893a      	ldrh	r2, [r7, #8]
 8002e98:	8979      	ldrh	r1, [r7, #10]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	9301      	str	r3, [sp, #4]
 8002e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 f9d3 	bl	8003250 <I2C_RequestMemoryWrite>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0a9      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2bff      	cmp	r3, #255	; 0xff
 8002ec4:	d90e      	bls.n	8002ee4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	22ff      	movs	r2, #255	; 0xff
 8002eca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	8979      	ldrh	r1, [r7, #10]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 fba5 	bl	800362c <I2C_TransferConfig>
 8002ee2:	e00f      	b.n	8002f04 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	8979      	ldrh	r1, [r7, #10]
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	9300      	str	r3, [sp, #0]
 8002efa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 fb94 	bl	800362c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 faad 	bl	8003468 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e07b      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	781a      	ldrb	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d034      	beq.n	8002fbc <HAL_I2C_Mem_Write+0x1c8>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d130      	bne.n	8002fbc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f60:	2200      	movs	r2, #0
 8002f62:	2180      	movs	r1, #128	; 0x80
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 fa3f 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e04d      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2bff      	cmp	r3, #255	; 0xff
 8002f7c:	d90e      	bls.n	8002f9c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	22ff      	movs	r2, #255	; 0xff
 8002f82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	8979      	ldrh	r1, [r7, #10]
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 fb49 	bl	800362c <I2C_TransferConfig>
 8002f9a:	e00f      	b.n	8002fbc <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	8979      	ldrh	r1, [r7, #10]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 fb38 	bl	800362c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d19e      	bne.n	8002f04 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 fa8c 	bl	80034e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e01a      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6859      	ldr	r1, [r3, #4]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <HAL_I2C_Mem_Write+0x224>)
 8002fee:	400b      	ands	r3, r1
 8002ff0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800300a:	2300      	movs	r3, #0
 800300c:	e000      	b.n	8003010 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800300e:	2302      	movs	r3, #2
  }
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	fe00e800 	.word	0xfe00e800

0800301c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af02      	add	r7, sp, #8
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	4608      	mov	r0, r1
 8003026:	4611      	mov	r1, r2
 8003028:	461a      	mov	r2, r3
 800302a:	4603      	mov	r3, r0
 800302c:	817b      	strh	r3, [r7, #10]
 800302e:	460b      	mov	r3, r1
 8003030:	813b      	strh	r3, [r7, #8]
 8003032:	4613      	mov	r3, r2
 8003034:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b20      	cmp	r3, #32
 8003040:	f040 80fd 	bne.w	800323e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003044:	6a3b      	ldr	r3, [r7, #32]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d002      	beq.n	8003050 <HAL_I2C_Mem_Read+0x34>
 800304a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800304c:	2b00      	cmp	r3, #0
 800304e:	d105      	bne.n	800305c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003056:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0f1      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_I2C_Mem_Read+0x4e>
 8003066:	2302      	movs	r3, #2
 8003068:	e0ea      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003072:	f7ff f90d 	bl	8002290 <HAL_GetTick>
 8003076:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	2319      	movs	r3, #25
 800307e:	2201      	movs	r2, #1
 8003080:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f9af 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0d5      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2222      	movs	r2, #34	; 0x22
 8003098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2240      	movs	r2, #64	; 0x40
 80030a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6a3a      	ldr	r2, [r7, #32]
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030bc:	88f8      	ldrh	r0, [r7, #6]
 80030be:	893a      	ldrh	r2, [r7, #8]
 80030c0:	8979      	ldrh	r1, [r7, #10]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	4603      	mov	r3, r0
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 f913 	bl	80032f8 <I2C_RequestMemoryRead>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0ad      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	2bff      	cmp	r3, #255	; 0xff
 80030ec:	d90e      	bls.n	800310c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	22ff      	movs	r2, #255	; 0xff
 80030f2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	8979      	ldrh	r1, [r7, #10]
 80030fc:	4b52      	ldr	r3, [pc, #328]	; (8003248 <HAL_I2C_Mem_Read+0x22c>)
 80030fe:	9300      	str	r3, [sp, #0]
 8003100:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fa91 	bl	800362c <I2C_TransferConfig>
 800310a:	e00f      	b.n	800312c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003110:	b29a      	uxth	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311a:	b2da      	uxtb	r2, r3
 800311c:	8979      	ldrh	r1, [r7, #10]
 800311e:	4b4a      	ldr	r3, [pc, #296]	; (8003248 <HAL_I2C_Mem_Read+0x22c>)
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 fa80 	bl	800362c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	9300      	str	r3, [sp, #0]
 8003130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003132:	2200      	movs	r2, #0
 8003134:	2104      	movs	r1, #4
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 f956 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e07c      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	b2d2      	uxtb	r2, r2
 8003152:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	1c5a      	adds	r2, r3, #1
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003162:	3b01      	subs	r3, #1
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316e:	b29b      	uxth	r3, r3
 8003170:	3b01      	subs	r3, #1
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d034      	beq.n	80031ec <HAL_I2C_Mem_Read+0x1d0>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003186:	2b00      	cmp	r3, #0
 8003188:	d130      	bne.n	80031ec <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003190:	2200      	movs	r2, #0
 8003192:	2180      	movs	r1, #128	; 0x80
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 f927 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e04d      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2bff      	cmp	r3, #255	; 0xff
 80031ac:	d90e      	bls.n	80031cc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	22ff      	movs	r2, #255	; 0xff
 80031b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	8979      	ldrh	r1, [r7, #10]
 80031bc:	2300      	movs	r3, #0
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fa31 	bl	800362c <I2C_TransferConfig>
 80031ca:	e00f      	b.n	80031ec <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	8979      	ldrh	r1, [r7, #10]
 80031de:	2300      	movs	r3, #0
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 fa20 	bl	800362c <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d19a      	bne.n	800312c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f000 f974 	bl	80034e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e01a      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2220      	movs	r2, #32
 8003210:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <HAL_I2C_Mem_Read+0x230>)
 800321e:	400b      	ands	r3, r1
 8003220:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2220      	movs	r2, #32
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	e000      	b.n	8003240 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800323e:	2302      	movs	r3, #2
  }
}
 8003240:	4618      	mov	r0, r3
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	80002400 	.word	0x80002400
 800324c:	fe00e800 	.word	0xfe00e800

08003250 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	4608      	mov	r0, r1
 800325a:	4611      	mov	r1, r2
 800325c:	461a      	mov	r2, r3
 800325e:	4603      	mov	r3, r0
 8003260:	817b      	strh	r3, [r7, #10]
 8003262:	460b      	mov	r3, r1
 8003264:	813b      	strh	r3, [r7, #8]
 8003266:	4613      	mov	r3, r2
 8003268:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800326a:	88fb      	ldrh	r3, [r7, #6]
 800326c:	b2da      	uxtb	r2, r3
 800326e:	8979      	ldrh	r1, [r7, #10]
 8003270:	4b20      	ldr	r3, [pc, #128]	; (80032f4 <I2C_RequestMemoryWrite+0xa4>)
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 f9d7 	bl	800362c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800327e:	69fa      	ldr	r2, [r7, #28]
 8003280:	69b9      	ldr	r1, [r7, #24]
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f000 f8f0 	bl	8003468 <I2C_WaitOnTXISFlagUntilTimeout>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e02c      	b.n	80032ec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d105      	bne.n	80032a4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003298:	893b      	ldrh	r3, [r7, #8]
 800329a:	b2da      	uxtb	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	629a      	str	r2, [r3, #40]	; 0x28
 80032a2:	e015      	b.n	80032d0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032a4:	893b      	ldrh	r3, [r7, #8]
 80032a6:	0a1b      	lsrs	r3, r3, #8
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032b2:	69fa      	ldr	r2, [r7, #28]
 80032b4:	69b9      	ldr	r1, [r7, #24]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f8d6 	bl	8003468 <I2C_WaitOnTXISFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e012      	b.n	80032ec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032c6:	893b      	ldrh	r3, [r7, #8]
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	2200      	movs	r2, #0
 80032d8:	2180      	movs	r1, #128	; 0x80
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 f884 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e000      	b.n	80032ec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	80002000 	.word	0x80002000

080032f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	4608      	mov	r0, r1
 8003302:	4611      	mov	r1, r2
 8003304:	461a      	mov	r2, r3
 8003306:	4603      	mov	r3, r0
 8003308:	817b      	strh	r3, [r7, #10]
 800330a:	460b      	mov	r3, r1
 800330c:	813b      	strh	r3, [r7, #8]
 800330e:	4613      	mov	r3, r2
 8003310:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003312:	88fb      	ldrh	r3, [r7, #6]
 8003314:	b2da      	uxtb	r2, r3
 8003316:	8979      	ldrh	r1, [r7, #10]
 8003318:	4b20      	ldr	r3, [pc, #128]	; (800339c <I2C_RequestMemoryRead+0xa4>)
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	2300      	movs	r3, #0
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 f984 	bl	800362c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003324:	69fa      	ldr	r2, [r7, #28]
 8003326:	69b9      	ldr	r1, [r7, #24]
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 f89d 	bl	8003468 <I2C_WaitOnTXISFlagUntilTimeout>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e02c      	b.n	8003392 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003338:	88fb      	ldrh	r3, [r7, #6]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d105      	bne.n	800334a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800333e:	893b      	ldrh	r3, [r7, #8]
 8003340:	b2da      	uxtb	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	629a      	str	r2, [r3, #40]	; 0x28
 8003348:	e015      	b.n	8003376 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800334a:	893b      	ldrh	r3, [r7, #8]
 800334c:	0a1b      	lsrs	r3, r3, #8
 800334e:	b29b      	uxth	r3, r3
 8003350:	b2da      	uxtb	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003358:	69fa      	ldr	r2, [r7, #28]
 800335a:	69b9      	ldr	r1, [r7, #24]
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 f883 	bl	8003468 <I2C_WaitOnTXISFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e012      	b.n	8003392 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800336c:	893b      	ldrh	r3, [r7, #8]
 800336e:	b2da      	uxtb	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	2200      	movs	r2, #0
 800337e:	2140      	movs	r1, #64	; 0x40
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 f831 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e000      	b.n	8003392 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	80002000 	.word	0x80002000

080033a0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d103      	bne.n	80033be <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2200      	movs	r2, #0
 80033bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d007      	beq.n	80033dc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	699a      	ldr	r2, [r3, #24]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f042 0201 	orr.w	r2, r2, #1
 80033da:	619a      	str	r2, [r3, #24]
  }
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	4613      	mov	r3, r2
 80033f6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f8:	e022      	b.n	8003440 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003400:	d01e      	beq.n	8003440 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003402:	f7fe ff45 	bl	8002290 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d302      	bcc.n	8003418 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d113      	bne.n	8003440 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341c:	f043 0220 	orr.w	r2, r3, #32
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2220      	movs	r2, #32
 8003428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e00f      	b.n	8003460 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	4013      	ands	r3, r2
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	429a      	cmp	r2, r3
 800344e:	bf0c      	ite	eq
 8003450:	2301      	moveq	r3, #1
 8003452:	2300      	movne	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	429a      	cmp	r2, r3
 800345c:	d0cd      	beq.n	80033fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003474:	e02c      	b.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	68b9      	ldr	r1, [r7, #8]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f870 	bl	8003560 <I2C_IsAcknowledgeFailed>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e02a      	b.n	80034e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003490:	d01e      	beq.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003492:	f7fe fefd 	bl	8002290 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d302      	bcc.n	80034a8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d113      	bne.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	f043 0220 	orr.w	r2, r3, #32
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e007      	b.n	80034e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d1cb      	bne.n	8003476 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034f4:	e028      	b.n	8003548 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	68b9      	ldr	r1, [r7, #8]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f830 	bl	8003560 <I2C_IsAcknowledgeFailed>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e026      	b.n	8003558 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350a:	f7fe fec1 	bl	8002290 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	429a      	cmp	r2, r3
 8003518:	d302      	bcc.n	8003520 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d113      	bne.n	8003548 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003524:	f043 0220 	orr.w	r2, r3, #32
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e007      	b.n	8003558 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f003 0320 	and.w	r3, r3, #32
 8003552:	2b20      	cmp	r3, #32
 8003554:	d1cf      	bne.n	80034f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	2b10      	cmp	r3, #16
 8003578:	d151      	bne.n	800361e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800357a:	e022      	b.n	80035c2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003582:	d01e      	beq.n	80035c2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003584:	f7fe fe84 	bl	8002290 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	429a      	cmp	r2, r3
 8003592:	d302      	bcc.n	800359a <I2C_IsAcknowledgeFailed+0x3a>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d113      	bne.n	80035c2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	f043 0220 	orr.w	r2, r3, #32
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2220      	movs	r2, #32
 80035aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e02e      	b.n	8003620 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	f003 0320 	and.w	r3, r3, #32
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d1d5      	bne.n	800357c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2210      	movs	r2, #16
 80035d6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2220      	movs	r2, #32
 80035de:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f7ff fedd 	bl	80033a0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6859      	ldr	r1, [r3, #4]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	4b0d      	ldr	r3, [pc, #52]	; (8003628 <I2C_IsAcknowledgeFailed+0xc8>)
 80035f2:	400b      	ands	r3, r1
 80035f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fa:	f043 0204 	orr.w	r2, r3, #4
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2220      	movs	r2, #32
 8003606:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	fe00e800 	.word	0xfe00e800

0800362c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	607b      	str	r3, [r7, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	817b      	strh	r3, [r7, #10]
 800363a:	4613      	mov	r3, r2
 800363c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	0d5b      	lsrs	r3, r3, #21
 8003648:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800364c:	4b0d      	ldr	r3, [pc, #52]	; (8003684 <I2C_TransferConfig+0x58>)
 800364e:	430b      	orrs	r3, r1
 8003650:	43db      	mvns	r3, r3
 8003652:	ea02 0103 	and.w	r1, r2, r3
 8003656:	897b      	ldrh	r3, [r7, #10]
 8003658:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800365c:	7a7b      	ldrb	r3, [r7, #9]
 800365e:	041b      	lsls	r3, r3, #16
 8003660:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003664:	431a      	orrs	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	431a      	orrs	r2, r3
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	431a      	orrs	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	03ff63ff 	.word	0x03ff63ff

08003688 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b20      	cmp	r3, #32
 800369c:	d138      	bne.n	8003710 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d101      	bne.n	80036ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036a8:	2302      	movs	r3, #2
 80036aa:	e032      	b.n	8003712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2224      	movs	r2, #36	; 0x24
 80036b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0201 	bic.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6819      	ldr	r1, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f042 0201 	orr.w	r2, r2, #1
 80036fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2220      	movs	r2, #32
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	e000      	b.n	8003712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003710:	2302      	movs	r3, #2
  }
}
 8003712:	4618      	mov	r0, r3
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr

0800371e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800371e:	b480      	push	{r7}
 8003720:	b085      	sub	sp, #20
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
 8003726:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b20      	cmp	r3, #32
 8003732:	d139      	bne.n	80037a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800373e:	2302      	movs	r3, #2
 8003740:	e033      	b.n	80037aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2224      	movs	r2, #36	; 0x24
 800374e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0201 	bic.w	r2, r2, #1
 8003760:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003770:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	021b      	lsls	r3, r3, #8
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4313      	orrs	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037a4:	2300      	movs	r3, #0
 80037a6:	e000      	b.n	80037aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037a8:	2302      	movs	r3, #2
  }
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037b8:	b08f      	sub	sp, #60	; 0x3c
 80037ba:	af0a      	add	r7, sp, #40	; 0x28
 80037bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e116      	b.n	80039f6 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fd ff62 	bl	80016ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2203      	movs	r2, #3
 80037ec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d102      	bne.n	8003802 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f002 fe38 	bl	800647c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	687e      	ldr	r6, [r7, #4]
 8003814:	466d      	mov	r5, sp
 8003816:	f106 0410 	add.w	r4, r6, #16
 800381a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800381c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800381e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003820:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003822:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003826:	e885 0003 	stmia.w	r5, {r0, r1}
 800382a:	1d33      	adds	r3, r6, #4
 800382c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800382e:	6838      	ldr	r0, [r7, #0]
 8003830:	f002 fdd2 	bl	80063d8 <USB_CoreInit>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2202      	movs	r2, #2
 800383e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e0d7      	b.n	80039f6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f002 fe26 	bl	800649e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003852:	2300      	movs	r3, #0
 8003854:	73fb      	strb	r3, [r7, #15]
 8003856:	e04a      	b.n	80038ee <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003858:	7bfa      	ldrb	r2, [r7, #15]
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	4613      	mov	r3, r2
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	1a9b      	subs	r3, r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	333d      	adds	r3, #61	; 0x3d
 8003868:	2201      	movs	r2, #1
 800386a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800386c:	7bfa      	ldrb	r2, [r7, #15]
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	333c      	adds	r3, #60	; 0x3c
 800387c:	7bfa      	ldrb	r2, [r7, #15]
 800387e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003880:	7bfa      	ldrb	r2, [r7, #15]
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	b298      	uxth	r0, r3
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	1a9b      	subs	r3, r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	3342      	adds	r3, #66	; 0x42
 8003894:	4602      	mov	r2, r0
 8003896:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003898:	7bfa      	ldrb	r2, [r7, #15]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	333f      	adds	r3, #63	; 0x3f
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038ac:	7bfa      	ldrb	r2, [r7, #15]
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	4613      	mov	r3, r2
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	1a9b      	subs	r3, r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	440b      	add	r3, r1
 80038ba:	3344      	adds	r3, #68	; 0x44
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038c0:	7bfa      	ldrb	r2, [r7, #15]
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	3348      	adds	r3, #72	; 0x48
 80038d0:	2200      	movs	r2, #0
 80038d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80038d4:	7bfa      	ldrb	r2, [r7, #15]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	3350      	adds	r3, #80	; 0x50
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
 80038ea:	3301      	adds	r3, #1
 80038ec:	73fb      	strb	r3, [r7, #15]
 80038ee:	7bfa      	ldrb	r2, [r7, #15]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d3af      	bcc.n	8003858 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038f8:	2300      	movs	r3, #0
 80038fa:	73fb      	strb	r3, [r7, #15]
 80038fc:	e044      	b.n	8003988 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80038fe:	7bfa      	ldrb	r2, [r7, #15]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	1a9b      	subs	r3, r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003910:	2200      	movs	r2, #0
 8003912:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003914:	7bfa      	ldrb	r2, [r7, #15]
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	4613      	mov	r3, r2
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	1a9b      	subs	r3, r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003926:	7bfa      	ldrb	r2, [r7, #15]
 8003928:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800392a:	7bfa      	ldrb	r2, [r7, #15]
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003940:	7bfa      	ldrb	r2, [r7, #15]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	1a9b      	subs	r3, r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003956:	7bfa      	ldrb	r2, [r7, #15]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	1a9b      	subs	r3, r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003982:	7bfb      	ldrb	r3, [r7, #15]
 8003984:	3301      	adds	r3, #1
 8003986:	73fb      	strb	r3, [r7, #15]
 8003988:	7bfa      	ldrb	r2, [r7, #15]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	429a      	cmp	r2, r3
 8003990:	d3b5      	bcc.n	80038fe <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	603b      	str	r3, [r7, #0]
 8003998:	687e      	ldr	r6, [r7, #4]
 800399a:	466d      	mov	r5, sp
 800399c:	f106 0410 	add.w	r4, r6, #16
 80039a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80039b0:	1d33      	adds	r3, r6, #4
 80039b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039b4:	6838      	ldr	r0, [r7, #0]
 80039b6:	f002 fd9d 	bl	80064f4 <USB_DevInit>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e014      	b.n	80039f6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d102      	bne.n	80039ea <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f80a 	bl	80039fe <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f002 ff2d 	bl	800684e <USB_DevDisconnect>

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039fe <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b085      	sub	sp, #20
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a30:	f043 0303 	orr.w	r3, r3, #3
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
	...

08003a48 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a04      	ldr	r2, [pc, #16]	; (8003a64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a56:	6013      	str	r3, [r2, #0]
}
 8003a58:	bf00      	nop
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40007000 	.word	0x40007000

08003a68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a6c:	4b04      	ldr	r3, [pc, #16]	; (8003a80 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40007000 	.word	0x40007000

08003a84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a92:	d130      	bne.n	8003af6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a94:	4b23      	ldr	r3, [pc, #140]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa0:	d038      	beq.n	8003b14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aa2:	4b20      	ldr	r3, [pc, #128]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aaa:	4a1e      	ldr	r2, [pc, #120]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ab0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ab2:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2232      	movs	r2, #50	; 0x32
 8003ab8:	fb02 f303 	mul.w	r3, r2, r3
 8003abc:	4a1b      	ldr	r2, [pc, #108]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003abe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac2:	0c9b      	lsrs	r3, r3, #18
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ac8:	e002      	b.n	8003ad0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	3b01      	subs	r3, #1
 8003ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ad0:	4b14      	ldr	r3, [pc, #80]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003adc:	d102      	bne.n	8003ae4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1f2      	bne.n	8003aca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af0:	d110      	bne.n	8003b14 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e00f      	b.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003af6:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003afe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b02:	d007      	beq.n	8003b14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b04:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b0c:	4a05      	ldr	r2, [pc, #20]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b12:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3714      	adds	r7, #20
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	40007000 	.word	0x40007000
 8003b28:	20000000 	.word	0x20000000
 8003b2c:	431bde83 	.word	0x431bde83

08003b30 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003b34:	4b05      	ldr	r3, [pc, #20]	; (8003b4c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	4a04      	ldr	r2, [pc, #16]	; (8003b4c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003b3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b3e:	6053      	str	r3, [r2, #4]
}
 8003b40:	bf00      	nop
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40007000 	.word	0x40007000

08003b50 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af02      	add	r7, sp, #8
 8003b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b58:	f7fe fb9a 	bl	8002290 <HAL_GetTick>
 8003b5c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e06f      	b.n	8003c48 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d101      	bne.n	8003b78 <HAL_QSPI_Init+0x28>
 8003b74:	2302      	movs	r3, #2
 8003b76:	e067      	b.n	8003c48 <HAL_QSPI_Init+0xf8>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10b      	bne.n	8003ba4 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7fd fc8b 	bl	80014b0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003b9a:	f241 3188 	movw	r1, #5000	; 0x1388
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f858 	bl	8003c54 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	021a      	lsls	r2, r3, #8
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2120      	movs	r1, #32
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f850 	bl	8003c70 <QSPI_WaitFlagStateUntilTimeout>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003bd4:	7afb      	ldrb	r3, [r7, #11]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d131      	bne.n	8003c3e <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003be4:	f023 0310 	bic.w	r3, r3, #16
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6852      	ldr	r2, [r2, #4]
 8003bec:	0611      	lsls	r1, r2, #24
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	68d2      	ldr	r2, [r2, #12]
 8003bf2:	4311      	orrs	r1, r2
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	6812      	ldr	r2, [r2, #0]
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	4b13      	ldr	r3, [pc, #76]	; (8003c50 <HAL_QSPI_Init+0x100>)
 8003c04:	4013      	ands	r3, r2
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6912      	ldr	r2, [r2, #16]
 8003c0a:	0411      	lsls	r1, r2, #16
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6952      	ldr	r2, [r2, #20]
 8003c10:	4311      	orrs	r1, r2
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	6992      	ldr	r2, [r2, #24]
 8003c16:	4311      	orrs	r1, r2
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6812      	ldr	r2, [r2, #0]
 8003c1c:	430b      	orrs	r3, r1
 8003c1e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f042 0201 	orr.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003c46:	7afb      	ldrb	r3, [r7, #11]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	ffe0f8fe 	.word	0xffe0f8fe

08003c54 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	603b      	str	r3, [r7, #0]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003c80:	e01a      	b.n	8003cb8 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c88:	d016      	beq.n	8003cb8 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c8a:	f7fe fb01 	bl	8002290 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d302      	bcc.n	8003ca0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10b      	bne.n	8003cb8 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cac:	f043 0201 	orr.w	r2, r3, #1
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e00e      	b.n	8003cd6 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689a      	ldr	r2, [r3, #8]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bf14      	ite	ne
 8003cc6:	2301      	movne	r3, #1
 8003cc8:	2300      	moveq	r3, #0
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	461a      	mov	r2, r3
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d1d6      	bne.n	8003c82 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e3d4      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cf2:	4ba1      	ldr	r3, [pc, #644]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 030c 	and.w	r3, r3, #12
 8003cfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cfc:	4b9e      	ldr	r3, [pc, #632]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0303 	and.w	r3, r3, #3
 8003d04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 80e4 	beq.w	8003edc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d007      	beq.n	8003d2a <HAL_RCC_OscConfig+0x4a>
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	2b0c      	cmp	r3, #12
 8003d1e:	f040 808b 	bne.w	8003e38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	f040 8087 	bne.w	8003e38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d2a:	4b93      	ldr	r3, [pc, #588]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d005      	beq.n	8003d42 <HAL_RCC_OscConfig+0x62>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e3ac      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a1a      	ldr	r2, [r3, #32]
 8003d46:	4b8c      	ldr	r3, [pc, #560]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d004      	beq.n	8003d5c <HAL_RCC_OscConfig+0x7c>
 8003d52:	4b89      	ldr	r3, [pc, #548]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d5a:	e005      	b.n	8003d68 <HAL_RCC_OscConfig+0x88>
 8003d5c:	4b86      	ldr	r3, [pc, #536]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d62:	091b      	lsrs	r3, r3, #4
 8003d64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d223      	bcs.n	8003db4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f000 fd71 	bl	8004858 <RCC_SetFlashLatencyFromMSIRange>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e38d      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d80:	4b7d      	ldr	r3, [pc, #500]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a7c      	ldr	r2, [pc, #496]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d86:	f043 0308 	orr.w	r3, r3, #8
 8003d8a:	6013      	str	r3, [r2, #0]
 8003d8c:	4b7a      	ldr	r3, [pc, #488]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	4977      	ldr	r1, [pc, #476]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d9e:	4b76      	ldr	r3, [pc, #472]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	021b      	lsls	r3, r3, #8
 8003dac:	4972      	ldr	r1, [pc, #456]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	604b      	str	r3, [r1, #4]
 8003db2:	e025      	b.n	8003e00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003db4:	4b70      	ldr	r3, [pc, #448]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a6f      	ldr	r2, [pc, #444]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003dba:	f043 0308 	orr.w	r3, r3, #8
 8003dbe:	6013      	str	r3, [r2, #0]
 8003dc0:	4b6d      	ldr	r3, [pc, #436]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	496a      	ldr	r1, [pc, #424]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dd2:	4b69      	ldr	r3, [pc, #420]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	021b      	lsls	r3, r3, #8
 8003de0:	4965      	ldr	r1, [pc, #404]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d109      	bne.n	8003e00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fd31 	bl	8004858 <RCC_SetFlashLatencyFromMSIRange>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e34d      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e00:	f000 fc36 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 8003e04:	4601      	mov	r1, r0
 8003e06:	4b5c      	ldr	r3, [pc, #368]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	4a5a      	ldr	r2, [pc, #360]	; (8003f7c <HAL_RCC_OscConfig+0x29c>)
 8003e12:	5cd3      	ldrb	r3, [r2, r3]
 8003e14:	f003 031f 	and.w	r3, r3, #31
 8003e18:	fa21 f303 	lsr.w	r3, r1, r3
 8003e1c:	4a58      	ldr	r2, [pc, #352]	; (8003f80 <HAL_RCC_OscConfig+0x2a0>)
 8003e1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e20:	4b58      	ldr	r3, [pc, #352]	; (8003f84 <HAL_RCC_OscConfig+0x2a4>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fd fcad 	bl	8001784 <HAL_InitTick>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e2e:	7bfb      	ldrb	r3, [r7, #15]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d052      	beq.n	8003eda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	e331      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d032      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e40:	4b4d      	ldr	r3, [pc, #308]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a4c      	ldr	r2, [pc, #304]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e4c:	f7fe fa20 	bl	8002290 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e54:	f7fe fa1c 	bl	8002290 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e31a      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e66:	4b44      	ldr	r3, [pc, #272]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0f0      	beq.n	8003e54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e72:	4b41      	ldr	r3, [pc, #260]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a40      	ldr	r2, [pc, #256]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e78:	f043 0308 	orr.w	r3, r3, #8
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	4b3e      	ldr	r3, [pc, #248]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	493b      	ldr	r1, [pc, #236]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e90:	4b39      	ldr	r3, [pc, #228]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	4936      	ldr	r1, [pc, #216]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	604b      	str	r3, [r1, #4]
 8003ea4:	e01a      	b.n	8003edc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ea6:	4b34      	ldr	r3, [pc, #208]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a33      	ldr	r2, [pc, #204]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003eac:	f023 0301 	bic.w	r3, r3, #1
 8003eb0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003eb2:	f7fe f9ed 	bl	8002290 <HAL_GetTick>
 8003eb6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003eba:	f7fe f9e9 	bl	8002290 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e2e7      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ecc:	4b2a      	ldr	r3, [pc, #168]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1f0      	bne.n	8003eba <HAL_RCC_OscConfig+0x1da>
 8003ed8:	e000      	b.n	8003edc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003eda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d074      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d005      	beq.n	8003efa <HAL_RCC_OscConfig+0x21a>
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	2b0c      	cmp	r3, #12
 8003ef2:	d10e      	bne.n	8003f12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	2b03      	cmp	r3, #3
 8003ef8:	d10b      	bne.n	8003f12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003efa:	4b1f      	ldr	r3, [pc, #124]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d064      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x2f0>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d160      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e2c4      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f1a:	d106      	bne.n	8003f2a <HAL_RCC_OscConfig+0x24a>
 8003f1c:	4b16      	ldr	r3, [pc, #88]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a15      	ldr	r2, [pc, #84]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	e01d      	b.n	8003f66 <HAL_RCC_OscConfig+0x286>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f32:	d10c      	bne.n	8003f4e <HAL_RCC_OscConfig+0x26e>
 8003f34:	4b10      	ldr	r3, [pc, #64]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a0f      	ldr	r2, [pc, #60]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f3e:	6013      	str	r3, [r2, #0]
 8003f40:	4b0d      	ldr	r3, [pc, #52]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a0c      	ldr	r2, [pc, #48]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f4a:	6013      	str	r3, [r2, #0]
 8003f4c:	e00b      	b.n	8003f66 <HAL_RCC_OscConfig+0x286>
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a09      	ldr	r2, [pc, #36]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	4b07      	ldr	r3, [pc, #28]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a06      	ldr	r2, [pc, #24]	; (8003f78 <HAL_RCC_OscConfig+0x298>)
 8003f60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f64:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01c      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6e:	f7fe f98f 	bl	8002290 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f74:	e011      	b.n	8003f9a <HAL_RCC_OscConfig+0x2ba>
 8003f76:	bf00      	nop
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	08009db8 	.word	0x08009db8
 8003f80:	20000000 	.word	0x20000000
 8003f84:	2000002c 	.word	0x2000002c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f88:	f7fe f982 	bl	8002290 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b64      	cmp	r3, #100	; 0x64
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e280      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f9a:	4baf      	ldr	r3, [pc, #700]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0x2a8>
 8003fa6:	e014      	b.n	8003fd2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa8:	f7fe f972 	bl	8002290 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb0:	f7fe f96e 	bl	8002290 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	; 0x64
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e26c      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fc2:	4ba5      	ldr	r3, [pc, #660]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x2d0>
 8003fce:	e000      	b.n	8003fd2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d060      	beq.n	80040a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d005      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x310>
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	2b0c      	cmp	r3, #12
 8003fe8:	d119      	bne.n	800401e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d116      	bne.n	800401e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ff0:	4b99      	ldr	r3, [pc, #612]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_RCC_OscConfig+0x328>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e249      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004008:	4b93      	ldr	r3, [pc, #588]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	061b      	lsls	r3, r3, #24
 8004016:	4990      	ldr	r1, [pc, #576]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004018:	4313      	orrs	r3, r2
 800401a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800401c:	e040      	b.n	80040a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d023      	beq.n	800406e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004026:	4b8c      	ldr	r3, [pc, #560]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a8b      	ldr	r2, [pc, #556]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800402c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004030:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004032:	f7fe f92d 	bl	8002290 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004038:	e008      	b.n	800404c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800403a:	f7fe f929 	bl	8002290 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e227      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800404c:	4b82      	ldr	r3, [pc, #520]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0f0      	beq.n	800403a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004058:	4b7f      	ldr	r3, [pc, #508]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	061b      	lsls	r3, r3, #24
 8004066:	497c      	ldr	r1, [pc, #496]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004068:	4313      	orrs	r3, r2
 800406a:	604b      	str	r3, [r1, #4]
 800406c:	e018      	b.n	80040a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800406e:	4b7a      	ldr	r3, [pc, #488]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a79      	ldr	r2, [pc, #484]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004074:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004078:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407a:	f7fe f909 	bl	8002290 <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004082:	f7fe f905 	bl	8002290 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e203      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004094:	4b70      	ldr	r3, [pc, #448]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f0      	bne.n	8004082 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d03c      	beq.n	8004126 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d01c      	beq.n	80040ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b4:	4b68      	ldr	r3, [pc, #416]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80040b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040ba:	4a67      	ldr	r2, [pc, #412]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80040bc:	f043 0301 	orr.w	r3, r3, #1
 80040c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c4:	f7fe f8e4 	bl	8002290 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040cc:	f7fe f8e0 	bl	8002290 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e1de      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040de:	4b5e      	ldr	r3, [pc, #376]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80040e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d0ef      	beq.n	80040cc <HAL_RCC_OscConfig+0x3ec>
 80040ec:	e01b      	b.n	8004126 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040ee:	4b5a      	ldr	r3, [pc, #360]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80040f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040f4:	4a58      	ldr	r2, [pc, #352]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80040f6:	f023 0301 	bic.w	r3, r3, #1
 80040fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040fe:	f7fe f8c7 	bl	8002290 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004104:	e008      	b.n	8004118 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004106:	f7fe f8c3 	bl	8002290 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e1c1      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004118:	4b4f      	ldr	r3, [pc, #316]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800411a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1ef      	bne.n	8004106 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 80a6 	beq.w	8004280 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004134:	2300      	movs	r3, #0
 8004136:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004138:	4b47      	ldr	r3, [pc, #284]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800413a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10d      	bne.n	8004160 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004144:	4b44      	ldr	r3, [pc, #272]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004148:	4a43      	ldr	r2, [pc, #268]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800414a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800414e:	6593      	str	r3, [r2, #88]	; 0x58
 8004150:	4b41      	ldr	r3, [pc, #260]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 8004152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004158:	60bb      	str	r3, [r7, #8]
 800415a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800415c:	2301      	movs	r3, #1
 800415e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004160:	4b3e      	ldr	r3, [pc, #248]	; (800425c <HAL_RCC_OscConfig+0x57c>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004168:	2b00      	cmp	r3, #0
 800416a:	d118      	bne.n	800419e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800416c:	4b3b      	ldr	r3, [pc, #236]	; (800425c <HAL_RCC_OscConfig+0x57c>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a3a      	ldr	r2, [pc, #232]	; (800425c <HAL_RCC_OscConfig+0x57c>)
 8004172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004176:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004178:	f7fe f88a 	bl	8002290 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004180:	f7fe f886 	bl	8002290 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e184      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004192:	4b32      	ldr	r3, [pc, #200]	; (800425c <HAL_RCC_OscConfig+0x57c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0f0      	beq.n	8004180 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d108      	bne.n	80041b8 <HAL_RCC_OscConfig+0x4d8>
 80041a6:	4b2c      	ldr	r3, [pc, #176]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ac:	4a2a      	ldr	r2, [pc, #168]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041b6:	e024      	b.n	8004202 <HAL_RCC_OscConfig+0x522>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	2b05      	cmp	r3, #5
 80041be:	d110      	bne.n	80041e2 <HAL_RCC_OscConfig+0x502>
 80041c0:	4b25      	ldr	r3, [pc, #148]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c6:	4a24      	ldr	r2, [pc, #144]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041c8:	f043 0304 	orr.w	r3, r3, #4
 80041cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041d0:	4b21      	ldr	r3, [pc, #132]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d6:	4a20      	ldr	r2, [pc, #128]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041d8:	f043 0301 	orr.w	r3, r3, #1
 80041dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041e0:	e00f      	b.n	8004202 <HAL_RCC_OscConfig+0x522>
 80041e2:	4b1d      	ldr	r3, [pc, #116]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e8:	4a1b      	ldr	r2, [pc, #108]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041ea:	f023 0301 	bic.w	r3, r3, #1
 80041ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041f2:	4b19      	ldr	r3, [pc, #100]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041f8:	4a17      	ldr	r2, [pc, #92]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 80041fa:	f023 0304 	bic.w	r3, r3, #4
 80041fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d016      	beq.n	8004238 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420a:	f7fe f841 	bl	8002290 <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004210:	e00a      	b.n	8004228 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004212:	f7fe f83d 	bl	8002290 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004220:	4293      	cmp	r3, r2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e139      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004228:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <HAL_RCC_OscConfig+0x578>)
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0ed      	beq.n	8004212 <HAL_RCC_OscConfig+0x532>
 8004236:	e01a      	b.n	800426e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004238:	f7fe f82a 	bl	8002290 <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800423e:	e00f      	b.n	8004260 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004240:	f7fe f826 	bl	8002290 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	f241 3288 	movw	r2, #5000	; 0x1388
 800424e:	4293      	cmp	r3, r2
 8004250:	d906      	bls.n	8004260 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e122      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
 8004256:	bf00      	nop
 8004258:	40021000 	.word	0x40021000
 800425c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004260:	4b90      	ldr	r3, [pc, #576]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1e8      	bne.n	8004240 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800426e:	7ffb      	ldrb	r3, [r7, #31]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d105      	bne.n	8004280 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004274:	4b8b      	ldr	r3, [pc, #556]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004278:	4a8a      	ldr	r2, [pc, #552]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 800427a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800427e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8108 	beq.w	800449a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800428e:	2b02      	cmp	r3, #2
 8004290:	f040 80d0 	bne.w	8004434 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004294:	4b83      	ldr	r3, [pc, #524]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f003 0203 	and.w	r2, r3, #3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d130      	bne.n	800430a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b2:	3b01      	subs	r3, #1
 80042b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d127      	bne.n	800430a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d11f      	bne.n	800430a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042d4:	2a07      	cmp	r2, #7
 80042d6:	bf14      	ite	ne
 80042d8:	2201      	movne	r2, #1
 80042da:	2200      	moveq	r2, #0
 80042dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042de:	4293      	cmp	r3, r2
 80042e0:	d113      	bne.n	800430a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ec:	085b      	lsrs	r3, r3, #1
 80042ee:	3b01      	subs	r3, #1
 80042f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d109      	bne.n	800430a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004300:	085b      	lsrs	r3, r3, #1
 8004302:	3b01      	subs	r3, #1
 8004304:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004306:	429a      	cmp	r2, r3
 8004308:	d06e      	beq.n	80043e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	2b0c      	cmp	r3, #12
 800430e:	d069      	beq.n	80043e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004310:	4b64      	ldr	r3, [pc, #400]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d105      	bne.n	8004328 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800431c:	4b61      	ldr	r3, [pc, #388]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d001      	beq.n	800432c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e0b7      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800432c:	4b5d      	ldr	r3, [pc, #372]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a5c      	ldr	r2, [pc, #368]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004332:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004336:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004338:	f7fd ffaa 	bl	8002290 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004340:	f7fd ffa6 	bl	8002290 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e0a4      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004352:	4b54      	ldr	r3, [pc, #336]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f0      	bne.n	8004340 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800435e:	4b51      	ldr	r3, [pc, #324]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004360:	68da      	ldr	r2, [r3, #12]
 8004362:	4b51      	ldr	r3, [pc, #324]	; (80044a8 <HAL_RCC_OscConfig+0x7c8>)
 8004364:	4013      	ands	r3, r2
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800436e:	3a01      	subs	r2, #1
 8004370:	0112      	lsls	r2, r2, #4
 8004372:	4311      	orrs	r1, r2
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004378:	0212      	lsls	r2, r2, #8
 800437a:	4311      	orrs	r1, r2
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004380:	0852      	lsrs	r2, r2, #1
 8004382:	3a01      	subs	r2, #1
 8004384:	0552      	lsls	r2, r2, #21
 8004386:	4311      	orrs	r1, r2
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800438c:	0852      	lsrs	r2, r2, #1
 800438e:	3a01      	subs	r2, #1
 8004390:	0652      	lsls	r2, r2, #25
 8004392:	4311      	orrs	r1, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004398:	0912      	lsrs	r2, r2, #4
 800439a:	0452      	lsls	r2, r2, #17
 800439c:	430a      	orrs	r2, r1
 800439e:	4941      	ldr	r1, [pc, #260]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80043a4:	4b3f      	ldr	r3, [pc, #252]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a3e      	ldr	r2, [pc, #248]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043b0:	4b3c      	ldr	r3, [pc, #240]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	4a3b      	ldr	r2, [pc, #236]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043bc:	f7fd ff68 	bl	8002290 <HAL_GetTick>
 80043c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043c4:	f7fd ff64 	bl	8002290 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e062      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043d6:	4b33      	ldr	r3, [pc, #204]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0f0      	beq.n	80043c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043e2:	e05a      	b.n	800449a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e059      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043e8:	4b2e      	ldr	r3, [pc, #184]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d152      	bne.n	800449a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043f4:	4b2b      	ldr	r3, [pc, #172]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a2a      	ldr	r2, [pc, #168]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 80043fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004400:	4b28      	ldr	r3, [pc, #160]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	4a27      	ldr	r2, [pc, #156]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004406:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800440a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800440c:	f7fd ff40 	bl	8002290 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004414:	f7fd ff3c 	bl	8002290 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e03a      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004426:	4b1f      	ldr	r3, [pc, #124]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0x734>
 8004432:	e032      	b.n	800449a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b0c      	cmp	r3, #12
 8004438:	d02d      	beq.n	8004496 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800443a:	4b1a      	ldr	r3, [pc, #104]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a19      	ldr	r2, [pc, #100]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004440:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004444:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004446:	4b17      	ldr	r3, [pc, #92]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d105      	bne.n	800445e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004452:	4b14      	ldr	r3, [pc, #80]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	4a13      	ldr	r2, [pc, #76]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004458:	f023 0303 	bic.w	r3, r3, #3
 800445c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800445e:	4b11      	ldr	r3, [pc, #68]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	4a10      	ldr	r2, [pc, #64]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 8004464:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004468:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800446c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446e:	f7fd ff0f 	bl	8002290 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004476:	f7fd ff0b 	bl	8002290 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e009      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004488:	4b06      	ldr	r3, [pc, #24]	; (80044a4 <HAL_RCC_OscConfig+0x7c4>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1f0      	bne.n	8004476 <HAL_RCC_OscConfig+0x796>
 8004494:	e001      	b.n	800449a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e000      	b.n	800449c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3720      	adds	r7, #32
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	40021000 	.word	0x40021000
 80044a8:	f99d808c 	.word	0xf99d808c

080044ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0c8      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044c0:	4b66      	ldr	r3, [pc, #408]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	683a      	ldr	r2, [r7, #0]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d910      	bls.n	80044f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ce:	4b63      	ldr	r3, [pc, #396]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f023 0207 	bic.w	r2, r3, #7
 80044d6:	4961      	ldr	r1, [pc, #388]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	4313      	orrs	r3, r2
 80044dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044de:	4b5f      	ldr	r3, [pc, #380]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0307 	and.w	r3, r3, #7
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d001      	beq.n	80044f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0b0      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d04c      	beq.n	8004596 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d107      	bne.n	8004514 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004504:	4b56      	ldr	r3, [pc, #344]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d121      	bne.n	8004554 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e09e      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d107      	bne.n	800452c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800451c:	4b50      	ldr	r3, [pc, #320]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d115      	bne.n	8004554 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e092      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d107      	bne.n	8004544 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004534:	4b4a      	ldr	r3, [pc, #296]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d109      	bne.n	8004554 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e086      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004544:	4b46      	ldr	r3, [pc, #280]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e07e      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004554:	4b42      	ldr	r3, [pc, #264]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f023 0203 	bic.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	493f      	ldr	r1, [pc, #252]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004562:	4313      	orrs	r3, r2
 8004564:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004566:	f7fd fe93 	bl	8002290 <HAL_GetTick>
 800456a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456c:	e00a      	b.n	8004584 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800456e:	f7fd fe8f 	bl	8002290 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f241 3288 	movw	r2, #5000	; 0x1388
 800457c:	4293      	cmp	r3, r2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e066      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004584:	4b36      	ldr	r3, [pc, #216]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 020c 	and.w	r2, r3, #12
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	429a      	cmp	r2, r3
 8004594:	d1eb      	bne.n	800456e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d008      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045a2:	4b2f      	ldr	r3, [pc, #188]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	492c      	ldr	r1, [pc, #176]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045b4:	4b29      	ldr	r3, [pc, #164]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0307 	and.w	r3, r3, #7
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d210      	bcs.n	80045e4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c2:	4b26      	ldr	r3, [pc, #152]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f023 0207 	bic.w	r2, r3, #7
 80045ca:	4924      	ldr	r1, [pc, #144]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045d2:	4b22      	ldr	r3, [pc, #136]	; (800465c <HAL_RCC_ClockConfig+0x1b0>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d001      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e036      	b.n	8004652 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045f0:	4b1b      	ldr	r3, [pc, #108]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	4918      	ldr	r1, [pc, #96]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0308 	and.w	r3, r3, #8
 800460a:	2b00      	cmp	r3, #0
 800460c:	d009      	beq.n	8004622 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800460e:	4b14      	ldr	r3, [pc, #80]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4910      	ldr	r1, [pc, #64]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 800461e:	4313      	orrs	r3, r2
 8004620:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004622:	f000 f825 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 8004626:	4601      	mov	r1, r0
 8004628:	4b0d      	ldr	r3, [pc, #52]	; (8004660 <HAL_RCC_ClockConfig+0x1b4>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	091b      	lsrs	r3, r3, #4
 800462e:	f003 030f 	and.w	r3, r3, #15
 8004632:	4a0c      	ldr	r2, [pc, #48]	; (8004664 <HAL_RCC_ClockConfig+0x1b8>)
 8004634:	5cd3      	ldrb	r3, [r2, r3]
 8004636:	f003 031f 	and.w	r3, r3, #31
 800463a:	fa21 f303 	lsr.w	r3, r1, r3
 800463e:	4a0a      	ldr	r2, [pc, #40]	; (8004668 <HAL_RCC_ClockConfig+0x1bc>)
 8004640:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004642:	4b0a      	ldr	r3, [pc, #40]	; (800466c <HAL_RCC_ClockConfig+0x1c0>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f7fd f89c 	bl	8001784 <HAL_InitTick>
 800464c:	4603      	mov	r3, r0
 800464e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004650:	7afb      	ldrb	r3, [r7, #11]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40022000 	.word	0x40022000
 8004660:	40021000 	.word	0x40021000
 8004664:	08009db8 	.word	0x08009db8
 8004668:	20000000 	.word	0x20000000
 800466c:	2000002c 	.word	0x2000002c

08004670 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004670:	b480      	push	{r7}
 8004672:	b089      	sub	sp, #36	; 0x24
 8004674:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
 800467a:	2300      	movs	r3, #0
 800467c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800467e:	4b3d      	ldr	r3, [pc, #244]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 030c 	and.w	r3, r3, #12
 8004686:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004688:	4b3a      	ldr	r3, [pc, #232]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f003 0303 	and.w	r3, r3, #3
 8004690:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_RCC_GetSysClockFreq+0x34>
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	2b0c      	cmp	r3, #12
 800469c:	d121      	bne.n	80046e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d11e      	bne.n	80046e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046a4:	4b33      	ldr	r3, [pc, #204]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0308 	and.w	r3, r3, #8
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d107      	bne.n	80046c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046b0:	4b30      	ldr	r3, [pc, #192]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 80046b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046b6:	0a1b      	lsrs	r3, r3, #8
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	e005      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046c0:	4b2c      	ldr	r3, [pc, #176]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 030f 	and.w	r3, r3, #15
 80046ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046cc:	4a2a      	ldr	r2, [pc, #168]	; (8004778 <HAL_RCC_GetSysClockFreq+0x108>)
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10d      	bne.n	80046f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046e0:	e00a      	b.n	80046f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d102      	bne.n	80046ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046e8:	4b24      	ldr	r3, [pc, #144]	; (800477c <HAL_RCC_GetSysClockFreq+0x10c>)
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	e004      	b.n	80046f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d101      	bne.n	80046f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046f4:	4b22      	ldr	r3, [pc, #136]	; (8004780 <HAL_RCC_GetSysClockFreq+0x110>)
 80046f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	2b0c      	cmp	r3, #12
 80046fc:	d133      	bne.n	8004766 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046fe:	4b1d      	ldr	r3, [pc, #116]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b02      	cmp	r3, #2
 800470c:	d002      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0xa4>
 800470e:	2b03      	cmp	r3, #3
 8004710:	d003      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0xaa>
 8004712:	e005      	b.n	8004720 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004714:	4b19      	ldr	r3, [pc, #100]	; (800477c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004716:	617b      	str	r3, [r7, #20]
      break;
 8004718:	e005      	b.n	8004726 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800471a:	4b19      	ldr	r3, [pc, #100]	; (8004780 <HAL_RCC_GetSysClockFreq+0x110>)
 800471c:	617b      	str	r3, [r7, #20]
      break;
 800471e:	e002      	b.n	8004726 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	617b      	str	r3, [r7, #20]
      break;
 8004724:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004726:	4b13      	ldr	r3, [pc, #76]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	091b      	lsrs	r3, r3, #4
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	3301      	adds	r3, #1
 8004732:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004734:	4b0f      	ldr	r3, [pc, #60]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	0a1b      	lsrs	r3, r3, #8
 800473a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	fb02 f203 	mul.w	r2, r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	fbb2 f3f3 	udiv	r3, r2, r3
 800474a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800474c:	4b09      	ldr	r3, [pc, #36]	; (8004774 <HAL_RCC_GetSysClockFreq+0x104>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	0e5b      	lsrs	r3, r3, #25
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	3301      	adds	r3, #1
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	fbb2 f3f3 	udiv	r3, r2, r3
 8004764:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004766:	69bb      	ldr	r3, [r7, #24]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3724      	adds	r7, #36	; 0x24
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	40021000 	.word	0x40021000
 8004778:	08009dd0 	.word	0x08009dd0
 800477c:	00f42400 	.word	0x00f42400
 8004780:	007a1200 	.word	0x007a1200

08004784 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004788:	4b03      	ldr	r3, [pc, #12]	; (8004798 <HAL_RCC_GetHCLKFreq+0x14>)
 800478a:	681b      	ldr	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	20000000 	.word	0x20000000

0800479c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047a0:	f7ff fff0 	bl	8004784 <HAL_RCC_GetHCLKFreq>
 80047a4:	4601      	mov	r1, r0
 80047a6:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	0a1b      	lsrs	r3, r3, #8
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	4a04      	ldr	r2, [pc, #16]	; (80047c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80047b2:	5cd3      	ldrb	r3, [r2, r3]
 80047b4:	f003 031f 	and.w	r3, r3, #31
 80047b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047bc:	4618      	mov	r0, r3
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40021000 	.word	0x40021000
 80047c4:	08009dc8 	.word	0x08009dc8

080047c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047cc:	f7ff ffda 	bl	8004784 <HAL_RCC_GetHCLKFreq>
 80047d0:	4601      	mov	r1, r0
 80047d2:	4b06      	ldr	r3, [pc, #24]	; (80047ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	0adb      	lsrs	r3, r3, #11
 80047d8:	f003 0307 	and.w	r3, r3, #7
 80047dc:	4a04      	ldr	r2, [pc, #16]	; (80047f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047de:	5cd3      	ldrb	r3, [r2, r3]
 80047e0:	f003 031f 	and.w	r3, r3, #31
 80047e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40021000 	.word	0x40021000
 80047f0:	08009dc8 	.word	0x08009dc8

080047f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	220f      	movs	r2, #15
 8004802:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004804:	4b12      	ldr	r3, [pc, #72]	; (8004850 <HAL_RCC_GetClockConfig+0x5c>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f003 0203 	and.w	r2, r3, #3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004810:	4b0f      	ldr	r3, [pc, #60]	; (8004850 <HAL_RCC_GetClockConfig+0x5c>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800481c:	4b0c      	ldr	r3, [pc, #48]	; (8004850 <HAL_RCC_GetClockConfig+0x5c>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004828:	4b09      	ldr	r3, [pc, #36]	; (8004850 <HAL_RCC_GetClockConfig+0x5c>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	08db      	lsrs	r3, r3, #3
 800482e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004836:	4b07      	ldr	r3, [pc, #28]	; (8004854 <HAL_RCC_GetClockConfig+0x60>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0207 	and.w	r2, r3, #7
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	601a      	str	r2, [r3, #0]
}
 8004842:	bf00      	nop
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	40021000 	.word	0x40021000
 8004854:	40022000 	.word	0x40022000

08004858 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004860:	2300      	movs	r3, #0
 8004862:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004864:	4b2a      	ldr	r3, [pc, #168]	; (8004910 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004870:	f7ff f8fa 	bl	8003a68 <HAL_PWREx_GetVoltageRange>
 8004874:	6178      	str	r0, [r7, #20]
 8004876:	e014      	b.n	80048a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004878:	4b25      	ldr	r3, [pc, #148]	; (8004910 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800487a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487c:	4a24      	ldr	r2, [pc, #144]	; (8004910 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800487e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004882:	6593      	str	r3, [r2, #88]	; 0x58
 8004884:	4b22      	ldr	r3, [pc, #136]	; (8004910 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800488c:	60fb      	str	r3, [r7, #12]
 800488e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004890:	f7ff f8ea 	bl	8003a68 <HAL_PWREx_GetVoltageRange>
 8004894:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004896:	4b1e      	ldr	r3, [pc, #120]	; (8004910 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489a:	4a1d      	ldr	r2, [pc, #116]	; (8004910 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800489c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048a8:	d10b      	bne.n	80048c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b80      	cmp	r3, #128	; 0x80
 80048ae:	d919      	bls.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2ba0      	cmp	r3, #160	; 0xa0
 80048b4:	d902      	bls.n	80048bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048b6:	2302      	movs	r3, #2
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	e013      	b.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048bc:	2301      	movs	r3, #1
 80048be:	613b      	str	r3, [r7, #16]
 80048c0:	e010      	b.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b80      	cmp	r3, #128	; 0x80
 80048c6:	d902      	bls.n	80048ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80048c8:	2303      	movs	r3, #3
 80048ca:	613b      	str	r3, [r7, #16]
 80048cc:	e00a      	b.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b80      	cmp	r3, #128	; 0x80
 80048d2:	d102      	bne.n	80048da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048d4:	2302      	movs	r3, #2
 80048d6:	613b      	str	r3, [r7, #16]
 80048d8:	e004      	b.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b70      	cmp	r3, #112	; 0x70
 80048de:	d101      	bne.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048e0:	2301      	movs	r3, #1
 80048e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80048e4:	4b0b      	ldr	r3, [pc, #44]	; (8004914 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f023 0207 	bic.w	r2, r3, #7
 80048ec:	4909      	ldr	r1, [pc, #36]	; (8004914 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80048f4:	4b07      	ldr	r3, [pc, #28]	; (8004914 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	693a      	ldr	r2, [r7, #16]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d001      	beq.n	8004906 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e000      	b.n	8004908 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	40021000 	.word	0x40021000
 8004914:	40022000 	.word	0x40022000

08004918 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004920:	2300      	movs	r3, #0
 8004922:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004924:	2300      	movs	r3, #0
 8004926:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004930:	2b00      	cmp	r3, #0
 8004932:	d03f      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004938:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800493c:	d01c      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800493e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004942:	d802      	bhi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00e      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004948:	e01f      	b.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x72>
 800494a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800494e:	d003      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004950:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004954:	d01c      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004956:	e018      	b.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004958:	4b85      	ldr	r3, [pc, #532]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	4a84      	ldr	r2, [pc, #528]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800495e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004962:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004964:	e015      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3304      	adds	r3, #4
 800496a:	2100      	movs	r1, #0
 800496c:	4618      	mov	r0, r3
 800496e:	f000 fac9 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004972:	4603      	mov	r3, r0
 8004974:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004976:	e00c      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	3320      	adds	r3, #32
 800497c:	2100      	movs	r1, #0
 800497e:	4618      	mov	r0, r3
 8004980:	f000 fbb0 	bl	80050e4 <RCCEx_PLLSAI2_Config>
 8004984:	4603      	mov	r3, r0
 8004986:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004988:	e003      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	74fb      	strb	r3, [r7, #19]
      break;
 800498e:	e000      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004990:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004992:	7cfb      	ldrb	r3, [r7, #19]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10b      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004998:	4b75      	ldr	r3, [pc, #468]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049a6:	4972      	ldr	r1, [pc, #456]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80049ae:	e001      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b0:	7cfb      	ldrb	r3, [r7, #19]
 80049b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d03f      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049c8:	d01c      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80049ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049ce:	d802      	bhi.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00e      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80049d4:	e01f      	b.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80049d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80049da:	d003      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80049dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80049e0:	d01c      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x104>
 80049e2:	e018      	b.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049e4:	4b62      	ldr	r3, [pc, #392]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	4a61      	ldr	r2, [pc, #388]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049f0:	e015      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	3304      	adds	r3, #4
 80049f6:	2100      	movs	r1, #0
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fa83 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 80049fe:	4603      	mov	r3, r0
 8004a00:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a02:	e00c      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3320      	adds	r3, #32
 8004a08:	2100      	movs	r1, #0
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fb6a 	bl	80050e4 <RCCEx_PLLSAI2_Config>
 8004a10:	4603      	mov	r3, r0
 8004a12:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a14:	e003      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	74fb      	strb	r3, [r7, #19]
      break;
 8004a1a:	e000      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004a1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a1e:	7cfb      	ldrb	r3, [r7, #19]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10b      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a24:	4b52      	ldr	r3, [pc, #328]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a32:	494f      	ldr	r1, [pc, #316]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a3a:	e001      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a3c:	7cfb      	ldrb	r3, [r7, #19]
 8004a3e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80a0 	beq.w	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a52:	4b47      	ldr	r3, [pc, #284]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e000      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004a62:	2300      	movs	r3, #0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00d      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a68:	4b41      	ldr	r3, [pc, #260]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6c:	4a40      	ldr	r2, [pc, #256]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a72:	6593      	str	r3, [r2, #88]	; 0x58
 8004a74:	4b3e      	ldr	r3, [pc, #248]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a7c:	60bb      	str	r3, [r7, #8]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a80:	2301      	movs	r3, #1
 8004a82:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a84:	4b3b      	ldr	r3, [pc, #236]	; (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a3a      	ldr	r2, [pc, #232]	; (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a90:	f7fd fbfe 	bl	8002290 <HAL_GetTick>
 8004a94:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a96:	e009      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a98:	f7fd fbfa 	bl	8002290 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d902      	bls.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	74fb      	strb	r3, [r7, #19]
        break;
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004aac:	4b31      	ldr	r3, [pc, #196]	; (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0ef      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004ab8:	7cfb      	ldrb	r3, [r7, #19]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d15c      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004abe:	4b2c      	ldr	r3, [pc, #176]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ac4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ac8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d01f      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d019      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004adc:	4b24      	ldr	r3, [pc, #144]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ae6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ae8:	4b21      	ldr	r3, [pc, #132]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aee:	4a20      	ldr	r2, [pc, #128]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004af4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004af8:	4b1d      	ldr	r3, [pc, #116]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004afe:	4a1c      	ldr	r2, [pc, #112]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b08:	4a19      	ldr	r2, [pc, #100]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d016      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1a:	f7fd fbb9 	bl	8002290 <HAL_GetTick>
 8004b1e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b20:	e00b      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b22:	f7fd fbb5 	bl	8002290 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d902      	bls.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	74fb      	strb	r3, [r7, #19]
            break;
 8004b38:	e006      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d0ec      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004b48:	7cfb      	ldrb	r3, [r7, #19]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10c      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b4e:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b5e:	4904      	ldr	r1, [pc, #16]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004b66:	e009      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b68:	7cfb      	ldrb	r3, [r7, #19]
 8004b6a:	74bb      	strb	r3, [r7, #18]
 8004b6c:	e006      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004b6e:	bf00      	nop
 8004b70:	40021000 	.word	0x40021000
 8004b74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b7c:	7c7b      	ldrb	r3, [r7, #17]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d105      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b82:	4b9e      	ldr	r3, [pc, #632]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b86:	4a9d      	ldr	r2, [pc, #628]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b8c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b9a:	4b98      	ldr	r3, [pc, #608]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba0:	f023 0203 	bic.w	r2, r3, #3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba8:	4994      	ldr	r1, [pc, #592]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bbc:	4b8f      	ldr	r3, [pc, #572]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc2:	f023 020c 	bic.w	r2, r3, #12
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bca:	498c      	ldr	r1, [pc, #560]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0304 	and.w	r3, r3, #4
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bde:	4b87      	ldr	r3, [pc, #540]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bec:	4983      	ldr	r1, [pc, #524]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00a      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c00:	4b7e      	ldr	r3, [pc, #504]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c06:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0e:	497b      	ldr	r1, [pc, #492]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0310 	and.w	r3, r3, #16
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c22:	4b76      	ldr	r3, [pc, #472]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c30:	4972      	ldr	r1, [pc, #456]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0320 	and.w	r3, r3, #32
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c44:	4b6d      	ldr	r3, [pc, #436]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c4a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c52:	496a      	ldr	r1, [pc, #424]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c66:	4b65      	ldr	r3, [pc, #404]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c74:	4961      	ldr	r1, [pc, #388]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c88:	4b5c      	ldr	r3, [pc, #368]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c96:	4959      	ldr	r1, [pc, #356]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004caa:	4b54      	ldr	r3, [pc, #336]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cb8:	4950      	ldr	r1, [pc, #320]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00a      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ccc:	4b4b      	ldr	r3, [pc, #300]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cda:	4948      	ldr	r1, [pc, #288]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cee:	4b43      	ldr	r3, [pc, #268]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cfc:	493f      	ldr	r1, [pc, #252]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d028      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d10:	4b3a      	ldr	r3, [pc, #232]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d16:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d1e:	4937      	ldr	r1, [pc, #220]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d2e:	d106      	bne.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d30:	4b32      	ldr	r3, [pc, #200]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	4a31      	ldr	r2, [pc, #196]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d3a:	60d3      	str	r3, [r2, #12]
 8004d3c:	e011      	b.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d46:	d10c      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3304      	adds	r3, #4
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 f8d8 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d58:	7cfb      	ldrb	r3, [r7, #19]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004d5e:	7cfb      	ldrb	r3, [r7, #19]
 8004d60:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d028      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d6e:	4b23      	ldr	r3, [pc, #140]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d74:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d7c:	491f      	ldr	r1, [pc, #124]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d8c:	d106      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d8e:	4b1b      	ldr	r3, [pc, #108]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	4a1a      	ldr	r2, [pc, #104]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d98:	60d3      	str	r3, [r2, #12]
 8004d9a:	e011      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004da4:	d10c      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	3304      	adds	r3, #4
 8004daa:	2101      	movs	r1, #1
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 f8a9 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004db2:	4603      	mov	r3, r0
 8004db4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004db6:	7cfb      	ldrb	r3, [r7, #19]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004dbc:	7cfb      	ldrb	r3, [r7, #19]
 8004dbe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d02b      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dda:	4908      	ldr	r1, [pc, #32]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dea:	d109      	bne.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dec:	4b03      	ldr	r3, [pc, #12]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	4a02      	ldr	r2, [pc, #8]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004df2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004df6:	60d3      	str	r3, [r2, #12]
 8004df8:	e014      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004dfa:	bf00      	nop
 8004dfc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e08:	d10c      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	2101      	movs	r1, #1
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 f877 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004e16:	4603      	mov	r3, r0
 8004e18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e1a:	7cfb      	ldrb	r3, [r7, #19]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004e20:	7cfb      	ldrb	r3, [r7, #19]
 8004e22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d02f      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e30:	4b2b      	ldr	r3, [pc, #172]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e3e:	4928      	ldr	r1, [pc, #160]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e4e:	d10d      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3304      	adds	r3, #4
 8004e54:	2102      	movs	r1, #2
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 f854 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e60:	7cfb      	ldrb	r3, [r7, #19]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d014      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004e66:	7cfb      	ldrb	r3, [r7, #19]
 8004e68:	74bb      	strb	r3, [r7, #18]
 8004e6a:	e011      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e74:	d10c      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	3320      	adds	r3, #32
 8004e7a:	2102      	movs	r1, #2
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 f931 	bl	80050e4 <RCCEx_PLLSAI2_Config>
 8004e82:	4603      	mov	r3, r0
 8004e84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e86:	7cfb      	ldrb	r3, [r7, #19]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004e8c:	7cfb      	ldrb	r3, [r7, #19]
 8004e8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00a      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e9c:	4b10      	ldr	r3, [pc, #64]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004eaa:	490d      	ldr	r1, [pc, #52]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00b      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ebe:	4b08      	ldr	r3, [pc, #32]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ece:	4904      	ldr	r1, [pc, #16]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ed6:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000

08004ee4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004ee8:	4b05      	ldr	r3, [pc, #20]	; (8004f00 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a04      	ldr	r2, [pc, #16]	; (8004f00 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004eee:	f043 0304 	orr.w	r3, r3, #4
 8004ef2:	6013      	str	r3, [r2, #0]
}
 8004ef4:	bf00      	nop
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000

08004f04 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f12:	4b73      	ldr	r3, [pc, #460]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f003 0303 	and.w	r3, r3, #3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d018      	beq.n	8004f50 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f1e:	4b70      	ldr	r3, [pc, #448]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f003 0203 	and.w	r2, r3, #3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d10d      	bne.n	8004f4a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
       ||
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d009      	beq.n	8004f4a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f36:	4b6a      	ldr	r3, [pc, #424]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	1c5a      	adds	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
       ||
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d044      	beq.n	8004fd4 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
 8004f4e:	e041      	b.n	8004fd4 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d00c      	beq.n	8004f72 <RCCEx_PLLSAI1_Config+0x6e>
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d013      	beq.n	8004f84 <RCCEx_PLLSAI1_Config+0x80>
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d120      	bne.n	8004fa2 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f60:	4b5f      	ldr	r3, [pc, #380]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d11d      	bne.n	8004fa8 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f70:	e01a      	b.n	8004fa8 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f72:	4b5b      	ldr	r3, [pc, #364]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d116      	bne.n	8004fac <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f82:	e013      	b.n	8004fac <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f84:	4b56      	ldr	r3, [pc, #344]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10f      	bne.n	8004fb0 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f90:	4b53      	ldr	r3, [pc, #332]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d109      	bne.n	8004fb0 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004fa0:	e006      	b.n	8004fb0 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8004fa6:	e004      	b.n	8004fb2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004fa8:	bf00      	nop
 8004faa:	e002      	b.n	8004fb2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004fac:	bf00      	nop
 8004fae:	e000      	b.n	8004fb2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004fb0:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fb2:	7bfb      	ldrb	r3, [r7, #15]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10d      	bne.n	8004fd4 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fb8:	4b49      	ldr	r3, [pc, #292]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6819      	ldr	r1, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	011b      	lsls	r3, r3, #4
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	4944      	ldr	r1, [pc, #272]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d17d      	bne.n	80050d6 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004fda:	4b41      	ldr	r3, [pc, #260]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a40      	ldr	r2, [pc, #256]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fe0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004fe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe6:	f7fd f953 	bl	8002290 <HAL_GetTick>
 8004fea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fec:	e009      	b.n	8005002 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fee:	f7fd f94f 	bl	8002290 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d902      	bls.n	8005002 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	73fb      	strb	r3, [r7, #15]
        break;
 8005000:	e005      	b.n	800500e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005002:	4b37      	ldr	r3, [pc, #220]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1ef      	bne.n	8004fee <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800500e:	7bfb      	ldrb	r3, [r7, #15]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d160      	bne.n	80050d6 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d111      	bne.n	800503e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800501a:	4b31      	ldr	r3, [pc, #196]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005022:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	6892      	ldr	r2, [r2, #8]
 800502a:	0211      	lsls	r1, r2, #8
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	68d2      	ldr	r2, [r2, #12]
 8005030:	0912      	lsrs	r2, r2, #4
 8005032:	0452      	lsls	r2, r2, #17
 8005034:	430a      	orrs	r2, r1
 8005036:	492a      	ldr	r1, [pc, #168]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005038:	4313      	orrs	r3, r2
 800503a:	610b      	str	r3, [r1, #16]
 800503c:	e027      	b.n	800508e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d112      	bne.n	800506a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005044:	4b26      	ldr	r3, [pc, #152]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800504c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	6892      	ldr	r2, [r2, #8]
 8005054:	0211      	lsls	r1, r2, #8
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6912      	ldr	r2, [r2, #16]
 800505a:	0852      	lsrs	r2, r2, #1
 800505c:	3a01      	subs	r2, #1
 800505e:	0552      	lsls	r2, r2, #21
 8005060:	430a      	orrs	r2, r1
 8005062:	491f      	ldr	r1, [pc, #124]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005064:	4313      	orrs	r3, r2
 8005066:	610b      	str	r3, [r1, #16]
 8005068:	e011      	b.n	800508e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800506a:	4b1d      	ldr	r3, [pc, #116]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005072:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6892      	ldr	r2, [r2, #8]
 800507a:	0211      	lsls	r1, r2, #8
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6952      	ldr	r2, [r2, #20]
 8005080:	0852      	lsrs	r2, r2, #1
 8005082:	3a01      	subs	r2, #1
 8005084:	0652      	lsls	r2, r2, #25
 8005086:	430a      	orrs	r2, r1
 8005088:	4915      	ldr	r1, [pc, #84]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800508a:	4313      	orrs	r3, r2
 800508c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800508e:	4b14      	ldr	r3, [pc, #80]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a13      	ldr	r2, [pc, #76]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005094:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005098:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800509a:	f7fd f8f9 	bl	8002290 <HAL_GetTick>
 800509e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050a0:	e009      	b.n	80050b6 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050a2:	f7fd f8f5 	bl	8002290 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d902      	bls.n	80050b6 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	73fb      	strb	r3, [r7, #15]
          break;
 80050b4:	e005      	b.n	80050c2 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050b6:	4b0a      	ldr	r3, [pc, #40]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0ef      	beq.n	80050a2 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d106      	bne.n	80050d6 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050c8:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	4903      	ldr	r1, [pc, #12]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3710      	adds	r7, #16
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	40021000 	.word	0x40021000

080050e4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050ee:	2300      	movs	r3, #0
 80050f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050f2:	4b68      	ldr	r3, [pc, #416]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f003 0303 	and.w	r3, r3, #3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d018      	beq.n	8005130 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80050fe:	4b65      	ldr	r3, [pc, #404]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f003 0203 	and.w	r2, r3, #3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	429a      	cmp	r2, r3
 800510c:	d10d      	bne.n	800512a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
       ||
 8005112:	2b00      	cmp	r3, #0
 8005114:	d009      	beq.n	800512a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005116:	4b5f      	ldr	r3, [pc, #380]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	091b      	lsrs	r3, r3, #4
 800511c:	f003 0307 	and.w	r3, r3, #7
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
       ||
 8005126:	429a      	cmp	r2, r3
 8005128:	d044      	beq.n	80051b4 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	73fb      	strb	r3, [r7, #15]
 800512e:	e041      	b.n	80051b4 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b02      	cmp	r3, #2
 8005136:	d00c      	beq.n	8005152 <RCCEx_PLLSAI2_Config+0x6e>
 8005138:	2b03      	cmp	r3, #3
 800513a:	d013      	beq.n	8005164 <RCCEx_PLLSAI2_Config+0x80>
 800513c:	2b01      	cmp	r3, #1
 800513e:	d120      	bne.n	8005182 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005140:	4b54      	ldr	r3, [pc, #336]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d11d      	bne.n	8005188 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005150:	e01a      	b.n	8005188 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005152:	4b50      	ldr	r3, [pc, #320]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800515a:	2b00      	cmp	r3, #0
 800515c:	d116      	bne.n	800518c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005162:	e013      	b.n	800518c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005164:	4b4b      	ldr	r3, [pc, #300]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d10f      	bne.n	8005190 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005170:	4b48      	ldr	r3, [pc, #288]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d109      	bne.n	8005190 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005180:	e006      	b.n	8005190 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	73fb      	strb	r3, [r7, #15]
      break;
 8005186:	e004      	b.n	8005192 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005188:	bf00      	nop
 800518a:	e002      	b.n	8005192 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800518c:	bf00      	nop
 800518e:	e000      	b.n	8005192 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005190:	bf00      	nop
    }

    if(status == HAL_OK)
 8005192:	7bfb      	ldrb	r3, [r7, #15]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10d      	bne.n	80051b4 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005198:	4b3e      	ldr	r3, [pc, #248]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6819      	ldr	r1, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	3b01      	subs	r3, #1
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	430b      	orrs	r3, r1
 80051ae:	4939      	ldr	r1, [pc, #228]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d167      	bne.n	800528a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80051ba:	4b36      	ldr	r3, [pc, #216]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a35      	ldr	r2, [pc, #212]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051c6:	f7fd f863 	bl	8002290 <HAL_GetTick>
 80051ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051cc:	e009      	b.n	80051e2 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051ce:	f7fd f85f 	bl	8002290 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d902      	bls.n	80051e2 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	73fb      	strb	r3, [r7, #15]
        break;
 80051e0:	e005      	b.n	80051ee <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051e2:	4b2c      	ldr	r3, [pc, #176]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1ef      	bne.n	80051ce <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80051ee:	7bfb      	ldrb	r3, [r7, #15]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d14a      	bne.n	800528a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d111      	bne.n	800521e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80051fa:	4b26      	ldr	r3, [pc, #152]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	6892      	ldr	r2, [r2, #8]
 800520a:	0211      	lsls	r1, r2, #8
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	68d2      	ldr	r2, [r2, #12]
 8005210:	0912      	lsrs	r2, r2, #4
 8005212:	0452      	lsls	r2, r2, #17
 8005214:	430a      	orrs	r2, r1
 8005216:	491f      	ldr	r1, [pc, #124]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005218:	4313      	orrs	r3, r2
 800521a:	614b      	str	r3, [r1, #20]
 800521c:	e011      	b.n	8005242 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800521e:	4b1d      	ldr	r3, [pc, #116]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005226:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6892      	ldr	r2, [r2, #8]
 800522e:	0211      	lsls	r1, r2, #8
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6912      	ldr	r2, [r2, #16]
 8005234:	0852      	lsrs	r2, r2, #1
 8005236:	3a01      	subs	r2, #1
 8005238:	0652      	lsls	r2, r2, #25
 800523a:	430a      	orrs	r2, r1
 800523c:	4915      	ldr	r1, [pc, #84]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 800523e:	4313      	orrs	r3, r2
 8005240:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005242:	4b14      	ldr	r3, [pc, #80]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a13      	ldr	r2, [pc, #76]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800524c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524e:	f7fd f81f 	bl	8002290 <HAL_GetTick>
 8005252:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005254:	e009      	b.n	800526a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005256:	f7fd f81b 	bl	8002290 <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	2b02      	cmp	r3, #2
 8005262:	d902      	bls.n	800526a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	73fb      	strb	r3, [r7, #15]
          break;
 8005268:	e005      	b.n	8005276 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800526a:	4b0a      	ldr	r3, [pc, #40]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0ef      	beq.n	8005256 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005276:	7bfb      	ldrb	r3, [r7, #15]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d106      	bne.n	800528a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800527c:	4b05      	ldr	r3, [pc, #20]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 800527e:	695a      	ldr	r2, [r3, #20]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	4903      	ldr	r1, [pc, #12]	; (8005294 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005286:	4313      	orrs	r3, r2
 8005288:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800528a:	7bfb      	ldrb	r3, [r7, #15]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}
 8005294:	40021000 	.word	0x40021000

08005298 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e07c      	b.n	80053a4 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d106      	bne.n	80052ca <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f7fc f937 	bl	8001538 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2202      	movs	r2, #2
 80052ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052e0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052ea:	d902      	bls.n	80052f2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052ec:	2300      	movs	r3, #0
 80052ee:	60fb      	str	r3, [r7, #12]
 80052f0:	e002      	b.n	80052f8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80052f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052f6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005300:	d007      	beq.n	8005312 <HAL_SPI_Init+0x7a>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800530a:	d002      	beq.n	8005312 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10b      	bne.n	8005332 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005322:	d903      	bls.n	800532c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
 800532a:	e002      	b.n	8005332 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a1b      	ldr	r3, [r3, #32]
 800535c:	ea42 0103 	orr.w	r1, r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	0c1b      	lsrs	r3, r3, #16
 8005372:	f003 0204 	and.w	r2, r3, #4
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	ea42 0103 	orr.w	r1, r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	430a      	orrs	r2, r1
 8005392:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e01d      	b.n	80053fa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f815 	bl	8005402 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	3304      	adds	r3, #4
 80053e8:	4619      	mov	r1, r3
 80053ea:	4610      	mov	r0, r2
 80053ec:	f000 f986 	bl	80056fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005402:	b480      	push	{r7}
 8005404:	b083      	sub	sp, #12
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800540a:	bf00      	nop
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
	...

08005418 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68da      	ldr	r2, [r3, #12]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f042 0201 	orr.w	r2, r2, #1
 800542e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689a      	ldr	r2, [r3, #8]
 8005436:	4b0c      	ldr	r3, [pc, #48]	; (8005468 <HAL_TIM_Base_Start_IT+0x50>)
 8005438:	4013      	ands	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b06      	cmp	r3, #6
 8005440:	d00b      	beq.n	800545a <HAL_TIM_Base_Start_IT+0x42>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005448:	d007      	beq.n	800545a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f042 0201 	orr.w	r2, r2, #1
 8005458:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr
 8005468:	00010007 	.word	0x00010007

0800546c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b02      	cmp	r3, #2
 8005480:	d122      	bne.n	80054c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b02      	cmp	r3, #2
 800548e:	d11b      	bne.n	80054c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0202 	mvn.w	r2, #2
 8005498:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d003      	beq.n	80054b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f905 	bl	80056be <HAL_TIM_IC_CaptureCallback>
 80054b4:	e005      	b.n	80054c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f8f7 	bl	80056aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f908 	bl	80056d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	f003 0304 	and.w	r3, r3, #4
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d122      	bne.n	800551c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d11b      	bne.n	800551c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f06f 0204 	mvn.w	r2, #4
 80054ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2202      	movs	r2, #2
 80054f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f8db 	bl	80056be <HAL_TIM_IC_CaptureCallback>
 8005508:	e005      	b.n	8005516 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f8cd 	bl	80056aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f8de 	bl	80056d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f003 0308 	and.w	r3, r3, #8
 8005526:	2b08      	cmp	r3, #8
 8005528:	d122      	bne.n	8005570 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b08      	cmp	r3, #8
 8005536:	d11b      	bne.n	8005570 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f06f 0208 	mvn.w	r2, #8
 8005540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2204      	movs	r2, #4
 8005546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	69db      	ldr	r3, [r3, #28]
 800554e:	f003 0303 	and.w	r3, r3, #3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f8b1 	bl	80056be <HAL_TIM_IC_CaptureCallback>
 800555c:	e005      	b.n	800556a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f8a3 	bl	80056aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 f8b4 	bl	80056d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	f003 0310 	and.w	r3, r3, #16
 800557a:	2b10      	cmp	r3, #16
 800557c:	d122      	bne.n	80055c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f003 0310 	and.w	r3, r3, #16
 8005588:	2b10      	cmp	r3, #16
 800558a:	d11b      	bne.n	80055c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f06f 0210 	mvn.w	r2, #16
 8005594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2208      	movs	r2, #8
 800559a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	69db      	ldr	r3, [r3, #28]
 80055a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f887 	bl	80056be <HAL_TIM_IC_CaptureCallback>
 80055b0:	e005      	b.n	80055be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f879 	bl	80056aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f000 f88a 	bl	80056d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d10e      	bne.n	80055f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d107      	bne.n	80055f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0201 	mvn.w	r2, #1
 80055e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7fb fe78 	bl	80012e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055fa:	2b80      	cmp	r3, #128	; 0x80
 80055fc:	d10e      	bne.n	800561c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005608:	2b80      	cmp	r3, #128	; 0x80
 800560a:	d107      	bne.n	800561c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f914 	bl	8005844 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005626:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800562a:	d10e      	bne.n	800564a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005636:	2b80      	cmp	r3, #128	; 0x80
 8005638:	d107      	bne.n	800564a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f907 	bl	8005858 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005654:	2b40      	cmp	r3, #64	; 0x40
 8005656:	d10e      	bne.n	8005676 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005662:	2b40      	cmp	r3, #64	; 0x40
 8005664:	d107      	bne.n	8005676 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800566e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 f838 	bl	80056e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	f003 0320 	and.w	r3, r3, #32
 8005680:	2b20      	cmp	r3, #32
 8005682:	d10e      	bne.n	80056a2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f003 0320 	and.w	r3, r3, #32
 800568e:	2b20      	cmp	r3, #32
 8005690:	d107      	bne.n	80056a2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f06f 0220 	mvn.w	r2, #32
 800569a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 f8c7 	bl	8005830 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b083      	sub	sp, #12
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056da:	bf00      	nop
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b083      	sub	sp, #12
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056ee:	bf00      	nop
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
	...

080056fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a40      	ldr	r2, [pc, #256]	; (8005810 <TIM_Base_SetConfig+0x114>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d013      	beq.n	800573c <TIM_Base_SetConfig+0x40>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800571a:	d00f      	beq.n	800573c <TIM_Base_SetConfig+0x40>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a3d      	ldr	r2, [pc, #244]	; (8005814 <TIM_Base_SetConfig+0x118>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00b      	beq.n	800573c <TIM_Base_SetConfig+0x40>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a3c      	ldr	r2, [pc, #240]	; (8005818 <TIM_Base_SetConfig+0x11c>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d007      	beq.n	800573c <TIM_Base_SetConfig+0x40>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a3b      	ldr	r2, [pc, #236]	; (800581c <TIM_Base_SetConfig+0x120>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d003      	beq.n	800573c <TIM_Base_SetConfig+0x40>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a3a      	ldr	r2, [pc, #232]	; (8005820 <TIM_Base_SetConfig+0x124>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d108      	bne.n	800574e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a2f      	ldr	r2, [pc, #188]	; (8005810 <TIM_Base_SetConfig+0x114>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d01f      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575c:	d01b      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a2c      	ldr	r2, [pc, #176]	; (8005814 <TIM_Base_SetConfig+0x118>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d017      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a2b      	ldr	r2, [pc, #172]	; (8005818 <TIM_Base_SetConfig+0x11c>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d013      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a2a      	ldr	r2, [pc, #168]	; (800581c <TIM_Base_SetConfig+0x120>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d00f      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a29      	ldr	r2, [pc, #164]	; (8005820 <TIM_Base_SetConfig+0x124>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d00b      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a28      	ldr	r2, [pc, #160]	; (8005824 <TIM_Base_SetConfig+0x128>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d007      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a27      	ldr	r2, [pc, #156]	; (8005828 <TIM_Base_SetConfig+0x12c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d003      	beq.n	8005796 <TIM_Base_SetConfig+0x9a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a26      	ldr	r2, [pc, #152]	; (800582c <TIM_Base_SetConfig+0x130>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d108      	bne.n	80057a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800579c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	689a      	ldr	r2, [r3, #8]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a10      	ldr	r2, [pc, #64]	; (8005810 <TIM_Base_SetConfig+0x114>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00f      	beq.n	80057f4 <TIM_Base_SetConfig+0xf8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a12      	ldr	r2, [pc, #72]	; (8005820 <TIM_Base_SetConfig+0x124>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00b      	beq.n	80057f4 <TIM_Base_SetConfig+0xf8>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a11      	ldr	r2, [pc, #68]	; (8005824 <TIM_Base_SetConfig+0x128>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d007      	beq.n	80057f4 <TIM_Base_SetConfig+0xf8>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a10      	ldr	r2, [pc, #64]	; (8005828 <TIM_Base_SetConfig+0x12c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d003      	beq.n	80057f4 <TIM_Base_SetConfig+0xf8>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a0f      	ldr	r2, [pc, #60]	; (800582c <TIM_Base_SetConfig+0x130>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d103      	bne.n	80057fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	691a      	ldr	r2, [r3, #16]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	615a      	str	r2, [r3, #20]
}
 8005802:	bf00      	nop
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40012c00 	.word	0x40012c00
 8005814:	40000400 	.word	0x40000400
 8005818:	40000800 	.word	0x40000800
 800581c:	40000c00 	.word	0x40000c00
 8005820:	40013400 	.word	0x40013400
 8005824:	40014000 	.word	0x40014000
 8005828:	40014400 	.word	0x40014400
 800582c:	40014800 	.word	0x40014800

08005830 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e040      	b.n	8005900 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005882:	2b00      	cmp	r3, #0
 8005884:	d106      	bne.n	8005894 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7fb fe96 	bl	80015c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2224      	movs	r2, #36	; 0x24
 8005898:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f022 0201 	bic.w	r2, r2, #1
 80058a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f8c0 	bl	8005a30 <UART_SetConfig>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d101      	bne.n	80058ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e022      	b.n	8005900 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f000 fc26 	bl	8006114 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f042 0201 	orr.w	r2, r2, #1
 80058f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 fcad 	bl	8006258 <UART_CheckIdleState>
 80058fe:	4603      	mov	r3, r0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3708      	adds	r7, #8
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b08a      	sub	sp, #40	; 0x28
 800590c:	af02      	add	r7, sp, #8
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	603b      	str	r3, [r7, #0]
 8005914:	4613      	mov	r3, r2
 8005916:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800591c:	2b20      	cmp	r3, #32
 800591e:	f040 8081 	bne.w	8005a24 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d002      	beq.n	800592e <HAL_UART_Transmit+0x26>
 8005928:	88fb      	ldrh	r3, [r7, #6]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e079      	b.n	8005a26 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_UART_Transmit+0x38>
 800593c:	2302      	movs	r3, #2
 800593e:	e072      	b.n	8005a26 <HAL_UART_Transmit+0x11e>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2221      	movs	r2, #33	; 0x21
 8005952:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005954:	f7fc fc9c 	bl	8002290 <HAL_GetTick>
 8005958:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	88fa      	ldrh	r2, [r7, #6]
 800595e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	88fa      	ldrh	r2, [r7, #6]
 8005966:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005972:	d108      	bne.n	8005986 <HAL_UART_Transmit+0x7e>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d104      	bne.n	8005986 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800597c:	2300      	movs	r3, #0
 800597e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	61bb      	str	r3, [r7, #24]
 8005984:	e003      	b.n	800598e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800598a:	2300      	movs	r3, #0
 800598c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8005996:	e02d      	b.n	80059f4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	2200      	movs	r2, #0
 80059a0:	2180      	movs	r1, #128	; 0x80
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 fc9d 	bl	80062e2 <UART_WaitOnFlagUntilTimeout>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d001      	beq.n	80059b2 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e039      	b.n	8005a26 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	881a      	ldrh	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059c4:	b292      	uxth	r2, r2
 80059c6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	3302      	adds	r3, #2
 80059cc:	61bb      	str	r3, [r7, #24]
 80059ce:	e008      	b.n	80059e2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	781a      	ldrb	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	b292      	uxth	r2, r2
 80059da:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	3301      	adds	r3, #1
 80059e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1cb      	bne.n	8005998 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	2200      	movs	r2, #0
 8005a08:	2140      	movs	r1, #64	; 0x40
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 fc69 	bl	80062e2 <UART_WaitOnFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e005      	b.n	8005a26 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005a24:	2302      	movs	r3, #2
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3720      	adds	r7, #32
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a30:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005a34:	b08a      	sub	sp, #40	; 0x28
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	4bb8      	ldr	r3, [pc, #736]	; (8005d48 <UART_SetConfig+0x318>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a6e:	430b      	orrs	r3, r1
 8005a70:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68da      	ldr	r2, [r3, #12]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	430a      	orrs	r2, r1
 8005a86:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4aae      	ldr	r2, [pc, #696]	; (8005d4c <UART_SetConfig+0x31c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d004      	beq.n	8005aa2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4aa5      	ldr	r2, [pc, #660]	; (8005d50 <UART_SetConfig+0x320>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d126      	bne.n	8005b0e <UART_SetConfig+0xde>
 8005ac0:	4ba4      	ldr	r3, [pc, #656]	; (8005d54 <UART_SetConfig+0x324>)
 8005ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac6:	f003 0303 	and.w	r3, r3, #3
 8005aca:	2b03      	cmp	r3, #3
 8005acc:	d81a      	bhi.n	8005b04 <UART_SetConfig+0xd4>
 8005ace:	a201      	add	r2, pc, #4	; (adr r2, 8005ad4 <UART_SetConfig+0xa4>)
 8005ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad4:	08005ae5 	.word	0x08005ae5
 8005ad8:	08005af5 	.word	0x08005af5
 8005adc:	08005aed 	.word	0x08005aed
 8005ae0:	08005afd 	.word	0x08005afd
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aea:	e105      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005aec:	2302      	movs	r3, #2
 8005aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005af2:	e101      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005af4:	2304      	movs	r3, #4
 8005af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005afa:	e0fd      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005afc:	2308      	movs	r3, #8
 8005afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b02:	e0f9      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b04:	2310      	movs	r3, #16
 8005b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b0a:	bf00      	nop
 8005b0c:	e0f4      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a91      	ldr	r2, [pc, #580]	; (8005d58 <UART_SetConfig+0x328>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d138      	bne.n	8005b8a <UART_SetConfig+0x15a>
 8005b18:	4b8e      	ldr	r3, [pc, #568]	; (8005d54 <UART_SetConfig+0x324>)
 8005b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1e:	f003 030c 	and.w	r3, r3, #12
 8005b22:	2b0c      	cmp	r3, #12
 8005b24:	d82c      	bhi.n	8005b80 <UART_SetConfig+0x150>
 8005b26:	a201      	add	r2, pc, #4	; (adr r2, 8005b2c <UART_SetConfig+0xfc>)
 8005b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2c:	08005b61 	.word	0x08005b61
 8005b30:	08005b81 	.word	0x08005b81
 8005b34:	08005b81 	.word	0x08005b81
 8005b38:	08005b81 	.word	0x08005b81
 8005b3c:	08005b71 	.word	0x08005b71
 8005b40:	08005b81 	.word	0x08005b81
 8005b44:	08005b81 	.word	0x08005b81
 8005b48:	08005b81 	.word	0x08005b81
 8005b4c:	08005b69 	.word	0x08005b69
 8005b50:	08005b81 	.word	0x08005b81
 8005b54:	08005b81 	.word	0x08005b81
 8005b58:	08005b81 	.word	0x08005b81
 8005b5c:	08005b79 	.word	0x08005b79
 8005b60:	2300      	movs	r3, #0
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b66:	e0c7      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b6e:	e0c3      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b70:	2304      	movs	r3, #4
 8005b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b76:	e0bf      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b78:	2308      	movs	r3, #8
 8005b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b7e:	e0bb      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b80:	2310      	movs	r3, #16
 8005b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b86:	bf00      	nop
 8005b88:	e0b6      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a73      	ldr	r2, [pc, #460]	; (8005d5c <UART_SetConfig+0x32c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d125      	bne.n	8005be0 <UART_SetConfig+0x1b0>
 8005b94:	4b6f      	ldr	r3, [pc, #444]	; (8005d54 <UART_SetConfig+0x324>)
 8005b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b9a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005b9e:	2b10      	cmp	r3, #16
 8005ba0:	d011      	beq.n	8005bc6 <UART_SetConfig+0x196>
 8005ba2:	2b10      	cmp	r3, #16
 8005ba4:	d802      	bhi.n	8005bac <UART_SetConfig+0x17c>
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d005      	beq.n	8005bb6 <UART_SetConfig+0x186>
 8005baa:	e014      	b.n	8005bd6 <UART_SetConfig+0x1a6>
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d006      	beq.n	8005bbe <UART_SetConfig+0x18e>
 8005bb0:	2b30      	cmp	r3, #48	; 0x30
 8005bb2:	d00c      	beq.n	8005bce <UART_SetConfig+0x19e>
 8005bb4:	e00f      	b.n	8005bd6 <UART_SetConfig+0x1a6>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bbc:	e09c      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bc4:	e098      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005bc6:	2304      	movs	r3, #4
 8005bc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bcc:	e094      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005bce:	2308      	movs	r3, #8
 8005bd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bd4:	e090      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005bd6:	2310      	movs	r3, #16
 8005bd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bdc:	bf00      	nop
 8005bde:	e08b      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a5e      	ldr	r2, [pc, #376]	; (8005d60 <UART_SetConfig+0x330>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d125      	bne.n	8005c36 <UART_SetConfig+0x206>
 8005bea:	4b5a      	ldr	r3, [pc, #360]	; (8005d54 <UART_SetConfig+0x324>)
 8005bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005bf4:	2b40      	cmp	r3, #64	; 0x40
 8005bf6:	d011      	beq.n	8005c1c <UART_SetConfig+0x1ec>
 8005bf8:	2b40      	cmp	r3, #64	; 0x40
 8005bfa:	d802      	bhi.n	8005c02 <UART_SetConfig+0x1d2>
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <UART_SetConfig+0x1dc>
 8005c00:	e014      	b.n	8005c2c <UART_SetConfig+0x1fc>
 8005c02:	2b80      	cmp	r3, #128	; 0x80
 8005c04:	d006      	beq.n	8005c14 <UART_SetConfig+0x1e4>
 8005c06:	2bc0      	cmp	r3, #192	; 0xc0
 8005c08:	d00c      	beq.n	8005c24 <UART_SetConfig+0x1f4>
 8005c0a:	e00f      	b.n	8005c2c <UART_SetConfig+0x1fc>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c12:	e071      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c14:	2302      	movs	r3, #2
 8005c16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c1a:	e06d      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c1c:	2304      	movs	r3, #4
 8005c1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c22:	e069      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c24:	2308      	movs	r3, #8
 8005c26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c2a:	e065      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c2c:	2310      	movs	r3, #16
 8005c2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c32:	bf00      	nop
 8005c34:	e060      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a4a      	ldr	r2, [pc, #296]	; (8005d64 <UART_SetConfig+0x334>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d129      	bne.n	8005c94 <UART_SetConfig+0x264>
 8005c40:	4b44      	ldr	r3, [pc, #272]	; (8005d54 <UART_SetConfig+0x324>)
 8005c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c4e:	d014      	beq.n	8005c7a <UART_SetConfig+0x24a>
 8005c50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c54:	d802      	bhi.n	8005c5c <UART_SetConfig+0x22c>
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d007      	beq.n	8005c6a <UART_SetConfig+0x23a>
 8005c5a:	e016      	b.n	8005c8a <UART_SetConfig+0x25a>
 8005c5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c60:	d007      	beq.n	8005c72 <UART_SetConfig+0x242>
 8005c62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c66:	d00c      	beq.n	8005c82 <UART_SetConfig+0x252>
 8005c68:	e00f      	b.n	8005c8a <UART_SetConfig+0x25a>
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c70:	e042      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c72:	2302      	movs	r3, #2
 8005c74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c78:	e03e      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c7a:	2304      	movs	r3, #4
 8005c7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c80:	e03a      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c82:	2308      	movs	r3, #8
 8005c84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c88:	e036      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c8a:	2310      	movs	r3, #16
 8005c8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c90:	bf00      	nop
 8005c92:	e031      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a2c      	ldr	r2, [pc, #176]	; (8005d4c <UART_SetConfig+0x31c>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d129      	bne.n	8005cf2 <UART_SetConfig+0x2c2>
 8005c9e:	4b2d      	ldr	r3, [pc, #180]	; (8005d54 <UART_SetConfig+0x324>)
 8005ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cac:	d014      	beq.n	8005cd8 <UART_SetConfig+0x2a8>
 8005cae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb2:	d802      	bhi.n	8005cba <UART_SetConfig+0x28a>
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d007      	beq.n	8005cc8 <UART_SetConfig+0x298>
 8005cb8:	e016      	b.n	8005ce8 <UART_SetConfig+0x2b8>
 8005cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cbe:	d007      	beq.n	8005cd0 <UART_SetConfig+0x2a0>
 8005cc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cc4:	d00c      	beq.n	8005ce0 <UART_SetConfig+0x2b0>
 8005cc6:	e00f      	b.n	8005ce8 <UART_SetConfig+0x2b8>
 8005cc8:	2300      	movs	r3, #0
 8005cca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cce:	e013      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cd6:	e00f      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005cd8:	2304      	movs	r3, #4
 8005cda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cde:	e00b      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005ce0:	2308      	movs	r3, #8
 8005ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ce6:	e007      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005ce8:	2310      	movs	r3, #16
 8005cea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cee:	bf00      	nop
 8005cf0:	e002      	b.n	8005cf8 <UART_SetConfig+0x2c8>
 8005cf2:	2310      	movs	r3, #16
 8005cf4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a13      	ldr	r2, [pc, #76]	; (8005d4c <UART_SetConfig+0x31c>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	f040 80fe 	bne.w	8005f00 <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d08:	2b08      	cmp	r3, #8
 8005d0a:	d837      	bhi.n	8005d7c <UART_SetConfig+0x34c>
 8005d0c:	a201      	add	r2, pc, #4	; (adr r2, 8005d14 <UART_SetConfig+0x2e4>)
 8005d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d12:	bf00      	nop
 8005d14:	08005d39 	.word	0x08005d39
 8005d18:	08005d7d 	.word	0x08005d7d
 8005d1c:	08005d41 	.word	0x08005d41
 8005d20:	08005d7d 	.word	0x08005d7d
 8005d24:	08005d6d 	.word	0x08005d6d
 8005d28:	08005d7d 	.word	0x08005d7d
 8005d2c:	08005d7d 	.word	0x08005d7d
 8005d30:	08005d7d 	.word	0x08005d7d
 8005d34:	08005d75 	.word	0x08005d75
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005d38:	f7fe fd30 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 8005d3c:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d3e:	e020      	b.n	8005d82 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005d40:	4b09      	ldr	r3, [pc, #36]	; (8005d68 <UART_SetConfig+0x338>)
 8005d42:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d44:	e01d      	b.n	8005d82 <UART_SetConfig+0x352>
 8005d46:	bf00      	nop
 8005d48:	efff69f3 	.word	0xefff69f3
 8005d4c:	40008000 	.word	0x40008000
 8005d50:	40013800 	.word	0x40013800
 8005d54:	40021000 	.word	0x40021000
 8005d58:	40004400 	.word	0x40004400
 8005d5c:	40004800 	.word	0x40004800
 8005d60:	40004c00 	.word	0x40004c00
 8005d64:	40005000 	.word	0x40005000
 8005d68:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005d6c:	f7fe fc80 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 8005d70:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d72:	e006      	b.n	8005d82 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005d74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d78:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d7a:	e002      	b.n	8005d82 <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	76fb      	strb	r3, [r7, #27]
        break;
 8005d80:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 81b9 	beq.w	80060fc <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	4413      	add	r3, r2
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d305      	bcc.n	8005da6 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d902      	bls.n	8005dac <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	76fb      	strb	r3, [r7, #27]
 8005daa:	e1a7      	b.n	80060fc <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 8005dac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	f200 8092 	bhi.w	8005eda <UART_SetConfig+0x4aa>
 8005db6:	a201      	add	r2, pc, #4	; (adr r2, 8005dbc <UART_SetConfig+0x38c>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005de1 	.word	0x08005de1
 8005dc0:	08005edb 	.word	0x08005edb
 8005dc4:	08005e2f 	.word	0x08005e2f
 8005dc8:	08005edb 	.word	0x08005edb
 8005dcc:	08005e63 	.word	0x08005e63
 8005dd0:	08005edb 	.word	0x08005edb
 8005dd4:	08005edb 	.word	0x08005edb
 8005dd8:	08005edb 	.word	0x08005edb
 8005ddc:	08005eb1 	.word	0x08005eb1
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8005de0:	f7fe fcdc 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 8005de4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	4619      	mov	r1, r3
 8005dea:	f04f 0200 	mov.w	r2, #0
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	f04f 0400 	mov.w	r4, #0
 8005df6:	0214      	lsls	r4, r2, #8
 8005df8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005dfc:	020b      	lsls	r3, r1, #8
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	6852      	ldr	r2, [r2, #4]
 8005e02:	0852      	lsrs	r2, r2, #1
 8005e04:	4611      	mov	r1, r2
 8005e06:	f04f 0200 	mov.w	r2, #0
 8005e0a:	eb13 0b01 	adds.w	fp, r3, r1
 8005e0e:	eb44 0c02 	adc.w	ip, r4, r2
 8005e12:	4658      	mov	r0, fp
 8005e14:	4661      	mov	r1, ip
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f04f 0400 	mov.w	r4, #0
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4623      	mov	r3, r4
 8005e22:	f7fa fc09 	bl	8000638 <__aeabi_uldivmod>
 8005e26:	4603      	mov	r3, r0
 8005e28:	460c      	mov	r4, r1
 8005e2a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005e2c:	e058      	b.n	8005ee0 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	085b      	lsrs	r3, r3, #1
 8005e34:	f04f 0400 	mov.w	r4, #0
 8005e38:	49ae      	ldr	r1, [pc, #696]	; (80060f4 <UART_SetConfig+0x6c4>)
 8005e3a:	f04f 0200 	mov.w	r2, #0
 8005e3e:	eb13 0b01 	adds.w	fp, r3, r1
 8005e42:	eb44 0c02 	adc.w	ip, r4, r2
 8005e46:	4658      	mov	r0, fp
 8005e48:	4661      	mov	r1, ip
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	f04f 0400 	mov.w	r4, #0
 8005e52:	461a      	mov	r2, r3
 8005e54:	4623      	mov	r3, r4
 8005e56:	f7fa fbef 	bl	8000638 <__aeabi_uldivmod>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	460c      	mov	r4, r1
 8005e5e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005e60:	e03e      	b.n	8005ee0 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8005e62:	f7fe fc05 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 8005e66:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	f04f 0200 	mov.w	r2, #0
 8005e70:	f04f 0300 	mov.w	r3, #0
 8005e74:	f04f 0400 	mov.w	r4, #0
 8005e78:	0214      	lsls	r4, r2, #8
 8005e7a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005e7e:	020b      	lsls	r3, r1, #8
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6852      	ldr	r2, [r2, #4]
 8005e84:	0852      	lsrs	r2, r2, #1
 8005e86:	4611      	mov	r1, r2
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	eb13 0b01 	adds.w	fp, r3, r1
 8005e90:	eb44 0c02 	adc.w	ip, r4, r2
 8005e94:	4658      	mov	r0, fp
 8005e96:	4661      	mov	r1, ip
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f04f 0400 	mov.w	r4, #0
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	4623      	mov	r3, r4
 8005ea4:	f7fa fbc8 	bl	8000638 <__aeabi_uldivmod>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005eae:	e017      	b.n	8005ee0 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	085b      	lsrs	r3, r3, #1
 8005eb6:	f04f 0400 	mov.w	r4, #0
 8005eba:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8005ebe:	f144 0100 	adc.w	r1, r4, #0
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f04f 0400 	mov.w	r4, #0
 8005eca:	461a      	mov	r2, r3
 8005ecc:	4623      	mov	r3, r4
 8005ece:	f7fa fbb3 	bl	8000638 <__aeabi_uldivmod>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005ed8:	e002      	b.n	8005ee0 <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	76fb      	strb	r3, [r7, #27]
            break;
 8005ede:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ee6:	d308      	bcc.n	8005efa <UART_SetConfig+0x4ca>
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eee:	d204      	bcs.n	8005efa <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69fa      	ldr	r2, [r7, #28]
 8005ef6:	60da      	str	r2, [r3, #12]
 8005ef8:	e100      	b.n	80060fc <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	76fb      	strb	r3, [r7, #27]
 8005efe:	e0fd      	b.n	80060fc <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	69db      	ldr	r3, [r3, #28]
 8005f04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f08:	f040 8084 	bne.w	8006014 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8005f0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f10:	2b08      	cmp	r3, #8
 8005f12:	d85f      	bhi.n	8005fd4 <UART_SetConfig+0x5a4>
 8005f14:	a201      	add	r2, pc, #4	; (adr r2, 8005f1c <UART_SetConfig+0x4ec>)
 8005f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f1a:	bf00      	nop
 8005f1c:	08005f41 	.word	0x08005f41
 8005f20:	08005f61 	.word	0x08005f61
 8005f24:	08005f81 	.word	0x08005f81
 8005f28:	08005fd5 	.word	0x08005fd5
 8005f2c:	08005f9d 	.word	0x08005f9d
 8005f30:	08005fd5 	.word	0x08005fd5
 8005f34:	08005fd5 	.word	0x08005fd5
 8005f38:	08005fd5 	.word	0x08005fd5
 8005f3c:	08005fbd 	.word	0x08005fbd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f40:	f7fe fc2c 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 8005f44:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	005a      	lsls	r2, r3, #1
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	085b      	lsrs	r3, r3, #1
 8005f50:	441a      	add	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005f5e:	e03c      	b.n	8005fda <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f60:	f7fe fc32 	bl	80047c8 <HAL_RCC_GetPCLK2Freq>
 8005f64:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	005a      	lsls	r2, r3, #1
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	085b      	lsrs	r3, r3, #1
 8005f70:	441a      	add	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005f7e:	e02c      	b.n	8005fda <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	085b      	lsrs	r3, r3, #1
 8005f86:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8005f8a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	6852      	ldr	r2, [r2, #4]
 8005f92:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005f9a:	e01e      	b.n	8005fda <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f9c:	f7fe fb68 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 8005fa0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	005a      	lsls	r2, r3, #1
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	085b      	lsrs	r3, r3, #1
 8005fac:	441a      	add	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005fba:	e00e      	b.n	8005fda <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	085b      	lsrs	r3, r3, #1
 8005fc2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005fd2:	e002      	b.n	8005fda <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	76fb      	strb	r3, [r7, #27]
        break;
 8005fd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	2b0f      	cmp	r3, #15
 8005fde:	d916      	bls.n	800600e <UART_SetConfig+0x5de>
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fe6:	d212      	bcs.n	800600e <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	f023 030f 	bic.w	r3, r3, #15
 8005ff0:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	085b      	lsrs	r3, r3, #1
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	f003 0307 	and.w	r3, r3, #7
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	89fb      	ldrh	r3, [r7, #14]
 8006000:	4313      	orrs	r3, r2
 8006002:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	89fa      	ldrh	r2, [r7, #14]
 800600a:	60da      	str	r2, [r3, #12]
 800600c:	e076      	b.n	80060fc <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	76fb      	strb	r3, [r7, #27]
 8006012:	e073      	b.n	80060fc <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8006014:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006018:	2b08      	cmp	r3, #8
 800601a:	d85c      	bhi.n	80060d6 <UART_SetConfig+0x6a6>
 800601c:	a201      	add	r2, pc, #4	; (adr r2, 8006024 <UART_SetConfig+0x5f4>)
 800601e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006022:	bf00      	nop
 8006024:	08006049 	.word	0x08006049
 8006028:	08006067 	.word	0x08006067
 800602c:	08006085 	.word	0x08006085
 8006030:	080060d7 	.word	0x080060d7
 8006034:	080060a1 	.word	0x080060a1
 8006038:	080060d7 	.word	0x080060d7
 800603c:	080060d7 	.word	0x080060d7
 8006040:	080060d7 	.word	0x080060d7
 8006044:	080060bf 	.word	0x080060bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006048:	f7fe fba8 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 800604c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	085a      	lsrs	r2, r3, #1
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	441a      	add	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006060:	b29b      	uxth	r3, r3
 8006062:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006064:	e03a      	b.n	80060dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006066:	f7fe fbaf 	bl	80047c8 <HAL_RCC_GetPCLK2Freq>
 800606a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	085a      	lsrs	r2, r3, #1
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	441a      	add	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	fbb2 f3f3 	udiv	r3, r2, r3
 800607e:	b29b      	uxth	r3, r3
 8006080:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006082:	e02b      	b.n	80060dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	085b      	lsrs	r3, r3, #1
 800608a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800608e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	6852      	ldr	r2, [r2, #4]
 8006096:	fbb3 f3f2 	udiv	r3, r3, r2
 800609a:	b29b      	uxth	r3, r3
 800609c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800609e:	e01d      	b.n	80060dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060a0:	f7fe fae6 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 80060a4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	085a      	lsrs	r2, r3, #1
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	441a      	add	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060bc:	e00e      	b.n	80060dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	085b      	lsrs	r3, r3, #1
 80060c4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060d4:	e002      	b.n	80060dc <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	76fb      	strb	r3, [r7, #27]
        break;
 80060da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	2b0f      	cmp	r3, #15
 80060e0:	d90a      	bls.n	80060f8 <UART_SetConfig+0x6c8>
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060e8:	d206      	bcs.n	80060f8 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	69fa      	ldr	r2, [r7, #28]
 80060f0:	60da      	str	r2, [r3, #12]
 80060f2:	e003      	b.n	80060fc <UART_SetConfig+0x6cc>
 80060f4:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006108:	7efb      	ldrb	r3, [r7, #27]
}
 800610a:	4618      	mov	r0, r3
 800610c:	3728      	adds	r7, #40	; 0x28
 800610e:	46bd      	mov	sp, r7
 8006110:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08006114 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00a      	beq.n	800613e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	430a      	orrs	r2, r1
 800615e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006164:	f003 0304 	and.w	r3, r3, #4
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00a      	beq.n	8006182 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006186:	f003 0308 	and.w	r3, r3, #8
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00a      	beq.n	80061a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	430a      	orrs	r2, r1
 80061a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00a      	beq.n	80061c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	430a      	orrs	r2, r1
 80061c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ca:	f003 0320 	and.w	r3, r3, #32
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00a      	beq.n	80061e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	430a      	orrs	r2, r1
 80061e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d01a      	beq.n	800622a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006212:	d10a      	bne.n	800622a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	605a      	str	r2, [r3, #4]
  }
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b086      	sub	sp, #24
 800625c:	af02      	add	r7, sp, #8
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006266:	f7fc f813 	bl	8002290 <HAL_GetTick>
 800626a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b08      	cmp	r3, #8
 8006278:	d10e      	bne.n	8006298 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800627a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800627e:	9300      	str	r3, [sp, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 f82a 	bl	80062e2 <UART_WaitOnFlagUntilTimeout>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e020      	b.n	80062da <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0304 	and.w	r3, r3, #4
 80062a2:	2b04      	cmp	r3, #4
 80062a4:	d10e      	bne.n	80062c4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062a6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f814 	bl	80062e2 <UART_WaitOnFlagUntilTimeout>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d001      	beq.n	80062c4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e00a      	b.n	80062da <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2220      	movs	r2, #32
 80062c8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2220      	movs	r2, #32
 80062ce:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	60f8      	str	r0, [r7, #12]
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	603b      	str	r3, [r7, #0]
 80062ee:	4613      	mov	r3, r2
 80062f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062f2:	e05d      	b.n	80063b0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fa:	d059      	beq.n	80063b0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062fc:	f7fb ffc8 	bl	8002290 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	429a      	cmp	r2, r3
 800630a:	d302      	bcc.n	8006312 <UART_WaitOnFlagUntilTimeout+0x30>
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d11b      	bne.n	800634a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006320:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689a      	ldr	r2, [r3, #8]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 0201 	bic.w	r2, r2, #1
 8006330:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2220      	movs	r2, #32
 800633c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e042      	b.n	80063d0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0304 	and.w	r3, r3, #4
 8006354:	2b00      	cmp	r3, #0
 8006356:	d02b      	beq.n	80063b0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	69db      	ldr	r3, [r3, #28]
 800635e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006362:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006366:	d123      	bne.n	80063b0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006370:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006380:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0201 	bic.w	r2, r2, #1
 8006390:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2220      	movs	r2, #32
 8006396:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2220      	movs	r2, #32
 800639c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2220      	movs	r2, #32
 80063a2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e00f      	b.n	80063d0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	69da      	ldr	r2, [r3, #28]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	4013      	ands	r3, r2
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	429a      	cmp	r2, r3
 80063be:	bf0c      	ite	eq
 80063c0:	2301      	moveq	r3, #1
 80063c2:	2300      	movne	r3, #0
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	461a      	mov	r2, r3
 80063c8:	79fb      	ldrb	r3, [r7, #7]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d092      	beq.n	80062f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80063d8:	b084      	sub	sp, #16
 80063da:	b580      	push	{r7, lr}
 80063dc:	b084      	sub	sp, #16
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
 80063e2:	f107 001c 	add.w	r0, r7, #28
 80063e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80063ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d122      	bne.n	8006436 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006404:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800641a:	2b01      	cmp	r3, #1
 800641c:	d105      	bne.n	800642a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fa28 	bl	8006880 <USB_CoreReset>
 8006430:	4603      	mov	r3, r0
 8006432:	73fb      	strb	r3, [r7, #15]
 8006434:	e01a      	b.n	800646c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fa1c 	bl	8006880 <USB_CoreReset>
 8006448:	4603      	mov	r3, r0
 800644a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800644c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800644e:	2b00      	cmp	r3, #0
 8006450:	d106      	bne.n	8006460 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006456:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	639a      	str	r2, [r3, #56]	; 0x38
 800645e:	e005      	b.n	800646c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006464:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800646c:	7bfb      	ldrb	r3, [r7, #15]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006478:	b004      	add	sp, #16
 800647a:	4770      	bx	lr

0800647c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f023 0201 	bic.w	r2, r3, #1
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b082      	sub	sp, #8
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
 80064a6:	460b      	mov	r3, r1
 80064a8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80064b6:	78fb      	ldrb	r3, [r7, #3]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d106      	bne.n	80064ca <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	60da      	str	r2, [r3, #12]
 80064c8:	e00b      	b.n	80064e2 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80064ca:	78fb      	ldrb	r3, [r7, #3]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d106      	bne.n	80064de <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	60da      	str	r2, [r3, #12]
 80064dc:	e001      	b.n	80064e2 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e003      	b.n	80064ea <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80064e2:	2032      	movs	r0, #50	; 0x32
 80064e4:	f7fb fee0 	bl	80022a8 <HAL_Delay>

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064f4:	b084      	sub	sp, #16
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b086      	sub	sp, #24
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006502:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006506:	2300      	movs	r3, #0
 8006508:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800650e:	2300      	movs	r3, #0
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	e009      	b.n	8006528 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	3340      	adds	r3, #64	; 0x40
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	4413      	add	r3, r2
 800651e:	2200      	movs	r2, #0
 8006520:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	3301      	adds	r3, #1
 8006526:	613b      	str	r3, [r7, #16]
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	2b0e      	cmp	r3, #14
 800652c:	d9f2      	bls.n	8006514 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800652e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006530:	2b00      	cmp	r3, #0
 8006532:	d11c      	bne.n	800656e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006542:	f043 0302 	orr.w	r3, r3, #2
 8006546:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	601a      	str	r2, [r3, #0]
 800656c:	e005      	b.n	800657a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006572:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006580:	461a      	mov	r2, r3
 8006582:	2300      	movs	r3, #0
 8006584:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800658c:	4619      	mov	r1, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006594:	461a      	mov	r2, r3
 8006596:	680b      	ldr	r3, [r1, #0]
 8006598:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800659a:	2103      	movs	r1, #3
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 f93d 	bl	800681c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80065a2:	2110      	movs	r1, #16
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 f8f1 	bl	800678c <USB_FlushTxFifo>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d001      	beq.n	80065b4 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f90f 	bl	80067d8 <USB_FlushRxFifo>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d001      	beq.n	80065c4 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065ca:	461a      	mov	r2, r3
 80065cc:	2300      	movs	r3, #0
 80065ce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065d6:	461a      	mov	r2, r3
 80065d8:	2300      	movs	r3, #0
 80065da:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065e2:	461a      	mov	r2, r3
 80065e4:	2300      	movs	r3, #0
 80065e6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065e8:	2300      	movs	r3, #0
 80065ea:	613b      	str	r3, [r7, #16]
 80065ec:	e043      	b.n	8006676 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	015a      	lsls	r2, r3, #5
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	4413      	add	r3, r2
 80065f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006600:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006604:	d118      	bne.n	8006638 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10a      	bne.n	8006622 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	015a      	lsls	r2, r3, #5
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	4413      	add	r3, r2
 8006614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006618:	461a      	mov	r2, r3
 800661a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800661e:	6013      	str	r3, [r2, #0]
 8006620:	e013      	b.n	800664a <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800662e:	461a      	mov	r2, r3
 8006630:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006634:	6013      	str	r3, [r2, #0]
 8006636:	e008      	b.n	800664a <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	015a      	lsls	r2, r3, #5
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	4413      	add	r3, r2
 8006640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006644:	461a      	mov	r2, r3
 8006646:	2300      	movs	r3, #0
 8006648:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	015a      	lsls	r2, r3, #5
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	4413      	add	r3, r2
 8006652:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006656:	461a      	mov	r2, r3
 8006658:	2300      	movs	r3, #0
 800665a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	015a      	lsls	r2, r3, #5
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	4413      	add	r3, r2
 8006664:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006668:	461a      	mov	r2, r3
 800666a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800666e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	3301      	adds	r3, #1
 8006674:	613b      	str	r3, [r7, #16]
 8006676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	429a      	cmp	r2, r3
 800667c:	d3b7      	bcc.n	80065ee <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800667e:	2300      	movs	r3, #0
 8006680:	613b      	str	r3, [r7, #16]
 8006682:	e043      	b.n	800670c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4413      	add	r3, r2
 800668c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006696:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800669a:	d118      	bne.n	80066ce <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10a      	bne.n	80066b8 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	015a      	lsls	r2, r3, #5
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	4413      	add	r3, r2
 80066aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ae:	461a      	mov	r2, r3
 80066b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	e013      	b.n	80066e0 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	015a      	lsls	r2, r3, #5
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	4413      	add	r3, r2
 80066c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066c4:	461a      	mov	r2, r3
 80066c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80066ca:	6013      	str	r3, [r2, #0]
 80066cc:	e008      	b.n	80066e0 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066da:	461a      	mov	r2, r3
 80066dc:	2300      	movs	r3, #0
 80066de:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ec:	461a      	mov	r2, r3
 80066ee:	2300      	movs	r3, #0
 80066f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	015a      	lsls	r2, r3, #5
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	4413      	add	r3, r2
 80066fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066fe:	461a      	mov	r2, r3
 8006700:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006704:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	3301      	adds	r3, #1
 800670a:	613b      	str	r3, [r7, #16]
 800670c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	429a      	cmp	r2, r3
 8006712:	d3b7      	bcc.n	8006684 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006722:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006726:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006734:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	f043 0210 	orr.w	r2, r3, #16
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	699a      	ldr	r2, [r3, #24]
 8006746:	4b10      	ldr	r3, [pc, #64]	; (8006788 <USB_DevInit+0x294>)
 8006748:	4313      	orrs	r3, r2
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800674e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006750:	2b00      	cmp	r3, #0
 8006752:	d005      	beq.n	8006760 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	699b      	ldr	r3, [r3, #24]
 8006758:	f043 0208 	orr.w	r2, r3, #8
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006760:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006762:	2b01      	cmp	r3, #1
 8006764:	d107      	bne.n	8006776 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800676e:	f043 0304 	orr.w	r3, r3, #4
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006776:	7dfb      	ldrb	r3, [r7, #23]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006782:	b004      	add	sp, #16
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	803c3800 	.word	0x803c3800

0800678c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006796:	2300      	movs	r3, #0
 8006798:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	019b      	lsls	r3, r3, #6
 800679e:	f043 0220 	orr.w	r2, r3, #32
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	3301      	adds	r3, #1
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4a09      	ldr	r2, [pc, #36]	; (80067d4 <USB_FlushTxFifo+0x48>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d901      	bls.n	80067b8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e006      	b.n	80067c6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	f003 0320 	and.w	r3, r3, #32
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	d0f0      	beq.n	80067a6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3714      	adds	r7, #20
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	00030d40 	.word	0x00030d40

080067d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80067e0:	2300      	movs	r3, #0
 80067e2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2210      	movs	r2, #16
 80067e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3301      	adds	r3, #1
 80067ee:	60fb      	str	r3, [r7, #12]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	4a09      	ldr	r2, [pc, #36]	; (8006818 <USB_FlushRxFifo+0x40>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d901      	bls.n	80067fc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e006      	b.n	800680a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	f003 0310 	and.w	r3, r3, #16
 8006804:	2b10      	cmp	r3, #16
 8006806:	d0f0      	beq.n	80067ea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	00030d40 	.word	0x00030d40

0800681c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	78fb      	ldrb	r3, [r7, #3]
 8006836:	68f9      	ldr	r1, [r7, #12]
 8006838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800683c:	4313      	orrs	r3, r2
 800683e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3714      	adds	r7, #20
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006868:	f043 0302 	orr.w	r3, r3, #2
 800686c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800686e:	2003      	movs	r0, #3
 8006870:	f7fb fd1a 	bl	80022a8 <HAL_Delay>

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3301      	adds	r3, #1
 8006890:	60fb      	str	r3, [r7, #12]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	4a13      	ldr	r2, [pc, #76]	; (80068e4 <USB_CoreReset+0x64>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d901      	bls.n	800689e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e01b      	b.n	80068d6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	daf2      	bge.n	800688c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80068a6:	2300      	movs	r3, #0
 80068a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f043 0201 	orr.w	r2, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3301      	adds	r3, #1
 80068ba:	60fb      	str	r3, [r7, #12]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4a09      	ldr	r2, [pc, #36]	; (80068e4 <USB_CoreReset+0x64>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d901      	bls.n	80068c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e006      	b.n	80068d6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	f003 0301 	and.w	r3, r3, #1
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d0f0      	beq.n	80068b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	00030d40 	.word	0x00030d40

080068e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80068e8:	b480      	push	{r7}
 80068ea:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80068ec:	bf00      	nop
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
	...

080068f8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068fe:	f3ef 8305 	mrs	r3, IPSR
 8006902:	60bb      	str	r3, [r7, #8]
  return(result);
 8006904:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10f      	bne.n	800692a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800690a:	f3ef 8310 	mrs	r3, PRIMASK
 800690e:	607b      	str	r3, [r7, #4]
  return(result);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d105      	bne.n	8006922 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006916:	f3ef 8311 	mrs	r3, BASEPRI
 800691a:	603b      	str	r3, [r7, #0]
  return(result);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d007      	beq.n	8006932 <osKernelInitialize+0x3a>
 8006922:	4b0e      	ldr	r3, [pc, #56]	; (800695c <osKernelInitialize+0x64>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2b02      	cmp	r3, #2
 8006928:	d103      	bne.n	8006932 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800692a:	f06f 0305 	mvn.w	r3, #5
 800692e:	60fb      	str	r3, [r7, #12]
 8006930:	e00c      	b.n	800694c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006932:	4b0a      	ldr	r3, [pc, #40]	; (800695c <osKernelInitialize+0x64>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d105      	bne.n	8006946 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800693a:	4b08      	ldr	r3, [pc, #32]	; (800695c <osKernelInitialize+0x64>)
 800693c:	2201      	movs	r2, #1
 800693e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006940:	2300      	movs	r3, #0
 8006942:	60fb      	str	r3, [r7, #12]
 8006944:	e002      	b.n	800694c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006946:	f04f 33ff 	mov.w	r3, #4294967295
 800694a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800694c:	68fb      	ldr	r3, [r7, #12]
}
 800694e:	4618      	mov	r0, r3
 8006950:	3714      	adds	r7, #20
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	2000022c 	.word	0x2000022c

08006960 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006966:	f3ef 8305 	mrs	r3, IPSR
 800696a:	60bb      	str	r3, [r7, #8]
  return(result);
 800696c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10f      	bne.n	8006992 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006972:	f3ef 8310 	mrs	r3, PRIMASK
 8006976:	607b      	str	r3, [r7, #4]
  return(result);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d105      	bne.n	800698a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800697e:	f3ef 8311 	mrs	r3, BASEPRI
 8006982:	603b      	str	r3, [r7, #0]
  return(result);
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d007      	beq.n	800699a <osKernelStart+0x3a>
 800698a:	4b0f      	ldr	r3, [pc, #60]	; (80069c8 <osKernelStart+0x68>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b02      	cmp	r3, #2
 8006990:	d103      	bne.n	800699a <osKernelStart+0x3a>
    stat = osErrorISR;
 8006992:	f06f 0305 	mvn.w	r3, #5
 8006996:	60fb      	str	r3, [r7, #12]
 8006998:	e010      	b.n	80069bc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800699a:	4b0b      	ldr	r3, [pc, #44]	; (80069c8 <osKernelStart+0x68>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d109      	bne.n	80069b6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80069a2:	f7ff ffa1 	bl	80068e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80069a6:	4b08      	ldr	r3, [pc, #32]	; (80069c8 <osKernelStart+0x68>)
 80069a8:	2202      	movs	r2, #2
 80069aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80069ac:	f001 f870 	bl	8007a90 <vTaskStartScheduler>
      stat = osOK;
 80069b0:	2300      	movs	r3, #0
 80069b2:	60fb      	str	r3, [r7, #12]
 80069b4:	e002      	b.n	80069bc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80069b6:	f04f 33ff 	mov.w	r3, #4294967295
 80069ba:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80069bc:	68fb      	ldr	r3, [r7, #12]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3710      	adds	r7, #16
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	2000022c 	.word	0x2000022c

080069cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b090      	sub	sp, #64	; 0x40
 80069d0:	af04      	add	r7, sp, #16
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80069d8:	2300      	movs	r3, #0
 80069da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069dc:	f3ef 8305 	mrs	r3, IPSR
 80069e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80069e2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f040 808f 	bne.w	8006b08 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069ea:	f3ef 8310 	mrs	r3, PRIMASK
 80069ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d105      	bne.n	8006a02 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80069f6:	f3ef 8311 	mrs	r3, BASEPRI
 80069fa:	617b      	str	r3, [r7, #20]
  return(result);
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <osThreadNew+0x3e>
 8006a02:	4b44      	ldr	r3, [pc, #272]	; (8006b14 <osThreadNew+0x148>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d07e      	beq.n	8006b08 <osThreadNew+0x13c>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d07b      	beq.n	8006b08 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8006a10:	2380      	movs	r3, #128	; 0x80
 8006a12:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006a14:	2318      	movs	r3, #24
 8006a16:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8006a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a20:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d045      	beq.n	8006ab4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d002      	beq.n	8006a36 <osThreadNew+0x6a>
        name = attr->name;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d002      	beq.n	8006a44 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d008      	beq.n	8006a5c <osThreadNew+0x90>
 8006a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4c:	2b38      	cmp	r3, #56	; 0x38
 8006a4e:	d805      	bhi.n	8006a5c <osThreadNew+0x90>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f003 0301 	and.w	r3, r3, #1
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <osThreadNew+0x94>
        return (NULL);
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	e054      	b.n	8006b0a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d003      	beq.n	8006a70 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	089b      	lsrs	r3, r3, #2
 8006a6e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00e      	beq.n	8006a96 <osThreadNew+0xca>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	2b5b      	cmp	r3, #91	; 0x5b
 8006a7e:	d90a      	bls.n	8006a96 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d006      	beq.n	8006a96 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	695b      	ldr	r3, [r3, #20]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d002      	beq.n	8006a96 <osThreadNew+0xca>
        mem = 1;
 8006a90:	2301      	movs	r3, #1
 8006a92:	623b      	str	r3, [r7, #32]
 8006a94:	e010      	b.n	8006ab8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10c      	bne.n	8006ab8 <osThreadNew+0xec>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d108      	bne.n	8006ab8 <osThreadNew+0xec>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d104      	bne.n	8006ab8 <osThreadNew+0xec>
          mem = 0;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	623b      	str	r3, [r7, #32]
 8006ab2:	e001      	b.n	8006ab8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006ab8:	6a3b      	ldr	r3, [r7, #32]
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d110      	bne.n	8006ae0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ac6:	9202      	str	r2, [sp, #8]
 8006ac8:	9301      	str	r3, [sp, #4]
 8006aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006acc:	9300      	str	r3, [sp, #0]
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ad2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f000 fe09 	bl	80076ec <xTaskCreateStatic>
 8006ada:	4603      	mov	r3, r0
 8006adc:	613b      	str	r3, [r7, #16]
 8006ade:	e013      	b.n	8006b08 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d110      	bne.n	8006b08 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	f107 0310 	add.w	r3, r7, #16
 8006aee:	9301      	str	r3, [sp, #4]
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 fe51 	bl	80077a0 <xTaskCreate>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d001      	beq.n	8006b08 <osThreadNew+0x13c>
          hTask = NULL;
 8006b04:	2300      	movs	r3, #0
 8006b06:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b08:	693b      	ldr	r3, [r7, #16]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3730      	adds	r7, #48	; 0x30
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	2000022c 	.word	0x2000022c

08006b18 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b20:	f3ef 8305 	mrs	r3, IPSR
 8006b24:	613b      	str	r3, [r7, #16]
  return(result);
 8006b26:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10f      	bne.n	8006b4c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b2c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b30:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d105      	bne.n	8006b44 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b38:	f3ef 8311 	mrs	r3, BASEPRI
 8006b3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d007      	beq.n	8006b54 <osDelay+0x3c>
 8006b44:	4b0a      	ldr	r3, [pc, #40]	; (8006b70 <osDelay+0x58>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d103      	bne.n	8006b54 <osDelay+0x3c>
    stat = osErrorISR;
 8006b4c:	f06f 0305 	mvn.w	r3, #5
 8006b50:	617b      	str	r3, [r7, #20]
 8006b52:	e007      	b.n	8006b64 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006b54:	2300      	movs	r3, #0
 8006b56:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d002      	beq.n	8006b64 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 ff62 	bl	8007a28 <vTaskDelay>
    }
  }

  return (stat);
 8006b64:	697b      	ldr	r3, [r7, #20]
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3718      	adds	r7, #24
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	2000022c 	.word	0x2000022c

08006b74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4a07      	ldr	r2, [pc, #28]	; (8006ba0 <vApplicationGetIdleTaskMemory+0x2c>)
 8006b84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	4a06      	ldr	r2, [pc, #24]	; (8006ba4 <vApplicationGetIdleTaskMemory+0x30>)
 8006b8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2280      	movs	r2, #128	; 0x80
 8006b90:	601a      	str	r2, [r3, #0]
}
 8006b92:	bf00      	nop
 8006b94:	3714      	adds	r7, #20
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	20000230 	.word	0x20000230
 8006ba4:	2000028c 	.word	0x2000028c

08006ba8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	4a07      	ldr	r2, [pc, #28]	; (8006bd4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006bb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	4a06      	ldr	r2, [pc, #24]	; (8006bd8 <vApplicationGetTimerTaskMemory+0x30>)
 8006bbe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006bc6:	601a      	str	r2, [r3, #0]
}
 8006bc8:	bf00      	nop
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr
 8006bd4:	2000048c 	.word	0x2000048c
 8006bd8:	200004e8 	.word	0x200004e8

08006bdc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f103 0208 	add.w	r2, r3, #8
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bf4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f103 0208 	add.w	r2, r3, #8
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f103 0208 	add.w	r2, r3, #8
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c10:	bf00      	nop
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c2a:	bf00      	nop
 8006c2c:	370c      	adds	r7, #12
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c36:	b480      	push	{r7}
 8006c38:	b085      	sub	sp, #20
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	689a      	ldr	r2, [r3, #8]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	683a      	ldr	r2, [r7, #0]
 8006c60:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	1c5a      	adds	r2, r3, #1
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	601a      	str	r2, [r3, #0]
}
 8006c72:	bf00      	nop
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b085      	sub	sp, #20
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
 8006c86:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c94:	d103      	bne.n	8006c9e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	60fb      	str	r3, [r7, #12]
 8006c9c:	e00c      	b.n	8006cb8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	3308      	adds	r3, #8
 8006ca2:	60fb      	str	r3, [r7, #12]
 8006ca4:	e002      	b.n	8006cac <vListInsert+0x2e>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	60fb      	str	r3, [r7, #12]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d2f6      	bcs.n	8006ca6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	601a      	str	r2, [r3, #0]
}
 8006ce4:	bf00      	nop
 8006ce6:	3714      	adds	r7, #20
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b085      	sub	sp, #20
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	6892      	ldr	r2, [r2, #8]
 8006d06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6852      	ldr	r2, [r2, #4]
 8006d10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d103      	bne.n	8006d24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	1e5a      	subs	r2, r3, #1
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3714      	adds	r7, #20
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d109      	bne.n	8006d6c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d5c:	f383 8811 	msr	BASEPRI, r3
 8006d60:	f3bf 8f6f 	isb	sy
 8006d64:	f3bf 8f4f 	dsb	sy
 8006d68:	60bb      	str	r3, [r7, #8]
 8006d6a:	e7fe      	b.n	8006d6a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006d6c:	f002 f80e 	bl	8008d8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d78:	68f9      	ldr	r1, [r7, #12]
 8006d7a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006d7c:	fb01 f303 	mul.w	r3, r1, r3
 8006d80:	441a      	add	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	68f9      	ldr	r1, [r7, #12]
 8006da0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006da2:	fb01 f303 	mul.w	r3, r1, r3
 8006da6:	441a      	add	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	22ff      	movs	r2, #255	; 0xff
 8006db0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	22ff      	movs	r2, #255	; 0xff
 8006db8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d114      	bne.n	8006dec <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d01a      	beq.n	8006e00 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3310      	adds	r3, #16
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f001 f8de 	bl	8007f90 <xTaskRemoveFromEventList>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d012      	beq.n	8006e00 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006dda:	4b0d      	ldr	r3, [pc, #52]	; (8006e10 <xQueueGenericReset+0xcc>)
 8006ddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	f3bf 8f4f 	dsb	sy
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	e009      	b.n	8006e00 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	3310      	adds	r3, #16
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7ff fef3 	bl	8006bdc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	3324      	adds	r3, #36	; 0x24
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7ff feee 	bl	8006bdc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e00:	f001 fff2 	bl	8008de8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e04:	2301      	movs	r3, #1
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	e000ed04 	.word	0xe000ed04

08006e14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b08e      	sub	sp, #56	; 0x38
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]
 8006e20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d109      	bne.n	8006e3c <xQueueGenericCreateStatic+0x28>
 8006e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e3a:	e7fe      	b.n	8006e3a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d109      	bne.n	8006e56 <xQueueGenericCreateStatic+0x42>
 8006e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e46:	f383 8811 	msr	BASEPRI, r3
 8006e4a:	f3bf 8f6f 	isb	sy
 8006e4e:	f3bf 8f4f 	dsb	sy
 8006e52:	627b      	str	r3, [r7, #36]	; 0x24
 8006e54:	e7fe      	b.n	8006e54 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d002      	beq.n	8006e62 <xQueueGenericCreateStatic+0x4e>
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d001      	beq.n	8006e66 <xQueueGenericCreateStatic+0x52>
 8006e62:	2301      	movs	r3, #1
 8006e64:	e000      	b.n	8006e68 <xQueueGenericCreateStatic+0x54>
 8006e66:	2300      	movs	r3, #0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d109      	bne.n	8006e80 <xQueueGenericCreateStatic+0x6c>
 8006e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e70:	f383 8811 	msr	BASEPRI, r3
 8006e74:	f3bf 8f6f 	isb	sy
 8006e78:	f3bf 8f4f 	dsb	sy
 8006e7c:	623b      	str	r3, [r7, #32]
 8006e7e:	e7fe      	b.n	8006e7e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <xQueueGenericCreateStatic+0x78>
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <xQueueGenericCreateStatic+0x7c>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e000      	b.n	8006e92 <xQueueGenericCreateStatic+0x7e>
 8006e90:	2300      	movs	r3, #0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d109      	bne.n	8006eaa <xQueueGenericCreateStatic+0x96>
 8006e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	61fb      	str	r3, [r7, #28]
 8006ea8:	e7fe      	b.n	8006ea8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006eaa:	2350      	movs	r3, #80	; 0x50
 8006eac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2b50      	cmp	r3, #80	; 0x50
 8006eb2:	d009      	beq.n	8006ec8 <xQueueGenericCreateStatic+0xb4>
 8006eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb8:	f383 8811 	msr	BASEPRI, r3
 8006ebc:	f3bf 8f6f 	isb	sy
 8006ec0:	f3bf 8f4f 	dsb	sy
 8006ec4:	61bb      	str	r3, [r7, #24]
 8006ec6:	e7fe      	b.n	8006ec6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006ec8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d00d      	beq.n	8006ef0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006edc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ee2:	9300      	str	r3, [sp, #0]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	68b9      	ldr	r1, [r7, #8]
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f000 f805 	bl	8006efa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3730      	adds	r7, #48	; 0x30
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b084      	sub	sp, #16
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	60f8      	str	r0, [r7, #12]
 8006f02:	60b9      	str	r1, [r7, #8]
 8006f04:	607a      	str	r2, [r7, #4]
 8006f06:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d103      	bne.n	8006f16 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	69ba      	ldr	r2, [r7, #24]
 8006f12:	601a      	str	r2, [r3, #0]
 8006f14:	e002      	b.n	8006f1c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	68ba      	ldr	r2, [r7, #8]
 8006f26:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006f28:	2101      	movs	r1, #1
 8006f2a:	69b8      	ldr	r0, [r7, #24]
 8006f2c:	f7ff ff0a 	bl	8006d44 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	78fa      	ldrb	r2, [r7, #3]
 8006f34:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006f38:	bf00      	nop
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b08e      	sub	sp, #56	; 0x38
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
 8006f4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d109      	bne.n	8006f70 <xQueueGenericSend+0x30>
 8006f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f60:	f383 8811 	msr	BASEPRI, r3
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f6e:	e7fe      	b.n	8006f6e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d103      	bne.n	8006f7e <xQueueGenericSend+0x3e>
 8006f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d101      	bne.n	8006f82 <xQueueGenericSend+0x42>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e000      	b.n	8006f84 <xQueueGenericSend+0x44>
 8006f82:	2300      	movs	r3, #0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d109      	bne.n	8006f9c <xQueueGenericSend+0x5c>
 8006f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	627b      	str	r3, [r7, #36]	; 0x24
 8006f9a:	e7fe      	b.n	8006f9a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2b02      	cmp	r3, #2
 8006fa0:	d103      	bne.n	8006faa <xQueueGenericSend+0x6a>
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d101      	bne.n	8006fae <xQueueGenericSend+0x6e>
 8006faa:	2301      	movs	r3, #1
 8006fac:	e000      	b.n	8006fb0 <xQueueGenericSend+0x70>
 8006fae:	2300      	movs	r3, #0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d109      	bne.n	8006fc8 <xQueueGenericSend+0x88>
 8006fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	623b      	str	r3, [r7, #32]
 8006fc6:	e7fe      	b.n	8006fc6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006fc8:	f001 f998 	bl	80082fc <xTaskGetSchedulerState>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d102      	bne.n	8006fd8 <xQueueGenericSend+0x98>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <xQueueGenericSend+0x9c>
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e000      	b.n	8006fde <xQueueGenericSend+0x9e>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d109      	bne.n	8006ff6 <xQueueGenericSend+0xb6>
 8006fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe6:	f383 8811 	msr	BASEPRI, r3
 8006fea:	f3bf 8f6f 	isb	sy
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	61fb      	str	r3, [r7, #28]
 8006ff4:	e7fe      	b.n	8006ff4 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ff6:	f001 fec9 	bl	8008d8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007002:	429a      	cmp	r2, r3
 8007004:	d302      	bcc.n	800700c <xQueueGenericSend+0xcc>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b02      	cmp	r3, #2
 800700a:	d129      	bne.n	8007060 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800700c:	683a      	ldr	r2, [r7, #0]
 800700e:	68b9      	ldr	r1, [r7, #8]
 8007010:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007012:	f000 f9ff 	bl	8007414 <prvCopyDataToQueue>
 8007016:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701c:	2b00      	cmp	r3, #0
 800701e:	d010      	beq.n	8007042 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007022:	3324      	adds	r3, #36	; 0x24
 8007024:	4618      	mov	r0, r3
 8007026:	f000 ffb3 	bl	8007f90 <xTaskRemoveFromEventList>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d013      	beq.n	8007058 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007030:	4b3f      	ldr	r3, [pc, #252]	; (8007130 <xQueueGenericSend+0x1f0>)
 8007032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007036:	601a      	str	r2, [r3, #0]
 8007038:	f3bf 8f4f 	dsb	sy
 800703c:	f3bf 8f6f 	isb	sy
 8007040:	e00a      	b.n	8007058 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007044:	2b00      	cmp	r3, #0
 8007046:	d007      	beq.n	8007058 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007048:	4b39      	ldr	r3, [pc, #228]	; (8007130 <xQueueGenericSend+0x1f0>)
 800704a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007058:	f001 fec6 	bl	8008de8 <vPortExitCritical>
				return pdPASS;
 800705c:	2301      	movs	r3, #1
 800705e:	e063      	b.n	8007128 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d103      	bne.n	800706e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007066:	f001 febf 	bl	8008de8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800706a:	2300      	movs	r3, #0
 800706c:	e05c      	b.n	8007128 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800706e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007070:	2b00      	cmp	r3, #0
 8007072:	d106      	bne.n	8007082 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007074:	f107 0314 	add.w	r3, r7, #20
 8007078:	4618      	mov	r0, r3
 800707a:	f000 ffeb 	bl	8008054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800707e:	2301      	movs	r3, #1
 8007080:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007082:	f001 feb1 	bl	8008de8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007086:	f000 fd67 	bl	8007b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800708a:	f001 fe7f 	bl	8008d8c <vPortEnterCritical>
 800708e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007090:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007094:	b25b      	sxtb	r3, r3
 8007096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709a:	d103      	bne.n	80070a4 <xQueueGenericSend+0x164>
 800709c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070aa:	b25b      	sxtb	r3, r3
 80070ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b0:	d103      	bne.n	80070ba <xQueueGenericSend+0x17a>
 80070b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070ba:	f001 fe95 	bl	8008de8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070be:	1d3a      	adds	r2, r7, #4
 80070c0:	f107 0314 	add.w	r3, r7, #20
 80070c4:	4611      	mov	r1, r2
 80070c6:	4618      	mov	r0, r3
 80070c8:	f000 ffda 	bl	8008080 <xTaskCheckForTimeOut>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d124      	bne.n	800711c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80070d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070d4:	f000 fa96 	bl	8007604 <prvIsQueueFull>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d018      	beq.n	8007110 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80070de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e0:	3310      	adds	r3, #16
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	4611      	mov	r1, r2
 80070e6:	4618      	mov	r0, r3
 80070e8:	f000 ff04 	bl	8007ef4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80070ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070ee:	f000 fa21 	bl	8007534 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80070f2:	f000 fd3f 	bl	8007b74 <xTaskResumeAll>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f47f af7c 	bne.w	8006ff6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80070fe:	4b0c      	ldr	r3, [pc, #48]	; (8007130 <xQueueGenericSend+0x1f0>)
 8007100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	f3bf 8f4f 	dsb	sy
 800710a:	f3bf 8f6f 	isb	sy
 800710e:	e772      	b.n	8006ff6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007110:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007112:	f000 fa0f 	bl	8007534 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007116:	f000 fd2d 	bl	8007b74 <xTaskResumeAll>
 800711a:	e76c      	b.n	8006ff6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800711c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800711e:	f000 fa09 	bl	8007534 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007122:	f000 fd27 	bl	8007b74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007126:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007128:	4618      	mov	r0, r3
 800712a:	3738      	adds	r7, #56	; 0x38
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	e000ed04 	.word	0xe000ed04

08007134 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b08e      	sub	sp, #56	; 0x38
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	607a      	str	r2, [r7, #4]
 8007140:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007148:	2b00      	cmp	r3, #0
 800714a:	d109      	bne.n	8007160 <xQueueGenericSendFromISR+0x2c>
 800714c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007150:	f383 8811 	msr	BASEPRI, r3
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	f3bf 8f4f 	dsb	sy
 800715c:	627b      	str	r3, [r7, #36]	; 0x24
 800715e:	e7fe      	b.n	800715e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d103      	bne.n	800716e <xQueueGenericSendFromISR+0x3a>
 8007166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <xQueueGenericSendFromISR+0x3e>
 800716e:	2301      	movs	r3, #1
 8007170:	e000      	b.n	8007174 <xQueueGenericSendFromISR+0x40>
 8007172:	2300      	movs	r3, #0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d109      	bne.n	800718c <xQueueGenericSendFromISR+0x58>
 8007178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	623b      	str	r3, [r7, #32]
 800718a:	e7fe      	b.n	800718a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	2b02      	cmp	r3, #2
 8007190:	d103      	bne.n	800719a <xQueueGenericSendFromISR+0x66>
 8007192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007196:	2b01      	cmp	r3, #1
 8007198:	d101      	bne.n	800719e <xQueueGenericSendFromISR+0x6a>
 800719a:	2301      	movs	r3, #1
 800719c:	e000      	b.n	80071a0 <xQueueGenericSendFromISR+0x6c>
 800719e:	2300      	movs	r3, #0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d109      	bne.n	80071b8 <xQueueGenericSendFromISR+0x84>
 80071a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a8:	f383 8811 	msr	BASEPRI, r3
 80071ac:	f3bf 8f6f 	isb	sy
 80071b0:	f3bf 8f4f 	dsb	sy
 80071b4:	61fb      	str	r3, [r7, #28]
 80071b6:	e7fe      	b.n	80071b6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071b8:	f001 fec4 	bl	8008f44 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80071bc:	f3ef 8211 	mrs	r2, BASEPRI
 80071c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	61ba      	str	r2, [r7, #24]
 80071d2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80071d4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80071d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d302      	bcc.n	80071ea <xQueueGenericSendFromISR+0xb6>
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d12c      	bne.n	8007244 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80071ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80071f4:	683a      	ldr	r2, [r7, #0]
 80071f6:	68b9      	ldr	r1, [r7, #8]
 80071f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071fa:	f000 f90b 	bl	8007414 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80071fe:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007206:	d112      	bne.n	800722e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	d016      	beq.n	800723e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007212:	3324      	adds	r3, #36	; 0x24
 8007214:	4618      	mov	r0, r3
 8007216:	f000 febb 	bl	8007f90 <xTaskRemoveFromEventList>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d00e      	beq.n	800723e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00b      	beq.n	800723e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	e007      	b.n	800723e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800722e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007232:	3301      	adds	r3, #1
 8007234:	b2db      	uxtb	r3, r3
 8007236:	b25a      	sxtb	r2, r3
 8007238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800723e:	2301      	movs	r3, #1
 8007240:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007242:	e001      	b.n	8007248 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007244:	2300      	movs	r3, #0
 8007246:	637b      	str	r3, [r7, #52]	; 0x34
 8007248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800724a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007254:	4618      	mov	r0, r3
 8007256:	3738      	adds	r7, #56	; 0x38
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b08c      	sub	sp, #48	; 0x30
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007268:	2300      	movs	r3, #0
 800726a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007272:	2b00      	cmp	r3, #0
 8007274:	d109      	bne.n	800728a <xQueueReceive+0x2e>
	__asm volatile
 8007276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727a:	f383 8811 	msr	BASEPRI, r3
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f3bf 8f4f 	dsb	sy
 8007286:	623b      	str	r3, [r7, #32]
 8007288:	e7fe      	b.n	8007288 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d103      	bne.n	8007298 <xQueueReceive+0x3c>
 8007290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <xQueueReceive+0x40>
 8007298:	2301      	movs	r3, #1
 800729a:	e000      	b.n	800729e <xQueueReceive+0x42>
 800729c:	2300      	movs	r3, #0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d109      	bne.n	80072b6 <xQueueReceive+0x5a>
 80072a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a6:	f383 8811 	msr	BASEPRI, r3
 80072aa:	f3bf 8f6f 	isb	sy
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	61fb      	str	r3, [r7, #28]
 80072b4:	e7fe      	b.n	80072b4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072b6:	f001 f821 	bl	80082fc <xTaskGetSchedulerState>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d102      	bne.n	80072c6 <xQueueReceive+0x6a>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d101      	bne.n	80072ca <xQueueReceive+0x6e>
 80072c6:	2301      	movs	r3, #1
 80072c8:	e000      	b.n	80072cc <xQueueReceive+0x70>
 80072ca:	2300      	movs	r3, #0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d109      	bne.n	80072e4 <xQueueReceive+0x88>
 80072d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	61bb      	str	r3, [r7, #24]
 80072e2:	e7fe      	b.n	80072e2 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072e4:	f001 fd52 	bl	8008d8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ec:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d01f      	beq.n	8007334 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80072f4:	68b9      	ldr	r1, [r7, #8]
 80072f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072f8:	f000 f8f6 	bl	80074e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80072fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fe:	1e5a      	subs	r2, r3, #1
 8007300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007302:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00f      	beq.n	800732c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800730c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800730e:	3310      	adds	r3, #16
 8007310:	4618      	mov	r0, r3
 8007312:	f000 fe3d 	bl	8007f90 <xTaskRemoveFromEventList>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d007      	beq.n	800732c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800731c:	4b3c      	ldr	r3, [pc, #240]	; (8007410 <xQueueReceive+0x1b4>)
 800731e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007322:	601a      	str	r2, [r3, #0]
 8007324:	f3bf 8f4f 	dsb	sy
 8007328:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800732c:	f001 fd5c 	bl	8008de8 <vPortExitCritical>
				return pdPASS;
 8007330:	2301      	movs	r3, #1
 8007332:	e069      	b.n	8007408 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d103      	bne.n	8007342 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800733a:	f001 fd55 	bl	8008de8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800733e:	2300      	movs	r3, #0
 8007340:	e062      	b.n	8007408 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007344:	2b00      	cmp	r3, #0
 8007346:	d106      	bne.n	8007356 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007348:	f107 0310 	add.w	r3, r7, #16
 800734c:	4618      	mov	r0, r3
 800734e:	f000 fe81 	bl	8008054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007352:	2301      	movs	r3, #1
 8007354:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007356:	f001 fd47 	bl	8008de8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800735a:	f000 fbfd 	bl	8007b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800735e:	f001 fd15 	bl	8008d8c <vPortEnterCritical>
 8007362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007364:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007368:	b25b      	sxtb	r3, r3
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800736e:	d103      	bne.n	8007378 <xQueueReceive+0x11c>
 8007370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800737e:	b25b      	sxtb	r3, r3
 8007380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007384:	d103      	bne.n	800738e <xQueueReceive+0x132>
 8007386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800738e:	f001 fd2b 	bl	8008de8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007392:	1d3a      	adds	r2, r7, #4
 8007394:	f107 0310 	add.w	r3, r7, #16
 8007398:	4611      	mov	r1, r2
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fe70 	bl	8008080 <xTaskCheckForTimeOut>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d123      	bne.n	80073ee <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073a8:	f000 f916 	bl	80075d8 <prvIsQueueEmpty>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d017      	beq.n	80073e2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80073b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b4:	3324      	adds	r3, #36	; 0x24
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	4611      	mov	r1, r2
 80073ba:	4618      	mov	r0, r3
 80073bc:	f000 fd9a 	bl	8007ef4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80073c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073c2:	f000 f8b7 	bl	8007534 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80073c6:	f000 fbd5 	bl	8007b74 <xTaskResumeAll>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d189      	bne.n	80072e4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80073d0:	4b0f      	ldr	r3, [pc, #60]	; (8007410 <xQueueReceive+0x1b4>)
 80073d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	f3bf 8f6f 	isb	sy
 80073e0:	e780      	b.n	80072e4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80073e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073e4:	f000 f8a6 	bl	8007534 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073e8:	f000 fbc4 	bl	8007b74 <xTaskResumeAll>
 80073ec:	e77a      	b.n	80072e4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80073ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073f0:	f000 f8a0 	bl	8007534 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073f4:	f000 fbbe 	bl	8007b74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073fa:	f000 f8ed 	bl	80075d8 <prvIsQueueEmpty>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	f43f af6f 	beq.w	80072e4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007406:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007408:	4618      	mov	r0, r3
 800740a:	3730      	adds	r7, #48	; 0x30
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}
 8007410:	e000ed04 	.word	0xe000ed04

08007414 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007420:	2300      	movs	r3, #0
 8007422:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007428:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10d      	bne.n	800744e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d14d      	bne.n	80074d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	4618      	mov	r0, r3
 8007440:	f000 ff7a 	bl	8008338 <xTaskPriorityDisinherit>
 8007444:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	609a      	str	r2, [r3, #8]
 800744c:	e043      	b.n	80074d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d119      	bne.n	8007488 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6858      	ldr	r0, [r3, #4]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800745c:	461a      	mov	r2, r3
 800745e:	68b9      	ldr	r1, [r7, #8]
 8007460:	f001 ffae 	bl	80093c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	685a      	ldr	r2, [r3, #4]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746c:	441a      	add	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	429a      	cmp	r2, r3
 800747c:	d32b      	bcc.n	80074d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	605a      	str	r2, [r3, #4]
 8007486:	e026      	b.n	80074d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	68d8      	ldr	r0, [r3, #12]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007490:	461a      	mov	r2, r3
 8007492:	68b9      	ldr	r1, [r7, #8]
 8007494:	f001 ff94 	bl	80093c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	68da      	ldr	r2, [r3, #12]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a0:	425b      	negs	r3, r3
 80074a2:	441a      	add	r2, r3
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	68da      	ldr	r2, [r3, #12]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d207      	bcs.n	80074c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	689a      	ldr	r2, [r3, #8]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074bc:	425b      	negs	r3, r3
 80074be:	441a      	add	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d105      	bne.n	80074d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	1c5a      	adds	r2, r3, #1
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80074de:	697b      	ldr	r3, [r7, #20]
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3718      	adds	r7, #24
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d018      	beq.n	800752c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68da      	ldr	r2, [r3, #12]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007502:	441a      	add	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	429a      	cmp	r2, r3
 8007512:	d303      	bcc.n	800751c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	68d9      	ldr	r1, [r3, #12]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007524:	461a      	mov	r2, r3
 8007526:	6838      	ldr	r0, [r7, #0]
 8007528:	f001 ff4a 	bl	80093c0 <memcpy>
	}
}
 800752c:	bf00      	nop
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800753c:	f001 fc26 	bl	8008d8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007546:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007548:	e011      	b.n	800756e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754e:	2b00      	cmp	r3, #0
 8007550:	d012      	beq.n	8007578 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	3324      	adds	r3, #36	; 0x24
 8007556:	4618      	mov	r0, r3
 8007558:	f000 fd1a 	bl	8007f90 <xTaskRemoveFromEventList>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d001      	beq.n	8007566 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007562:	f000 fded 	bl	8008140 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007566:	7bfb      	ldrb	r3, [r7, #15]
 8007568:	3b01      	subs	r3, #1
 800756a:	b2db      	uxtb	r3, r3
 800756c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800756e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007572:	2b00      	cmp	r3, #0
 8007574:	dce9      	bgt.n	800754a <prvUnlockQueue+0x16>
 8007576:	e000      	b.n	800757a <prvUnlockQueue+0x46>
					break;
 8007578:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	22ff      	movs	r2, #255	; 0xff
 800757e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007582:	f001 fc31 	bl	8008de8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007586:	f001 fc01 	bl	8008d8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007590:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007592:	e011      	b.n	80075b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d012      	beq.n	80075c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	3310      	adds	r3, #16
 80075a0:	4618      	mov	r0, r3
 80075a2:	f000 fcf5 	bl	8007f90 <xTaskRemoveFromEventList>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80075ac:	f000 fdc8 	bl	8008140 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80075b0:	7bbb      	ldrb	r3, [r7, #14]
 80075b2:	3b01      	subs	r3, #1
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	dce9      	bgt.n	8007594 <prvUnlockQueue+0x60>
 80075c0:	e000      	b.n	80075c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80075c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	22ff      	movs	r2, #255	; 0xff
 80075c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80075cc:	f001 fc0c 	bl	8008de8 <vPortExitCritical>
}
 80075d0:	bf00      	nop
 80075d2:	3710      	adds	r7, #16
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075e0:	f001 fbd4 	bl	8008d8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d102      	bne.n	80075f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80075ec:	2301      	movs	r3, #1
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	e001      	b.n	80075f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80075f2:	2300      	movs	r3, #0
 80075f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075f6:	f001 fbf7 	bl	8008de8 <vPortExitCritical>

	return xReturn;
 80075fa:	68fb      	ldr	r3, [r7, #12]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800760c:	f001 fbbe 	bl	8008d8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007618:	429a      	cmp	r2, r3
 800761a:	d102      	bne.n	8007622 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800761c:	2301      	movs	r3, #1
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	e001      	b.n	8007626 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007626:	f001 fbdf 	bl	8008de8 <vPortExitCritical>

	return xReturn;
 800762a:	68fb      	ldr	r3, [r7, #12]
}
 800762c:	4618      	mov	r0, r3
 800762e:	3710      	adds	r7, #16
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800763e:	2300      	movs	r3, #0
 8007640:	60fb      	str	r3, [r7, #12]
 8007642:	e014      	b.n	800766e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007644:	4a0e      	ldr	r2, [pc, #56]	; (8007680 <vQueueAddToRegistry+0x4c>)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d10b      	bne.n	8007668 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007650:	490b      	ldr	r1, [pc, #44]	; (8007680 <vQueueAddToRegistry+0x4c>)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800765a:	4a09      	ldr	r2, [pc, #36]	; (8007680 <vQueueAddToRegistry+0x4c>)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	00db      	lsls	r3, r3, #3
 8007660:	4413      	add	r3, r2
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007666:	e005      	b.n	8007674 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	3301      	adds	r3, #1
 800766c:	60fb      	str	r3, [r7, #12]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2b07      	cmp	r3, #7
 8007672:	d9e7      	bls.n	8007644 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007674:	bf00      	nop
 8007676:	3714      	adds	r7, #20
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr
 8007680:	200039b8 	.word	0x200039b8

08007684 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007694:	f001 fb7a 	bl	8008d8c <vPortEnterCritical>
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800769e:	b25b      	sxtb	r3, r3
 80076a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a4:	d103      	bne.n	80076ae <vQueueWaitForMessageRestricted+0x2a>
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076b4:	b25b      	sxtb	r3, r3
 80076b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ba:	d103      	bne.n	80076c4 <vQueueWaitForMessageRestricted+0x40>
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	2200      	movs	r2, #0
 80076c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076c4:	f001 fb90 	bl	8008de8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d106      	bne.n	80076de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	3324      	adds	r3, #36	; 0x24
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	68b9      	ldr	r1, [r7, #8]
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 fc2f 	bl	8007f3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80076de:	6978      	ldr	r0, [r7, #20]
 80076e0:	f7ff ff28 	bl	8007534 <prvUnlockQueue>
	}
 80076e4:	bf00      	nop
 80076e6:	3718      	adds	r7, #24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b08e      	sub	sp, #56	; 0x38
 80076f0:	af04      	add	r7, sp, #16
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	607a      	str	r2, [r7, #4]
 80076f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80076fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d109      	bne.n	8007714 <xTaskCreateStatic+0x28>
 8007700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	623b      	str	r3, [r7, #32]
 8007712:	e7fe      	b.n	8007712 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007716:	2b00      	cmp	r3, #0
 8007718:	d109      	bne.n	800772e <xTaskCreateStatic+0x42>
 800771a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	61fb      	str	r3, [r7, #28]
 800772c:	e7fe      	b.n	800772c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800772e:	235c      	movs	r3, #92	; 0x5c
 8007730:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	2b5c      	cmp	r3, #92	; 0x5c
 8007736:	d009      	beq.n	800774c <xTaskCreateStatic+0x60>
 8007738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800773c:	f383 8811 	msr	BASEPRI, r3
 8007740:	f3bf 8f6f 	isb	sy
 8007744:	f3bf 8f4f 	dsb	sy
 8007748:	61bb      	str	r3, [r7, #24]
 800774a:	e7fe      	b.n	800774a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800774c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800774e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007750:	2b00      	cmp	r3, #0
 8007752:	d01e      	beq.n	8007792 <xTaskCreateStatic+0xa6>
 8007754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007756:	2b00      	cmp	r3, #0
 8007758:	d01b      	beq.n	8007792 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800775a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800775e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007760:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007762:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	2202      	movs	r2, #2
 8007768:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800776c:	2300      	movs	r3, #0
 800776e:	9303      	str	r3, [sp, #12]
 8007770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007772:	9302      	str	r3, [sp, #8]
 8007774:	f107 0314 	add.w	r3, r7, #20
 8007778:	9301      	str	r3, [sp, #4]
 800777a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	68b9      	ldr	r1, [r7, #8]
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f000 f850 	bl	800782a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800778a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800778c:	f000 f8dc 	bl	8007948 <prvAddNewTaskToReadyList>
 8007790:	e001      	b.n	8007796 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8007792:	2300      	movs	r3, #0
 8007794:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007796:	697b      	ldr	r3, [r7, #20]
	}
 8007798:	4618      	mov	r0, r3
 800779a:	3728      	adds	r7, #40	; 0x28
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}

080077a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b08c      	sub	sp, #48	; 0x30
 80077a4:	af04      	add	r7, sp, #16
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	603b      	str	r3, [r7, #0]
 80077ac:	4613      	mov	r3, r2
 80077ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80077b0:	88fb      	ldrh	r3, [r7, #6]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	4618      	mov	r0, r3
 80077b6:	f001 fc03 	bl	8008fc0 <pvPortMalloc>
 80077ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d00e      	beq.n	80077e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80077c2:	205c      	movs	r0, #92	; 0x5c
 80077c4:	f001 fbfc 	bl	8008fc0 <pvPortMalloc>
 80077c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d003      	beq.n	80077d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	631a      	str	r2, [r3, #48]	; 0x30
 80077d6:	e005      	b.n	80077e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80077d8:	6978      	ldr	r0, [r7, #20]
 80077da:	f001 fcb3 	bl	8009144 <vPortFree>
 80077de:	e001      	b.n	80077e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d017      	beq.n	800781a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80077f2:	88fa      	ldrh	r2, [r7, #6]
 80077f4:	2300      	movs	r3, #0
 80077f6:	9303      	str	r3, [sp, #12]
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	9302      	str	r3, [sp, #8]
 80077fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077fe:	9301      	str	r3, [sp, #4]
 8007800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	68b9      	ldr	r1, [r7, #8]
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 f80e 	bl	800782a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800780e:	69f8      	ldr	r0, [r7, #28]
 8007810:	f000 f89a 	bl	8007948 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007814:	2301      	movs	r3, #1
 8007816:	61bb      	str	r3, [r7, #24]
 8007818:	e002      	b.n	8007820 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800781a:	f04f 33ff 	mov.w	r3, #4294967295
 800781e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007820:	69bb      	ldr	r3, [r7, #24]
	}
 8007822:	4618      	mov	r0, r3
 8007824:	3720      	adds	r7, #32
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b088      	sub	sp, #32
 800782e:	af00      	add	r7, sp, #0
 8007830:	60f8      	str	r0, [r7, #12]
 8007832:	60b9      	str	r1, [r7, #8]
 8007834:	607a      	str	r2, [r7, #4]
 8007836:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800783a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	461a      	mov	r2, r3
 8007842:	21a5      	movs	r1, #165	; 0xa5
 8007844:	f001 fdc7 	bl	80093d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800784a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007852:	3b01      	subs	r3, #1
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4413      	add	r3, r2
 8007858:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800785a:	69bb      	ldr	r3, [r7, #24]
 800785c:	f023 0307 	bic.w	r3, r3, #7
 8007860:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	f003 0307 	and.w	r3, r3, #7
 8007868:	2b00      	cmp	r3, #0
 800786a:	d009      	beq.n	8007880 <prvInitialiseNewTask+0x56>
 800786c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	617b      	str	r3, [r7, #20]
 800787e:	e7fe      	b.n	800787e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d01f      	beq.n	80078c6 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007886:	2300      	movs	r3, #0
 8007888:	61fb      	str	r3, [r7, #28]
 800788a:	e012      	b.n	80078b2 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	4413      	add	r3, r2
 8007892:	7819      	ldrb	r1, [r3, #0]
 8007894:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007896:	69fb      	ldr	r3, [r7, #28]
 8007898:	4413      	add	r3, r2
 800789a:	3334      	adds	r3, #52	; 0x34
 800789c:	460a      	mov	r2, r1
 800789e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	4413      	add	r3, r2
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d006      	beq.n	80078ba <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	3301      	adds	r3, #1
 80078b0:	61fb      	str	r3, [r7, #28]
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	2b0f      	cmp	r3, #15
 80078b6:	d9e9      	bls.n	800788c <prvInitialiseNewTask+0x62>
 80078b8:	e000      	b.n	80078bc <prvInitialiseNewTask+0x92>
			{
				break;
 80078ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80078bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078be:	2200      	movs	r2, #0
 80078c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80078c4:	e003      	b.n	80078ce <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80078c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80078ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d0:	2b37      	cmp	r3, #55	; 0x37
 80078d2:	d901      	bls.n	80078d8 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80078d4:	2337      	movs	r3, #55	; 0x37
 80078d6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80078d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078dc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80078de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078e2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80078e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e6:	2200      	movs	r2, #0
 80078e8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80078ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ec:	3304      	adds	r3, #4
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7ff f994 	bl	8006c1c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80078f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078f6:	3318      	adds	r3, #24
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7ff f98f 	bl	8006c1c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80078fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007902:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007906:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800790a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800790c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800790e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007912:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007916:	2200      	movs	r2, #0
 8007918:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800791a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800791c:	2200      	movs	r2, #0
 800791e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007922:	683a      	ldr	r2, [r7, #0]
 8007924:	68f9      	ldr	r1, [r7, #12]
 8007926:	69b8      	ldr	r0, [r7, #24]
 8007928:	f001 f90c 	bl	8008b44 <pxPortInitialiseStack>
 800792c:	4602      	mov	r2, r0
 800792e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007930:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007934:	2b00      	cmp	r3, #0
 8007936:	d002      	beq.n	800793e <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800793a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800793c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800793e:	bf00      	nop
 8007940:	3720      	adds	r7, #32
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
	...

08007948 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007950:	f001 fa1c 	bl	8008d8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007954:	4b2d      	ldr	r3, [pc, #180]	; (8007a0c <prvAddNewTaskToReadyList+0xc4>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	3301      	adds	r3, #1
 800795a:	4a2c      	ldr	r2, [pc, #176]	; (8007a0c <prvAddNewTaskToReadyList+0xc4>)
 800795c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800795e:	4b2c      	ldr	r3, [pc, #176]	; (8007a10 <prvAddNewTaskToReadyList+0xc8>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d109      	bne.n	800797a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007966:	4a2a      	ldr	r2, [pc, #168]	; (8007a10 <prvAddNewTaskToReadyList+0xc8>)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800796c:	4b27      	ldr	r3, [pc, #156]	; (8007a0c <prvAddNewTaskToReadyList+0xc4>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d110      	bne.n	8007996 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007974:	f000 fc08 	bl	8008188 <prvInitialiseTaskLists>
 8007978:	e00d      	b.n	8007996 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800797a:	4b26      	ldr	r3, [pc, #152]	; (8007a14 <prvAddNewTaskToReadyList+0xcc>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d109      	bne.n	8007996 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007982:	4b23      	ldr	r3, [pc, #140]	; (8007a10 <prvAddNewTaskToReadyList+0xc8>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800798c:	429a      	cmp	r2, r3
 800798e:	d802      	bhi.n	8007996 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007990:	4a1f      	ldr	r2, [pc, #124]	; (8007a10 <prvAddNewTaskToReadyList+0xc8>)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007996:	4b20      	ldr	r3, [pc, #128]	; (8007a18 <prvAddNewTaskToReadyList+0xd0>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3301      	adds	r3, #1
 800799c:	4a1e      	ldr	r2, [pc, #120]	; (8007a18 <prvAddNewTaskToReadyList+0xd0>)
 800799e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80079a0:	4b1d      	ldr	r3, [pc, #116]	; (8007a18 <prvAddNewTaskToReadyList+0xd0>)
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ac:	4b1b      	ldr	r3, [pc, #108]	; (8007a1c <prvAddNewTaskToReadyList+0xd4>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d903      	bls.n	80079bc <prvAddNewTaskToReadyList+0x74>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079b8:	4a18      	ldr	r2, [pc, #96]	; (8007a1c <prvAddNewTaskToReadyList+0xd4>)
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c0:	4613      	mov	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	4413      	add	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4a15      	ldr	r2, [pc, #84]	; (8007a20 <prvAddNewTaskToReadyList+0xd8>)
 80079ca:	441a      	add	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	3304      	adds	r3, #4
 80079d0:	4619      	mov	r1, r3
 80079d2:	4610      	mov	r0, r2
 80079d4:	f7ff f92f 	bl	8006c36 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80079d8:	f001 fa06 	bl	8008de8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80079dc:	4b0d      	ldr	r3, [pc, #52]	; (8007a14 <prvAddNewTaskToReadyList+0xcc>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00e      	beq.n	8007a02 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80079e4:	4b0a      	ldr	r3, [pc, #40]	; (8007a10 <prvAddNewTaskToReadyList+0xc8>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d207      	bcs.n	8007a02 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80079f2:	4b0c      	ldr	r3, [pc, #48]	; (8007a24 <prvAddNewTaskToReadyList+0xdc>)
 80079f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079f8:	601a      	str	r2, [r3, #0]
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a02:	bf00      	nop
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	20000dbc 	.word	0x20000dbc
 8007a10:	200008e8 	.word	0x200008e8
 8007a14:	20000dc8 	.word	0x20000dc8
 8007a18:	20000dd8 	.word	0x20000dd8
 8007a1c:	20000dc4 	.word	0x20000dc4
 8007a20:	200008ec 	.word	0x200008ec
 8007a24:	e000ed04 	.word	0xe000ed04

08007a28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d016      	beq.n	8007a68 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a3a:	4b13      	ldr	r3, [pc, #76]	; (8007a88 <vTaskDelay+0x60>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d009      	beq.n	8007a56 <vTaskDelay+0x2e>
 8007a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a46:	f383 8811 	msr	BASEPRI, r3
 8007a4a:	f3bf 8f6f 	isb	sy
 8007a4e:	f3bf 8f4f 	dsb	sy
 8007a52:	60bb      	str	r3, [r7, #8]
 8007a54:	e7fe      	b.n	8007a54 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007a56:	f000 f87f 	bl	8007b58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 fcd7 	bl	8008410 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a62:	f000 f887 	bl	8007b74 <xTaskResumeAll>
 8007a66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d107      	bne.n	8007a7e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8007a6e:	4b07      	ldr	r3, [pc, #28]	; (8007a8c <vTaskDelay+0x64>)
 8007a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	f3bf 8f4f 	dsb	sy
 8007a7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a7e:	bf00      	nop
 8007a80:	3710      	adds	r7, #16
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	20000de4 	.word	0x20000de4
 8007a8c:	e000ed04 	.word	0xe000ed04

08007a90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b08a      	sub	sp, #40	; 0x28
 8007a94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a96:	2300      	movs	r3, #0
 8007a98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007a9e:	463a      	mov	r2, r7
 8007aa0:	1d39      	adds	r1, r7, #4
 8007aa2:	f107 0308 	add.w	r3, r7, #8
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7ff f864 	bl	8006b74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007aac:	6839      	ldr	r1, [r7, #0]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	9202      	str	r2, [sp, #8]
 8007ab4:	9301      	str	r3, [sp, #4]
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	2300      	movs	r3, #0
 8007abc:	460a      	mov	r2, r1
 8007abe:	4920      	ldr	r1, [pc, #128]	; (8007b40 <vTaskStartScheduler+0xb0>)
 8007ac0:	4820      	ldr	r0, [pc, #128]	; (8007b44 <vTaskStartScheduler+0xb4>)
 8007ac2:	f7ff fe13 	bl	80076ec <xTaskCreateStatic>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	4b1f      	ldr	r3, [pc, #124]	; (8007b48 <vTaskStartScheduler+0xb8>)
 8007aca:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007acc:	4b1e      	ldr	r3, [pc, #120]	; (8007b48 <vTaskStartScheduler+0xb8>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d002      	beq.n	8007ada <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	617b      	str	r3, [r7, #20]
 8007ad8:	e001      	b.n	8007ade <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ada:	2300      	movs	r3, #0
 8007adc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d102      	bne.n	8007aea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007ae4:	f000 fce8 	bl	80084b8 <xTimerCreateTimerTask>
 8007ae8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d115      	bne.n	8007b1c <vTaskStartScheduler+0x8c>
 8007af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af4:	f383 8811 	msr	BASEPRI, r3
 8007af8:	f3bf 8f6f 	isb	sy
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b02:	4b12      	ldr	r3, [pc, #72]	; (8007b4c <vTaskStartScheduler+0xbc>)
 8007b04:	f04f 32ff 	mov.w	r2, #4294967295
 8007b08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b0a:	4b11      	ldr	r3, [pc, #68]	; (8007b50 <vTaskStartScheduler+0xc0>)
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b10:	4b10      	ldr	r3, [pc, #64]	; (8007b54 <vTaskStartScheduler+0xc4>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b16:	f001 f89b 	bl	8008c50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b1a:	e00d      	b.n	8007b38 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b22:	d109      	bne.n	8007b38 <vTaskStartScheduler+0xa8>
 8007b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b28:	f383 8811 	msr	BASEPRI, r3
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	60fb      	str	r3, [r7, #12]
 8007b36:	e7fe      	b.n	8007b36 <vTaskStartScheduler+0xa6>
}
 8007b38:	bf00      	nop
 8007b3a:	3718      	adds	r7, #24
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	08009d10 	.word	0x08009d10
 8007b44:	08008159 	.word	0x08008159
 8007b48:	20000de0 	.word	0x20000de0
 8007b4c:	20000ddc 	.word	0x20000ddc
 8007b50:	20000dc8 	.word	0x20000dc8
 8007b54:	20000dc0 	.word	0x20000dc0

08007b58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b58:	b480      	push	{r7}
 8007b5a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007b5c:	4b04      	ldr	r3, [pc, #16]	; (8007b70 <vTaskSuspendAll+0x18>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	3301      	adds	r3, #1
 8007b62:	4a03      	ldr	r2, [pc, #12]	; (8007b70 <vTaskSuspendAll+0x18>)
 8007b64:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007b66:	bf00      	nop
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	20000de4 	.word	0x20000de4

08007b74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b82:	4b41      	ldr	r3, [pc, #260]	; (8007c88 <xTaskResumeAll+0x114>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d109      	bne.n	8007b9e <xTaskResumeAll+0x2a>
 8007b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	603b      	str	r3, [r7, #0]
 8007b9c:	e7fe      	b.n	8007b9c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007b9e:	f001 f8f5 	bl	8008d8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007ba2:	4b39      	ldr	r3, [pc, #228]	; (8007c88 <xTaskResumeAll+0x114>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	4a37      	ldr	r2, [pc, #220]	; (8007c88 <xTaskResumeAll+0x114>)
 8007baa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bac:	4b36      	ldr	r3, [pc, #216]	; (8007c88 <xTaskResumeAll+0x114>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d162      	bne.n	8007c7a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bb4:	4b35      	ldr	r3, [pc, #212]	; (8007c8c <xTaskResumeAll+0x118>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d05e      	beq.n	8007c7a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bbc:	e02f      	b.n	8007c1e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bbe:	4b34      	ldr	r3, [pc, #208]	; (8007c90 <xTaskResumeAll+0x11c>)
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	3318      	adds	r3, #24
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7ff f890 	bl	8006cf0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f7ff f88b 	bl	8006cf0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bde:	4b2d      	ldr	r3, [pc, #180]	; (8007c94 <xTaskResumeAll+0x120>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d903      	bls.n	8007bee <xTaskResumeAll+0x7a>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bea:	4a2a      	ldr	r2, [pc, #168]	; (8007c94 <xTaskResumeAll+0x120>)
 8007bec:	6013      	str	r3, [r2, #0]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	4413      	add	r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4a27      	ldr	r2, [pc, #156]	; (8007c98 <xTaskResumeAll+0x124>)
 8007bfc:	441a      	add	r2, r3
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	3304      	adds	r3, #4
 8007c02:	4619      	mov	r1, r3
 8007c04:	4610      	mov	r0, r2
 8007c06:	f7ff f816 	bl	8006c36 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0e:	4b23      	ldr	r3, [pc, #140]	; (8007c9c <xTaskResumeAll+0x128>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d302      	bcc.n	8007c1e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007c18:	4b21      	ldr	r3, [pc, #132]	; (8007ca0 <xTaskResumeAll+0x12c>)
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c1e:	4b1c      	ldr	r3, [pc, #112]	; (8007c90 <xTaskResumeAll+0x11c>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1cb      	bne.n	8007bbe <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d001      	beq.n	8007c30 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c2c:	f000 fb46 	bl	80082bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007c30:	4b1c      	ldr	r3, [pc, #112]	; (8007ca4 <xTaskResumeAll+0x130>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d010      	beq.n	8007c5e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c3c:	f000 f846 	bl	8007ccc <xTaskIncrementTick>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d002      	beq.n	8007c4c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007c46:	4b16      	ldr	r3, [pc, #88]	; (8007ca0 <xTaskResumeAll+0x12c>)
 8007c48:	2201      	movs	r2, #1
 8007c4a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1f1      	bne.n	8007c3c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007c58:	4b12      	ldr	r3, [pc, #72]	; (8007ca4 <xTaskResumeAll+0x130>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c5e:	4b10      	ldr	r3, [pc, #64]	; (8007ca0 <xTaskResumeAll+0x12c>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d009      	beq.n	8007c7a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c66:	2301      	movs	r3, #1
 8007c68:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c6a:	4b0f      	ldr	r3, [pc, #60]	; (8007ca8 <xTaskResumeAll+0x134>)
 8007c6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c70:	601a      	str	r2, [r3, #0]
 8007c72:	f3bf 8f4f 	dsb	sy
 8007c76:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c7a:	f001 f8b5 	bl	8008de8 <vPortExitCritical>

	return xAlreadyYielded;
 8007c7e:	68bb      	ldr	r3, [r7, #8]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	20000de4 	.word	0x20000de4
 8007c8c:	20000dbc 	.word	0x20000dbc
 8007c90:	20000d7c 	.word	0x20000d7c
 8007c94:	20000dc4 	.word	0x20000dc4
 8007c98:	200008ec 	.word	0x200008ec
 8007c9c:	200008e8 	.word	0x200008e8
 8007ca0:	20000dd0 	.word	0x20000dd0
 8007ca4:	20000dcc 	.word	0x20000dcc
 8007ca8:	e000ed04 	.word	0xe000ed04

08007cac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cb2:	4b05      	ldr	r3, [pc, #20]	; (8007cc8 <xTaskGetTickCount+0x1c>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cb8:	687b      	ldr	r3, [r7, #4]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	370c      	adds	r7, #12
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop
 8007cc8:	20000dc0 	.word	0x20000dc0

08007ccc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cd6:	4b4e      	ldr	r3, [pc, #312]	; (8007e10 <xTaskIncrementTick+0x144>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f040 8088 	bne.w	8007df0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ce0:	4b4c      	ldr	r3, [pc, #304]	; (8007e14 <xTaskIncrementTick+0x148>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ce8:	4a4a      	ldr	r2, [pc, #296]	; (8007e14 <xTaskIncrementTick+0x148>)
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d11f      	bne.n	8007d34 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007cf4:	4b48      	ldr	r3, [pc, #288]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d009      	beq.n	8007d12 <xTaskIncrementTick+0x46>
 8007cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	603b      	str	r3, [r7, #0]
 8007d10:	e7fe      	b.n	8007d10 <xTaskIncrementTick+0x44>
 8007d12:	4b41      	ldr	r3, [pc, #260]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	60fb      	str	r3, [r7, #12]
 8007d18:	4b40      	ldr	r3, [pc, #256]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a3e      	ldr	r2, [pc, #248]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007d1e:	6013      	str	r3, [r2, #0]
 8007d20:	4a3e      	ldr	r2, [pc, #248]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6013      	str	r3, [r2, #0]
 8007d26:	4b3e      	ldr	r3, [pc, #248]	; (8007e20 <xTaskIncrementTick+0x154>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	3301      	adds	r3, #1
 8007d2c:	4a3c      	ldr	r2, [pc, #240]	; (8007e20 <xTaskIncrementTick+0x154>)
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	f000 fac4 	bl	80082bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d34:	4b3b      	ldr	r3, [pc, #236]	; (8007e24 <xTaskIncrementTick+0x158>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	693a      	ldr	r2, [r7, #16]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d349      	bcc.n	8007dd2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d3e:	4b36      	ldr	r3, [pc, #216]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d104      	bne.n	8007d52 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d48:	4b36      	ldr	r3, [pc, #216]	; (8007e24 <xTaskIncrementTick+0x158>)
 8007d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d4e:	601a      	str	r2, [r3, #0]
					break;
 8007d50:	e03f      	b.n	8007dd2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d52:	4b31      	ldr	r3, [pc, #196]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d203      	bcs.n	8007d72 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d6a:	4a2e      	ldr	r2, [pc, #184]	; (8007e24 <xTaskIncrementTick+0x158>)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d70:	e02f      	b.n	8007dd2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	3304      	adds	r3, #4
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7fe ffba 	bl	8006cf0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d004      	beq.n	8007d8e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	3318      	adds	r3, #24
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7fe ffb1 	bl	8006cf0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d92:	4b25      	ldr	r3, [pc, #148]	; (8007e28 <xTaskIncrementTick+0x15c>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d903      	bls.n	8007da2 <xTaskIncrementTick+0xd6>
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9e:	4a22      	ldr	r2, [pc, #136]	; (8007e28 <xTaskIncrementTick+0x15c>)
 8007da0:	6013      	str	r3, [r2, #0]
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da6:	4613      	mov	r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	009b      	lsls	r3, r3, #2
 8007dae:	4a1f      	ldr	r2, [pc, #124]	; (8007e2c <xTaskIncrementTick+0x160>)
 8007db0:	441a      	add	r2, r3
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	3304      	adds	r3, #4
 8007db6:	4619      	mov	r1, r3
 8007db8:	4610      	mov	r0, r2
 8007dba:	f7fe ff3c 	bl	8006c36 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc2:	4b1b      	ldr	r3, [pc, #108]	; (8007e30 <xTaskIncrementTick+0x164>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d3b8      	bcc.n	8007d3e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dd0:	e7b5      	b.n	8007d3e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007dd2:	4b17      	ldr	r3, [pc, #92]	; (8007e30 <xTaskIncrementTick+0x164>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd8:	4914      	ldr	r1, [pc, #80]	; (8007e2c <xTaskIncrementTick+0x160>)
 8007dda:	4613      	mov	r3, r2
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	4413      	add	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	440b      	add	r3, r1
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d907      	bls.n	8007dfa <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8007dea:	2301      	movs	r3, #1
 8007dec:	617b      	str	r3, [r7, #20]
 8007dee:	e004      	b.n	8007dfa <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007df0:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <xTaskIncrementTick+0x168>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3301      	adds	r3, #1
 8007df6:	4a0f      	ldr	r2, [pc, #60]	; (8007e34 <xTaskIncrementTick+0x168>)
 8007df8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007dfa:	4b0f      	ldr	r3, [pc, #60]	; (8007e38 <xTaskIncrementTick+0x16c>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8007e02:	2301      	movs	r3, #1
 8007e04:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007e06:	697b      	ldr	r3, [r7, #20]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	20000de4 	.word	0x20000de4
 8007e14:	20000dc0 	.word	0x20000dc0
 8007e18:	20000d74 	.word	0x20000d74
 8007e1c:	20000d78 	.word	0x20000d78
 8007e20:	20000dd4 	.word	0x20000dd4
 8007e24:	20000ddc 	.word	0x20000ddc
 8007e28:	20000dc4 	.word	0x20000dc4
 8007e2c:	200008ec 	.word	0x200008ec
 8007e30:	200008e8 	.word	0x200008e8
 8007e34:	20000dcc 	.word	0x20000dcc
 8007e38:	20000dd0 	.word	0x20000dd0

08007e3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b085      	sub	sp, #20
 8007e40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e42:	4b27      	ldr	r3, [pc, #156]	; (8007ee0 <vTaskSwitchContext+0xa4>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d003      	beq.n	8007e52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e4a:	4b26      	ldr	r3, [pc, #152]	; (8007ee4 <vTaskSwitchContext+0xa8>)
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e50:	e040      	b.n	8007ed4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007e52:	4b24      	ldr	r3, [pc, #144]	; (8007ee4 <vTaskSwitchContext+0xa8>)
 8007e54:	2200      	movs	r2, #0
 8007e56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e58:	4b23      	ldr	r3, [pc, #140]	; (8007ee8 <vTaskSwitchContext+0xac>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	60fb      	str	r3, [r7, #12]
 8007e5e:	e00f      	b.n	8007e80 <vTaskSwitchContext+0x44>
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d109      	bne.n	8007e7a <vTaskSwitchContext+0x3e>
 8007e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6a:	f383 8811 	msr	BASEPRI, r3
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	f3bf 8f4f 	dsb	sy
 8007e76:	607b      	str	r3, [r7, #4]
 8007e78:	e7fe      	b.n	8007e78 <vTaskSwitchContext+0x3c>
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	60fb      	str	r3, [r7, #12]
 8007e80:	491a      	ldr	r1, [pc, #104]	; (8007eec <vTaskSwitchContext+0xb0>)
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	4613      	mov	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	4413      	add	r3, r2
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	440b      	add	r3, r1
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d0e5      	beq.n	8007e60 <vTaskSwitchContext+0x24>
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	4613      	mov	r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	4413      	add	r3, r2
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4a13      	ldr	r2, [pc, #76]	; (8007eec <vTaskSwitchContext+0xb0>)
 8007ea0:	4413      	add	r3, r2
 8007ea2:	60bb      	str	r3, [r7, #8]
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	685a      	ldr	r2, [r3, #4]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	605a      	str	r2, [r3, #4]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	3308      	adds	r3, #8
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d104      	bne.n	8007ec4 <vTaskSwitchContext+0x88>
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	685a      	ldr	r2, [r3, #4]
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	605a      	str	r2, [r3, #4]
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	4a09      	ldr	r2, [pc, #36]	; (8007ef0 <vTaskSwitchContext+0xb4>)
 8007ecc:	6013      	str	r3, [r2, #0]
 8007ece:	4a06      	ldr	r2, [pc, #24]	; (8007ee8 <vTaskSwitchContext+0xac>)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6013      	str	r3, [r2, #0]
}
 8007ed4:	bf00      	nop
 8007ed6:	3714      	adds	r7, #20
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr
 8007ee0:	20000de4 	.word	0x20000de4
 8007ee4:	20000dd0 	.word	0x20000dd0
 8007ee8:	20000dc4 	.word	0x20000dc4
 8007eec:	200008ec 	.word	0x200008ec
 8007ef0:	200008e8 	.word	0x200008e8

08007ef4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d109      	bne.n	8007f18 <vTaskPlaceOnEventList+0x24>
 8007f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	60fb      	str	r3, [r7, #12]
 8007f16:	e7fe      	b.n	8007f16 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f18:	4b07      	ldr	r3, [pc, #28]	; (8007f38 <vTaskPlaceOnEventList+0x44>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	3318      	adds	r3, #24
 8007f1e:	4619      	mov	r1, r3
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f7fe feac 	bl	8006c7e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f26:	2101      	movs	r1, #1
 8007f28:	6838      	ldr	r0, [r7, #0]
 8007f2a:	f000 fa71 	bl	8008410 <prvAddCurrentTaskToDelayedList>
}
 8007f2e:	bf00      	nop
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	200008e8 	.word	0x200008e8

08007f3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d109      	bne.n	8007f62 <vTaskPlaceOnEventListRestricted+0x26>
 8007f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	617b      	str	r3, [r7, #20]
 8007f60:	e7fe      	b.n	8007f60 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f62:	4b0a      	ldr	r3, [pc, #40]	; (8007f8c <vTaskPlaceOnEventListRestricted+0x50>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3318      	adds	r3, #24
 8007f68:	4619      	mov	r1, r3
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f7fe fe63 	bl	8006c36 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d002      	beq.n	8007f7c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8007f76:	f04f 33ff 	mov.w	r3, #4294967295
 8007f7a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007f7c:	6879      	ldr	r1, [r7, #4]
 8007f7e:	68b8      	ldr	r0, [r7, #8]
 8007f80:	f000 fa46 	bl	8008410 <prvAddCurrentTaskToDelayedList>
	}
 8007f84:	bf00      	nop
 8007f86:	3718      	adds	r7, #24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}
 8007f8c:	200008e8 	.word	0x200008e8

08007f90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d109      	bne.n	8007fba <xTaskRemoveFromEventList+0x2a>
 8007fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	60fb      	str	r3, [r7, #12]
 8007fb8:	e7fe      	b.n	8007fb8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	3318      	adds	r3, #24
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7fe fe96 	bl	8006cf0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fc4:	4b1d      	ldr	r3, [pc, #116]	; (800803c <xTaskRemoveFromEventList+0xac>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d11d      	bne.n	8008008 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	3304      	adds	r3, #4
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f7fe fe8d 	bl	8006cf0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fda:	4b19      	ldr	r3, [pc, #100]	; (8008040 <xTaskRemoveFromEventList+0xb0>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d903      	bls.n	8007fea <xTaskRemoveFromEventList+0x5a>
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fe6:	4a16      	ldr	r2, [pc, #88]	; (8008040 <xTaskRemoveFromEventList+0xb0>)
 8007fe8:	6013      	str	r3, [r2, #0]
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fee:	4613      	mov	r3, r2
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	4413      	add	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4a13      	ldr	r2, [pc, #76]	; (8008044 <xTaskRemoveFromEventList+0xb4>)
 8007ff8:	441a      	add	r2, r3
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	4619      	mov	r1, r3
 8008000:	4610      	mov	r0, r2
 8008002:	f7fe fe18 	bl	8006c36 <vListInsertEnd>
 8008006:	e005      	b.n	8008014 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	3318      	adds	r3, #24
 800800c:	4619      	mov	r1, r3
 800800e:	480e      	ldr	r0, [pc, #56]	; (8008048 <xTaskRemoveFromEventList+0xb8>)
 8008010:	f7fe fe11 	bl	8006c36 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008018:	4b0c      	ldr	r3, [pc, #48]	; (800804c <xTaskRemoveFromEventList+0xbc>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800801e:	429a      	cmp	r2, r3
 8008020:	d905      	bls.n	800802e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008022:	2301      	movs	r3, #1
 8008024:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008026:	4b0a      	ldr	r3, [pc, #40]	; (8008050 <xTaskRemoveFromEventList+0xc0>)
 8008028:	2201      	movs	r2, #1
 800802a:	601a      	str	r2, [r3, #0]
 800802c:	e001      	b.n	8008032 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800802e:	2300      	movs	r3, #0
 8008030:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008032:	697b      	ldr	r3, [r7, #20]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3718      	adds	r7, #24
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	20000de4 	.word	0x20000de4
 8008040:	20000dc4 	.word	0x20000dc4
 8008044:	200008ec 	.word	0x200008ec
 8008048:	20000d7c 	.word	0x20000d7c
 800804c:	200008e8 	.word	0x200008e8
 8008050:	20000dd0 	.word	0x20000dd0

08008054 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800805c:	4b06      	ldr	r3, [pc, #24]	; (8008078 <vTaskInternalSetTimeOutState+0x24>)
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <vTaskInternalSetTimeOutState+0x28>)
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	605a      	str	r2, [r3, #4]
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr
 8008078:	20000dd4 	.word	0x20000dd4
 800807c:	20000dc0 	.word	0x20000dc0

08008080 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b088      	sub	sp, #32
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d109      	bne.n	80080a4 <xTaskCheckForTimeOut+0x24>
 8008090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	613b      	str	r3, [r7, #16]
 80080a2:	e7fe      	b.n	80080a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d109      	bne.n	80080be <xTaskCheckForTimeOut+0x3e>
 80080aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ae:	f383 8811 	msr	BASEPRI, r3
 80080b2:	f3bf 8f6f 	isb	sy
 80080b6:	f3bf 8f4f 	dsb	sy
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	e7fe      	b.n	80080bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80080be:	f000 fe65 	bl	8008d8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80080c2:	4b1d      	ldr	r3, [pc, #116]	; (8008138 <xTaskCheckForTimeOut+0xb8>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	69ba      	ldr	r2, [r7, #24]
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080da:	d102      	bne.n	80080e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80080dc:	2300      	movs	r3, #0
 80080de:	61fb      	str	r3, [r7, #28]
 80080e0:	e023      	b.n	800812a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	4b15      	ldr	r3, [pc, #84]	; (800813c <xTaskCheckForTimeOut+0xbc>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d007      	beq.n	80080fe <xTaskCheckForTimeOut+0x7e>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	69ba      	ldr	r2, [r7, #24]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d302      	bcc.n	80080fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80080f8:	2301      	movs	r3, #1
 80080fa:	61fb      	str	r3, [r7, #28]
 80080fc:	e015      	b.n	800812a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	429a      	cmp	r2, r3
 8008106:	d20b      	bcs.n	8008120 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	1ad2      	subs	r2, r2, r3
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f7ff ff9d 	bl	8008054 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800811a:	2300      	movs	r3, #0
 800811c:	61fb      	str	r3, [r7, #28]
 800811e:	e004      	b.n	800812a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	2200      	movs	r2, #0
 8008124:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008126:	2301      	movs	r3, #1
 8008128:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800812a:	f000 fe5d 	bl	8008de8 <vPortExitCritical>

	return xReturn;
 800812e:	69fb      	ldr	r3, [r7, #28]
}
 8008130:	4618      	mov	r0, r3
 8008132:	3720      	adds	r7, #32
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	20000dc0 	.word	0x20000dc0
 800813c:	20000dd4 	.word	0x20000dd4

08008140 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008140:	b480      	push	{r7}
 8008142:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008144:	4b03      	ldr	r3, [pc, #12]	; (8008154 <vTaskMissedYield+0x14>)
 8008146:	2201      	movs	r2, #1
 8008148:	601a      	str	r2, [r3, #0]
}
 800814a:	bf00      	nop
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr
 8008154:	20000dd0 	.word	0x20000dd0

08008158 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008160:	f000 f852 	bl	8008208 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008164:	4b06      	ldr	r3, [pc, #24]	; (8008180 <prvIdleTask+0x28>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2b01      	cmp	r3, #1
 800816a:	d9f9      	bls.n	8008160 <prvIdleTask+0x8>
			{
				taskYIELD();
 800816c:	4b05      	ldr	r3, [pc, #20]	; (8008184 <prvIdleTask+0x2c>)
 800816e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	f3bf 8f4f 	dsb	sy
 8008178:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800817c:	e7f0      	b.n	8008160 <prvIdleTask+0x8>
 800817e:	bf00      	nop
 8008180:	200008ec 	.word	0x200008ec
 8008184:	e000ed04 	.word	0xe000ed04

08008188 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800818e:	2300      	movs	r3, #0
 8008190:	607b      	str	r3, [r7, #4]
 8008192:	e00c      	b.n	80081ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	4613      	mov	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4413      	add	r3, r2
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	4a12      	ldr	r2, [pc, #72]	; (80081e8 <prvInitialiseTaskLists+0x60>)
 80081a0:	4413      	add	r3, r2
 80081a2:	4618      	mov	r0, r3
 80081a4:	f7fe fd1a 	bl	8006bdc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	3301      	adds	r3, #1
 80081ac:	607b      	str	r3, [r7, #4]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b37      	cmp	r3, #55	; 0x37
 80081b2:	d9ef      	bls.n	8008194 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081b4:	480d      	ldr	r0, [pc, #52]	; (80081ec <prvInitialiseTaskLists+0x64>)
 80081b6:	f7fe fd11 	bl	8006bdc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081ba:	480d      	ldr	r0, [pc, #52]	; (80081f0 <prvInitialiseTaskLists+0x68>)
 80081bc:	f7fe fd0e 	bl	8006bdc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081c0:	480c      	ldr	r0, [pc, #48]	; (80081f4 <prvInitialiseTaskLists+0x6c>)
 80081c2:	f7fe fd0b 	bl	8006bdc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081c6:	480c      	ldr	r0, [pc, #48]	; (80081f8 <prvInitialiseTaskLists+0x70>)
 80081c8:	f7fe fd08 	bl	8006bdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081cc:	480b      	ldr	r0, [pc, #44]	; (80081fc <prvInitialiseTaskLists+0x74>)
 80081ce:	f7fe fd05 	bl	8006bdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081d2:	4b0b      	ldr	r3, [pc, #44]	; (8008200 <prvInitialiseTaskLists+0x78>)
 80081d4:	4a05      	ldr	r2, [pc, #20]	; (80081ec <prvInitialiseTaskLists+0x64>)
 80081d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80081d8:	4b0a      	ldr	r3, [pc, #40]	; (8008204 <prvInitialiseTaskLists+0x7c>)
 80081da:	4a05      	ldr	r2, [pc, #20]	; (80081f0 <prvInitialiseTaskLists+0x68>)
 80081dc:	601a      	str	r2, [r3, #0]
}
 80081de:	bf00      	nop
 80081e0:	3708      	adds	r7, #8
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	200008ec 	.word	0x200008ec
 80081ec:	20000d4c 	.word	0x20000d4c
 80081f0:	20000d60 	.word	0x20000d60
 80081f4:	20000d7c 	.word	0x20000d7c
 80081f8:	20000d90 	.word	0x20000d90
 80081fc:	20000da8 	.word	0x20000da8
 8008200:	20000d74 	.word	0x20000d74
 8008204:	20000d78 	.word	0x20000d78

08008208 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800820e:	e019      	b.n	8008244 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008210:	f000 fdbc 	bl	8008d8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008214:	4b0f      	ldr	r3, [pc, #60]	; (8008254 <prvCheckTasksWaitingTermination+0x4c>)
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	3304      	adds	r3, #4
 8008220:	4618      	mov	r0, r3
 8008222:	f7fe fd65 	bl	8006cf0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008226:	4b0c      	ldr	r3, [pc, #48]	; (8008258 <prvCheckTasksWaitingTermination+0x50>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	3b01      	subs	r3, #1
 800822c:	4a0a      	ldr	r2, [pc, #40]	; (8008258 <prvCheckTasksWaitingTermination+0x50>)
 800822e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008230:	4b0a      	ldr	r3, [pc, #40]	; (800825c <prvCheckTasksWaitingTermination+0x54>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	3b01      	subs	r3, #1
 8008236:	4a09      	ldr	r2, [pc, #36]	; (800825c <prvCheckTasksWaitingTermination+0x54>)
 8008238:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800823a:	f000 fdd5 	bl	8008de8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f80e 	bl	8008260 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008244:	4b05      	ldr	r3, [pc, #20]	; (800825c <prvCheckTasksWaitingTermination+0x54>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e1      	bne.n	8008210 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800824c:	bf00      	nop
 800824e:	3708      	adds	r7, #8
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}
 8008254:	20000d90 	.word	0x20000d90
 8008258:	20000dbc 	.word	0x20000dbc
 800825c:	20000da4 	.word	0x20000da4

08008260 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800826e:	2b00      	cmp	r3, #0
 8008270:	d108      	bne.n	8008284 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008276:	4618      	mov	r0, r3
 8008278:	f000 ff64 	bl	8009144 <vPortFree>
				vPortFree( pxTCB );
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 ff61 	bl	8009144 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008282:	e017      	b.n	80082b4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800828a:	2b01      	cmp	r3, #1
 800828c:	d103      	bne.n	8008296 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 ff58 	bl	8009144 <vPortFree>
	}
 8008294:	e00e      	b.n	80082b4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800829c:	2b02      	cmp	r3, #2
 800829e:	d009      	beq.n	80082b4 <prvDeleteTCB+0x54>
 80082a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	60fb      	str	r3, [r7, #12]
 80082b2:	e7fe      	b.n	80082b2 <prvDeleteTCB+0x52>
	}
 80082b4:	bf00      	nop
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082c2:	4b0c      	ldr	r3, [pc, #48]	; (80082f4 <prvResetNextTaskUnblockTime+0x38>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d104      	bne.n	80082d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80082cc:	4b0a      	ldr	r3, [pc, #40]	; (80082f8 <prvResetNextTaskUnblockTime+0x3c>)
 80082ce:	f04f 32ff 	mov.w	r2, #4294967295
 80082d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80082d4:	e008      	b.n	80082e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082d6:	4b07      	ldr	r3, [pc, #28]	; (80082f4 <prvResetNextTaskUnblockTime+0x38>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	68db      	ldr	r3, [r3, #12]
 80082de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	4a04      	ldr	r2, [pc, #16]	; (80082f8 <prvResetNextTaskUnblockTime+0x3c>)
 80082e6:	6013      	str	r3, [r2, #0]
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr
 80082f4:	20000d74 	.word	0x20000d74
 80082f8:	20000ddc 	.word	0x20000ddc

080082fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008302:	4b0b      	ldr	r3, [pc, #44]	; (8008330 <xTaskGetSchedulerState+0x34>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d102      	bne.n	8008310 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800830a:	2301      	movs	r3, #1
 800830c:	607b      	str	r3, [r7, #4]
 800830e:	e008      	b.n	8008322 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008310:	4b08      	ldr	r3, [pc, #32]	; (8008334 <xTaskGetSchedulerState+0x38>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d102      	bne.n	800831e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008318:	2302      	movs	r3, #2
 800831a:	607b      	str	r3, [r7, #4]
 800831c:	e001      	b.n	8008322 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800831e:	2300      	movs	r3, #0
 8008320:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008322:	687b      	ldr	r3, [r7, #4]
	}
 8008324:	4618      	mov	r0, r3
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr
 8008330:	20000dc8 	.word	0x20000dc8
 8008334:	20000de4 	.word	0x20000de4

08008338 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008344:	2300      	movs	r3, #0
 8008346:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d054      	beq.n	80083f8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800834e:	4b2d      	ldr	r3, [pc, #180]	; (8008404 <xTaskPriorityDisinherit+0xcc>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	429a      	cmp	r2, r3
 8008356:	d009      	beq.n	800836c <xTaskPriorityDisinherit+0x34>
 8008358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	60fb      	str	r3, [r7, #12]
 800836a:	e7fe      	b.n	800836a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008370:	2b00      	cmp	r3, #0
 8008372:	d109      	bne.n	8008388 <xTaskPriorityDisinherit+0x50>
 8008374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008378:	f383 8811 	msr	BASEPRI, r3
 800837c:	f3bf 8f6f 	isb	sy
 8008380:	f3bf 8f4f 	dsb	sy
 8008384:	60bb      	str	r3, [r7, #8]
 8008386:	e7fe      	b.n	8008386 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800838c:	1e5a      	subs	r2, r3, #1
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800839a:	429a      	cmp	r2, r3
 800839c:	d02c      	beq.n	80083f8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d128      	bne.n	80083f8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	3304      	adds	r3, #4
 80083aa:	4618      	mov	r0, r3
 80083ac:	f7fe fca0 	bl	8006cf0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c8:	4b0f      	ldr	r3, [pc, #60]	; (8008408 <xTaskPriorityDisinherit+0xd0>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d903      	bls.n	80083d8 <xTaskPriorityDisinherit+0xa0>
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083d4:	4a0c      	ldr	r2, [pc, #48]	; (8008408 <xTaskPriorityDisinherit+0xd0>)
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083dc:	4613      	mov	r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4413      	add	r3, r2
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	4a09      	ldr	r2, [pc, #36]	; (800840c <xTaskPriorityDisinherit+0xd4>)
 80083e6:	441a      	add	r2, r3
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	3304      	adds	r3, #4
 80083ec:	4619      	mov	r1, r3
 80083ee:	4610      	mov	r0, r2
 80083f0:	f7fe fc21 	bl	8006c36 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80083f4:	2301      	movs	r3, #1
 80083f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80083f8:	697b      	ldr	r3, [r7, #20]
	}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3718      	adds	r7, #24
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	200008e8 	.word	0x200008e8
 8008408:	20000dc4 	.word	0x20000dc4
 800840c:	200008ec 	.word	0x200008ec

08008410 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800841a:	4b21      	ldr	r3, [pc, #132]	; (80084a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008420:	4b20      	ldr	r3, [pc, #128]	; (80084a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	3304      	adds	r3, #4
 8008426:	4618      	mov	r0, r3
 8008428:	f7fe fc62 	bl	8006cf0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008432:	d10a      	bne.n	800844a <prvAddCurrentTaskToDelayedList+0x3a>
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d007      	beq.n	800844a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800843a:	4b1a      	ldr	r3, [pc, #104]	; (80084a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	3304      	adds	r3, #4
 8008440:	4619      	mov	r1, r3
 8008442:	4819      	ldr	r0, [pc, #100]	; (80084a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008444:	f7fe fbf7 	bl	8006c36 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008448:	e026      	b.n	8008498 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4413      	add	r3, r2
 8008450:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008452:	4b14      	ldr	r3, [pc, #80]	; (80084a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	68ba      	ldr	r2, [r7, #8]
 8008458:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	429a      	cmp	r2, r3
 8008460:	d209      	bcs.n	8008476 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008462:	4b12      	ldr	r3, [pc, #72]	; (80084ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	4b0f      	ldr	r3, [pc, #60]	; (80084a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	3304      	adds	r3, #4
 800846c:	4619      	mov	r1, r3
 800846e:	4610      	mov	r0, r2
 8008470:	f7fe fc05 	bl	8006c7e <vListInsert>
}
 8008474:	e010      	b.n	8008498 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008476:	4b0e      	ldr	r3, [pc, #56]	; (80084b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	4b0a      	ldr	r3, [pc, #40]	; (80084a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3304      	adds	r3, #4
 8008480:	4619      	mov	r1, r3
 8008482:	4610      	mov	r0, r2
 8008484:	f7fe fbfb 	bl	8006c7e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008488:	4b0a      	ldr	r3, [pc, #40]	; (80084b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	429a      	cmp	r2, r3
 8008490:	d202      	bcs.n	8008498 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008492:	4a08      	ldr	r2, [pc, #32]	; (80084b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	6013      	str	r3, [r2, #0]
}
 8008498:	bf00      	nop
 800849a:	3710      	adds	r7, #16
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	20000dc0 	.word	0x20000dc0
 80084a4:	200008e8 	.word	0x200008e8
 80084a8:	20000da8 	.word	0x20000da8
 80084ac:	20000d78 	.word	0x20000d78
 80084b0:	20000d74 	.word	0x20000d74
 80084b4:	20000ddc 	.word	0x20000ddc

080084b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b08a      	sub	sp, #40	; 0x28
 80084bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80084be:	2300      	movs	r3, #0
 80084c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80084c2:	f000 faff 	bl	8008ac4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80084c6:	4b1c      	ldr	r3, [pc, #112]	; (8008538 <xTimerCreateTimerTask+0x80>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d021      	beq.n	8008512 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80084ce:	2300      	movs	r3, #0
 80084d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80084d2:	2300      	movs	r3, #0
 80084d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80084d6:	1d3a      	adds	r2, r7, #4
 80084d8:	f107 0108 	add.w	r1, r7, #8
 80084dc:	f107 030c 	add.w	r3, r7, #12
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7fe fb61 	bl	8006ba8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80084e6:	6879      	ldr	r1, [r7, #4]
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	68fa      	ldr	r2, [r7, #12]
 80084ec:	9202      	str	r2, [sp, #8]
 80084ee:	9301      	str	r3, [sp, #4]
 80084f0:	2302      	movs	r3, #2
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	2300      	movs	r3, #0
 80084f6:	460a      	mov	r2, r1
 80084f8:	4910      	ldr	r1, [pc, #64]	; (800853c <xTimerCreateTimerTask+0x84>)
 80084fa:	4811      	ldr	r0, [pc, #68]	; (8008540 <xTimerCreateTimerTask+0x88>)
 80084fc:	f7ff f8f6 	bl	80076ec <xTaskCreateStatic>
 8008500:	4602      	mov	r2, r0
 8008502:	4b10      	ldr	r3, [pc, #64]	; (8008544 <xTimerCreateTimerTask+0x8c>)
 8008504:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008506:	4b0f      	ldr	r3, [pc, #60]	; (8008544 <xTimerCreateTimerTask+0x8c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800850e:	2301      	movs	r3, #1
 8008510:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d109      	bne.n	800852c <xTimerCreateTimerTask+0x74>
 8008518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851c:	f383 8811 	msr	BASEPRI, r3
 8008520:	f3bf 8f6f 	isb	sy
 8008524:	f3bf 8f4f 	dsb	sy
 8008528:	613b      	str	r3, [r7, #16]
 800852a:	e7fe      	b.n	800852a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800852c:	697b      	ldr	r3, [r7, #20]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3718      	adds	r7, #24
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	20000e18 	.word	0x20000e18
 800853c:	08009d18 	.word	0x08009d18
 8008540:	08008679 	.word	0x08008679
 8008544:	20000e1c 	.word	0x20000e1c

08008548 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b08a      	sub	sp, #40	; 0x28
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	607a      	str	r2, [r7, #4]
 8008554:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008556:	2300      	movs	r3, #0
 8008558:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d109      	bne.n	8008574 <xTimerGenericCommand+0x2c>
 8008560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	623b      	str	r3, [r7, #32]
 8008572:	e7fe      	b.n	8008572 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008574:	4b19      	ldr	r3, [pc, #100]	; (80085dc <xTimerGenericCommand+0x94>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d02a      	beq.n	80085d2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2b05      	cmp	r3, #5
 800858c:	dc18      	bgt.n	80085c0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800858e:	f7ff feb5 	bl	80082fc <xTaskGetSchedulerState>
 8008592:	4603      	mov	r3, r0
 8008594:	2b02      	cmp	r3, #2
 8008596:	d109      	bne.n	80085ac <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008598:	4b10      	ldr	r3, [pc, #64]	; (80085dc <xTimerGenericCommand+0x94>)
 800859a:	6818      	ldr	r0, [r3, #0]
 800859c:	f107 0110 	add.w	r1, r7, #16
 80085a0:	2300      	movs	r3, #0
 80085a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085a4:	f7fe fccc 	bl	8006f40 <xQueueGenericSend>
 80085a8:	6278      	str	r0, [r7, #36]	; 0x24
 80085aa:	e012      	b.n	80085d2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80085ac:	4b0b      	ldr	r3, [pc, #44]	; (80085dc <xTimerGenericCommand+0x94>)
 80085ae:	6818      	ldr	r0, [r3, #0]
 80085b0:	f107 0110 	add.w	r1, r7, #16
 80085b4:	2300      	movs	r3, #0
 80085b6:	2200      	movs	r2, #0
 80085b8:	f7fe fcc2 	bl	8006f40 <xQueueGenericSend>
 80085bc:	6278      	str	r0, [r7, #36]	; 0x24
 80085be:	e008      	b.n	80085d2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80085c0:	4b06      	ldr	r3, [pc, #24]	; (80085dc <xTimerGenericCommand+0x94>)
 80085c2:	6818      	ldr	r0, [r3, #0]
 80085c4:	f107 0110 	add.w	r1, r7, #16
 80085c8:	2300      	movs	r3, #0
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	f7fe fdb2 	bl	8007134 <xQueueGenericSendFromISR>
 80085d0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80085d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3728      	adds	r7, #40	; 0x28
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	20000e18 	.word	0x20000e18

080085e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b088      	sub	sp, #32
 80085e4:	af02      	add	r7, sp, #8
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085ea:	4b22      	ldr	r3, [pc, #136]	; (8008674 <prvProcessExpiredTimer+0x94>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	3304      	adds	r3, #4
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe fb79 	bl	8006cf0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008604:	f003 0304 	and.w	r3, r3, #4
 8008608:	2b00      	cmp	r3, #0
 800860a:	d021      	beq.n	8008650 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	699a      	ldr	r2, [r3, #24]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	18d1      	adds	r1, r2, r3
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	6978      	ldr	r0, [r7, #20]
 800861a:	f000 f8d1 	bl	80087c0 <prvInsertTimerInActiveList>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d01e      	beq.n	8008662 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008624:	2300      	movs	r3, #0
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	2300      	movs	r3, #0
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	2100      	movs	r1, #0
 800862e:	6978      	ldr	r0, [r7, #20]
 8008630:	f7ff ff8a 	bl	8008548 <xTimerGenericCommand>
 8008634:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d112      	bne.n	8008662 <prvProcessExpiredTimer+0x82>
 800863c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008640:	f383 8811 	msr	BASEPRI, r3
 8008644:	f3bf 8f6f 	isb	sy
 8008648:	f3bf 8f4f 	dsb	sy
 800864c:	60fb      	str	r3, [r7, #12]
 800864e:	e7fe      	b.n	800864e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008656:	f023 0301 	bic.w	r3, r3, #1
 800865a:	b2da      	uxtb	r2, r3
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	6a1b      	ldr	r3, [r3, #32]
 8008666:	6978      	ldr	r0, [r7, #20]
 8008668:	4798      	blx	r3
}
 800866a:	bf00      	nop
 800866c:	3718      	adds	r7, #24
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	20000e10 	.word	0x20000e10

08008678 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008680:	f107 0308 	add.w	r3, r7, #8
 8008684:	4618      	mov	r0, r3
 8008686:	f000 f857 	bl	8008738 <prvGetNextExpireTime>
 800868a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	4619      	mov	r1, r3
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f000 f803 	bl	800869c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008696:	f000 f8d5 	bl	8008844 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800869a:	e7f1      	b.n	8008680 <prvTimerTask+0x8>

0800869c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80086a6:	f7ff fa57 	bl	8007b58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80086aa:	f107 0308 	add.w	r3, r7, #8
 80086ae:	4618      	mov	r0, r3
 80086b0:	f000 f866 	bl	8008780 <prvSampleTimeNow>
 80086b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d130      	bne.n	800871e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d10a      	bne.n	80086d8 <prvProcessTimerOrBlockTask+0x3c>
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d806      	bhi.n	80086d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80086ca:	f7ff fa53 	bl	8007b74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80086ce:	68f9      	ldr	r1, [r7, #12]
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f7ff ff85 	bl	80085e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80086d6:	e024      	b.n	8008722 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d008      	beq.n	80086f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80086de:	4b13      	ldr	r3, [pc, #76]	; (800872c <prvProcessTimerOrBlockTask+0x90>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d101      	bne.n	80086ec <prvProcessTimerOrBlockTask+0x50>
 80086e8:	2301      	movs	r3, #1
 80086ea:	e000      	b.n	80086ee <prvProcessTimerOrBlockTask+0x52>
 80086ec:	2300      	movs	r3, #0
 80086ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80086f0:	4b0f      	ldr	r3, [pc, #60]	; (8008730 <prvProcessTimerOrBlockTask+0x94>)
 80086f2:	6818      	ldr	r0, [r3, #0]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	683a      	ldr	r2, [r7, #0]
 80086fc:	4619      	mov	r1, r3
 80086fe:	f7fe ffc1 	bl	8007684 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008702:	f7ff fa37 	bl	8007b74 <xTaskResumeAll>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d10a      	bne.n	8008722 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800870c:	4b09      	ldr	r3, [pc, #36]	; (8008734 <prvProcessTimerOrBlockTask+0x98>)
 800870e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	f3bf 8f4f 	dsb	sy
 8008718:	f3bf 8f6f 	isb	sy
}
 800871c:	e001      	b.n	8008722 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800871e:	f7ff fa29 	bl	8007b74 <xTaskResumeAll>
}
 8008722:	bf00      	nop
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	20000e14 	.word	0x20000e14
 8008730:	20000e18 	.word	0x20000e18
 8008734:	e000ed04 	.word	0xe000ed04

08008738 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008738:	b480      	push	{r7}
 800873a:	b085      	sub	sp, #20
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008740:	4b0e      	ldr	r3, [pc, #56]	; (800877c <prvGetNextExpireTime+0x44>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d101      	bne.n	800874e <prvGetNextExpireTime+0x16>
 800874a:	2201      	movs	r2, #1
 800874c:	e000      	b.n	8008750 <prvGetNextExpireTime+0x18>
 800874e:	2200      	movs	r2, #0
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d105      	bne.n	8008768 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800875c:	4b07      	ldr	r3, [pc, #28]	; (800877c <prvGetNextExpireTime+0x44>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	60fb      	str	r3, [r7, #12]
 8008766:	e001      	b.n	800876c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008768:	2300      	movs	r3, #0
 800876a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800876c:	68fb      	ldr	r3, [r7, #12]
}
 800876e:	4618      	mov	r0, r3
 8008770:	3714      	adds	r7, #20
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	20000e10 	.word	0x20000e10

08008780 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008788:	f7ff fa90 	bl	8007cac <xTaskGetTickCount>
 800878c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800878e:	4b0b      	ldr	r3, [pc, #44]	; (80087bc <prvSampleTimeNow+0x3c>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	429a      	cmp	r2, r3
 8008796:	d205      	bcs.n	80087a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008798:	f000 f930 	bl	80089fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	601a      	str	r2, [r3, #0]
 80087a2:	e002      	b.n	80087aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80087aa:	4a04      	ldr	r2, [pc, #16]	; (80087bc <prvSampleTimeNow+0x3c>)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80087b0:	68fb      	ldr	r3, [r7, #12]
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	20000e20 	.word	0x20000e20

080087c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b086      	sub	sp, #24
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	607a      	str	r2, [r7, #4]
 80087cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80087ce:	2300      	movs	r3, #0
 80087d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	68ba      	ldr	r2, [r7, #8]
 80087d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	68fa      	ldr	r2, [r7, #12]
 80087dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d812      	bhi.n	800880c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	1ad2      	subs	r2, r2, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	699b      	ldr	r3, [r3, #24]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d302      	bcc.n	80087fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80087f4:	2301      	movs	r3, #1
 80087f6:	617b      	str	r3, [r7, #20]
 80087f8:	e01b      	b.n	8008832 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80087fa:	4b10      	ldr	r3, [pc, #64]	; (800883c <prvInsertTimerInActiveList+0x7c>)
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	3304      	adds	r3, #4
 8008802:	4619      	mov	r1, r3
 8008804:	4610      	mov	r0, r2
 8008806:	f7fe fa3a 	bl	8006c7e <vListInsert>
 800880a:	e012      	b.n	8008832 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	429a      	cmp	r2, r3
 8008812:	d206      	bcs.n	8008822 <prvInsertTimerInActiveList+0x62>
 8008814:	68ba      	ldr	r2, [r7, #8]
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	429a      	cmp	r2, r3
 800881a:	d302      	bcc.n	8008822 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800881c:	2301      	movs	r3, #1
 800881e:	617b      	str	r3, [r7, #20]
 8008820:	e007      	b.n	8008832 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008822:	4b07      	ldr	r3, [pc, #28]	; (8008840 <prvInsertTimerInActiveList+0x80>)
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	3304      	adds	r3, #4
 800882a:	4619      	mov	r1, r3
 800882c:	4610      	mov	r0, r2
 800882e:	f7fe fa26 	bl	8006c7e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008832:	697b      	ldr	r3, [r7, #20]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3718      	adds	r7, #24
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	20000e14 	.word	0x20000e14
 8008840:	20000e10 	.word	0x20000e10

08008844 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b08e      	sub	sp, #56	; 0x38
 8008848:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800884a:	e0c6      	b.n	80089da <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	da17      	bge.n	8008882 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008852:	1d3b      	adds	r3, r7, #4
 8008854:	3304      	adds	r3, #4
 8008856:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885a:	2b00      	cmp	r3, #0
 800885c:	d109      	bne.n	8008872 <prvProcessReceivedCommands+0x2e>
 800885e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008862:	f383 8811 	msr	BASEPRI, r3
 8008866:	f3bf 8f6f 	isb	sy
 800886a:	f3bf 8f4f 	dsb	sy
 800886e:	61fb      	str	r3, [r7, #28]
 8008870:	e7fe      	b.n	8008870 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008878:	6850      	ldr	r0, [r2, #4]
 800887a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800887c:	6892      	ldr	r2, [r2, #8]
 800887e:	4611      	mov	r1, r2
 8008880:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	f2c0 80a7 	blt.w	80089d8 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800888e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d004      	beq.n	80088a0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008898:	3304      	adds	r3, #4
 800889a:	4618      	mov	r0, r3
 800889c:	f7fe fa28 	bl	8006cf0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80088a0:	463b      	mov	r3, r7
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7ff ff6c 	bl	8008780 <prvSampleTimeNow>
 80088a8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2b09      	cmp	r3, #9
 80088ae:	f200 8094 	bhi.w	80089da <prvProcessReceivedCommands+0x196>
 80088b2:	a201      	add	r2, pc, #4	; (adr r2, 80088b8 <prvProcessReceivedCommands+0x74>)
 80088b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b8:	080088e1 	.word	0x080088e1
 80088bc:	080088e1 	.word	0x080088e1
 80088c0:	080088e1 	.word	0x080088e1
 80088c4:	08008953 	.word	0x08008953
 80088c8:	08008967 	.word	0x08008967
 80088cc:	080089af 	.word	0x080089af
 80088d0:	080088e1 	.word	0x080088e1
 80088d4:	080088e1 	.word	0x080088e1
 80088d8:	08008953 	.word	0x08008953
 80088dc:	08008967 	.word	0x08008967
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80088e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088e6:	f043 0301 	orr.w	r3, r3, #1
 80088ea:	b2da      	uxtb	r2, r3
 80088ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80088f2:	68ba      	ldr	r2, [r7, #8]
 80088f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	18d1      	adds	r1, r2, r3
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008900:	f7ff ff5e 	bl	80087c0 <prvInsertTimerInActiveList>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d067      	beq.n	80089da <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800890a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800890c:	6a1b      	ldr	r3, [r3, #32]
 800890e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008910:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008914:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008918:	f003 0304 	and.w	r3, r3, #4
 800891c:	2b00      	cmp	r3, #0
 800891e:	d05c      	beq.n	80089da <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	441a      	add	r2, r3
 8008928:	2300      	movs	r3, #0
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	2300      	movs	r3, #0
 800892e:	2100      	movs	r1, #0
 8008930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008932:	f7ff fe09 	bl	8008548 <xTimerGenericCommand>
 8008936:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008938:	6a3b      	ldr	r3, [r7, #32]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d14d      	bne.n	80089da <prvProcessReceivedCommands+0x196>
 800893e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008942:	f383 8811 	msr	BASEPRI, r3
 8008946:	f3bf 8f6f 	isb	sy
 800894a:	f3bf 8f4f 	dsb	sy
 800894e:	61bb      	str	r3, [r7, #24]
 8008950:	e7fe      	b.n	8008950 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008954:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008958:	f023 0301 	bic.w	r3, r3, #1
 800895c:	b2da      	uxtb	r2, r3
 800895e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008960:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008964:	e039      	b.n	80089da <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008968:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800896c:	f043 0301 	orr.w	r3, r3, #1
 8008970:	b2da      	uxtb	r2, r3
 8008972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008974:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800897e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008980:	699b      	ldr	r3, [r3, #24]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d109      	bne.n	800899a <prvProcessReceivedCommands+0x156>
 8008986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	617b      	str	r3, [r7, #20]
 8008998:	e7fe      	b.n	8008998 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800899a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800899c:	699a      	ldr	r2, [r3, #24]
 800899e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a0:	18d1      	adds	r1, r2, r3
 80089a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089a8:	f7ff ff0a 	bl	80087c0 <prvInsertTimerInActiveList>
					break;
 80089ac:	e015      	b.n	80089da <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80089ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089b4:	f003 0302 	and.w	r3, r3, #2
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d103      	bne.n	80089c4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80089bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089be:	f000 fbc1 	bl	8009144 <vPortFree>
 80089c2:	e00a      	b.n	80089da <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089ca:	f023 0301 	bic.w	r3, r3, #1
 80089ce:	b2da      	uxtb	r2, r3
 80089d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80089d6:	e000      	b.n	80089da <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80089d8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80089da:	4b07      	ldr	r3, [pc, #28]	; (80089f8 <prvProcessReceivedCommands+0x1b4>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	1d39      	adds	r1, r7, #4
 80089e0:	2200      	movs	r2, #0
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fe fc3a 	bl	800725c <xQueueReceive>
 80089e8:	4603      	mov	r3, r0
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f47f af2e 	bne.w	800884c <prvProcessReceivedCommands+0x8>
	}
}
 80089f0:	bf00      	nop
 80089f2:	3730      	adds	r7, #48	; 0x30
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	20000e18 	.word	0x20000e18

080089fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b088      	sub	sp, #32
 8008a00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a02:	e047      	b.n	8008a94 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a04:	4b2d      	ldr	r3, [pc, #180]	; (8008abc <prvSwitchTimerLists+0xc0>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68db      	ldr	r3, [r3, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a0e:	4b2b      	ldr	r3, [pc, #172]	; (8008abc <prvSwitchTimerLists+0xc0>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	3304      	adds	r3, #4
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7fe f967 	bl	8006cf0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a1b      	ldr	r3, [r3, #32]
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a30:	f003 0304 	and.w	r3, r3, #4
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d02d      	beq.n	8008a94 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	699b      	ldr	r3, [r3, #24]
 8008a3c:	693a      	ldr	r2, [r7, #16]
 8008a3e:	4413      	add	r3, r2
 8008a40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008a42:	68ba      	ldr	r2, [r7, #8]
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d90e      	bls.n	8008a68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008a56:	4b19      	ldr	r3, [pc, #100]	; (8008abc <prvSwitchTimerLists+0xc0>)
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	3304      	adds	r3, #4
 8008a5e:	4619      	mov	r1, r3
 8008a60:	4610      	mov	r0, r2
 8008a62:	f7fe f90c 	bl	8006c7e <vListInsert>
 8008a66:	e015      	b.n	8008a94 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a68:	2300      	movs	r3, #0
 8008a6a:	9300      	str	r3, [sp, #0]
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	2100      	movs	r1, #0
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	f7ff fd68 	bl	8008548 <xTimerGenericCommand>
 8008a78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d109      	bne.n	8008a94 <prvSwitchTimerLists+0x98>
 8008a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	603b      	str	r3, [r7, #0]
 8008a92:	e7fe      	b.n	8008a92 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a94:	4b09      	ldr	r3, [pc, #36]	; (8008abc <prvSwitchTimerLists+0xc0>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1b2      	bne.n	8008a04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a9e:	4b07      	ldr	r3, [pc, #28]	; (8008abc <prvSwitchTimerLists+0xc0>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008aa4:	4b06      	ldr	r3, [pc, #24]	; (8008ac0 <prvSwitchTimerLists+0xc4>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a04      	ldr	r2, [pc, #16]	; (8008abc <prvSwitchTimerLists+0xc0>)
 8008aaa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008aac:	4a04      	ldr	r2, [pc, #16]	; (8008ac0 <prvSwitchTimerLists+0xc4>)
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	6013      	str	r3, [r2, #0]
}
 8008ab2:	bf00      	nop
 8008ab4:	3718      	adds	r7, #24
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	20000e10 	.word	0x20000e10
 8008ac0:	20000e14 	.word	0x20000e14

08008ac4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008aca:	f000 f95f 	bl	8008d8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008ace:	4b15      	ldr	r3, [pc, #84]	; (8008b24 <prvCheckForValidListAndQueue+0x60>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d120      	bne.n	8008b18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008ad6:	4814      	ldr	r0, [pc, #80]	; (8008b28 <prvCheckForValidListAndQueue+0x64>)
 8008ad8:	f7fe f880 	bl	8006bdc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008adc:	4813      	ldr	r0, [pc, #76]	; (8008b2c <prvCheckForValidListAndQueue+0x68>)
 8008ade:	f7fe f87d 	bl	8006bdc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008ae2:	4b13      	ldr	r3, [pc, #76]	; (8008b30 <prvCheckForValidListAndQueue+0x6c>)
 8008ae4:	4a10      	ldr	r2, [pc, #64]	; (8008b28 <prvCheckForValidListAndQueue+0x64>)
 8008ae6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008ae8:	4b12      	ldr	r3, [pc, #72]	; (8008b34 <prvCheckForValidListAndQueue+0x70>)
 8008aea:	4a10      	ldr	r2, [pc, #64]	; (8008b2c <prvCheckForValidListAndQueue+0x68>)
 8008aec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008aee:	2300      	movs	r3, #0
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	4b11      	ldr	r3, [pc, #68]	; (8008b38 <prvCheckForValidListAndQueue+0x74>)
 8008af4:	4a11      	ldr	r2, [pc, #68]	; (8008b3c <prvCheckForValidListAndQueue+0x78>)
 8008af6:	2110      	movs	r1, #16
 8008af8:	200a      	movs	r0, #10
 8008afa:	f7fe f98b 	bl	8006e14 <xQueueGenericCreateStatic>
 8008afe:	4602      	mov	r2, r0
 8008b00:	4b08      	ldr	r3, [pc, #32]	; (8008b24 <prvCheckForValidListAndQueue+0x60>)
 8008b02:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008b04:	4b07      	ldr	r3, [pc, #28]	; (8008b24 <prvCheckForValidListAndQueue+0x60>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d005      	beq.n	8008b18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008b0c:	4b05      	ldr	r3, [pc, #20]	; (8008b24 <prvCheckForValidListAndQueue+0x60>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	490b      	ldr	r1, [pc, #44]	; (8008b40 <prvCheckForValidListAndQueue+0x7c>)
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fe fd8e 	bl	8007634 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b18:	f000 f966 	bl	8008de8 <vPortExitCritical>
}
 8008b1c:	bf00      	nop
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	20000e18 	.word	0x20000e18
 8008b28:	20000de8 	.word	0x20000de8
 8008b2c:	20000dfc 	.word	0x20000dfc
 8008b30:	20000e10 	.word	0x20000e10
 8008b34:	20000e14 	.word	0x20000e14
 8008b38:	20000ec4 	.word	0x20000ec4
 8008b3c:	20000e24 	.word	0x20000e24
 8008b40:	08009d20 	.word	0x08009d20

08008b44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	3b04      	subs	r3, #4
 8008b54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008b5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	3b04      	subs	r3, #4
 8008b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f023 0201 	bic.w	r2, r3, #1
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	3b04      	subs	r3, #4
 8008b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b74:	4a0c      	ldr	r2, [pc, #48]	; (8008ba8 <pxPortInitialiseStack+0x64>)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	3b14      	subs	r3, #20
 8008b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	3b04      	subs	r3, #4
 8008b8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f06f 0202 	mvn.w	r2, #2
 8008b92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	3b20      	subs	r3, #32
 8008b98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3714      	adds	r7, #20
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr
 8008ba8:	08008bad 	.word	0x08008bad

08008bac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008bb6:	4b11      	ldr	r3, [pc, #68]	; (8008bfc <prvTaskExitError+0x50>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bbe:	d009      	beq.n	8008bd4 <prvTaskExitError+0x28>
 8008bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	60fb      	str	r3, [r7, #12]
 8008bd2:	e7fe      	b.n	8008bd2 <prvTaskExitError+0x26>
 8008bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008be6:	bf00      	nop
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d0fc      	beq.n	8008be8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008bee:	bf00      	nop
 8008bf0:	3714      	adds	r7, #20
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	20000034 	.word	0x20000034

08008c00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c00:	4b07      	ldr	r3, [pc, #28]	; (8008c20 <pxCurrentTCBConst2>)
 8008c02:	6819      	ldr	r1, [r3, #0]
 8008c04:	6808      	ldr	r0, [r1, #0]
 8008c06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c0a:	f380 8809 	msr	PSP, r0
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f04f 0000 	mov.w	r0, #0
 8008c16:	f380 8811 	msr	BASEPRI, r0
 8008c1a:	4770      	bx	lr
 8008c1c:	f3af 8000 	nop.w

08008c20 <pxCurrentTCBConst2>:
 8008c20:	200008e8 	.word	0x200008e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c24:	bf00      	nop
 8008c26:	bf00      	nop

08008c28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c28:	4808      	ldr	r0, [pc, #32]	; (8008c4c <prvPortStartFirstTask+0x24>)
 8008c2a:	6800      	ldr	r0, [r0, #0]
 8008c2c:	6800      	ldr	r0, [r0, #0]
 8008c2e:	f380 8808 	msr	MSP, r0
 8008c32:	f04f 0000 	mov.w	r0, #0
 8008c36:	f380 8814 	msr	CONTROL, r0
 8008c3a:	b662      	cpsie	i
 8008c3c:	b661      	cpsie	f
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	df00      	svc	0
 8008c48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c4a:	bf00      	nop
 8008c4c:	e000ed08 	.word	0xe000ed08

08008c50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c56:	4b44      	ldr	r3, [pc, #272]	; (8008d68 <xPortStartScheduler+0x118>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a44      	ldr	r2, [pc, #272]	; (8008d6c <xPortStartScheduler+0x11c>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d109      	bne.n	8008c74 <xPortStartScheduler+0x24>
 8008c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c64:	f383 8811 	msr	BASEPRI, r3
 8008c68:	f3bf 8f6f 	isb	sy
 8008c6c:	f3bf 8f4f 	dsb	sy
 8008c70:	613b      	str	r3, [r7, #16]
 8008c72:	e7fe      	b.n	8008c72 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c74:	4b3c      	ldr	r3, [pc, #240]	; (8008d68 <xPortStartScheduler+0x118>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a3d      	ldr	r2, [pc, #244]	; (8008d70 <xPortStartScheduler+0x120>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d109      	bne.n	8008c92 <xPortStartScheduler+0x42>
 8008c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c82:	f383 8811 	msr	BASEPRI, r3
 8008c86:	f3bf 8f6f 	isb	sy
 8008c8a:	f3bf 8f4f 	dsb	sy
 8008c8e:	60fb      	str	r3, [r7, #12]
 8008c90:	e7fe      	b.n	8008c90 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c92:	4b38      	ldr	r3, [pc, #224]	; (8008d74 <xPortStartScheduler+0x124>)
 8008c94:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	22ff      	movs	r2, #255	; 0xff
 8008ca2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008cac:	78fb      	ldrb	r3, [r7, #3]
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	4b30      	ldr	r3, [pc, #192]	; (8008d78 <xPortStartScheduler+0x128>)
 8008cb8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008cba:	4b30      	ldr	r3, [pc, #192]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008cbc:	2207      	movs	r2, #7
 8008cbe:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cc0:	e009      	b.n	8008cd6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008cc2:	4b2e      	ldr	r3, [pc, #184]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	4a2c      	ldr	r2, [pc, #176]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008cca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ccc:	78fb      	ldrb	r3, [r7, #3]
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	005b      	lsls	r3, r3, #1
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cd6:	78fb      	ldrb	r3, [r7, #3]
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cde:	2b80      	cmp	r3, #128	; 0x80
 8008ce0:	d0ef      	beq.n	8008cc2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008ce2:	4b26      	ldr	r3, [pc, #152]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f1c3 0307 	rsb	r3, r3, #7
 8008cea:	2b04      	cmp	r3, #4
 8008cec:	d009      	beq.n	8008d02 <xPortStartScheduler+0xb2>
 8008cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	60bb      	str	r3, [r7, #8]
 8008d00:	e7fe      	b.n	8008d00 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d02:	4b1e      	ldr	r3, [pc, #120]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	021b      	lsls	r3, r3, #8
 8008d08:	4a1c      	ldr	r2, [pc, #112]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008d0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d0c:	4b1b      	ldr	r3, [pc, #108]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008d14:	4a19      	ldr	r2, [pc, #100]	; (8008d7c <xPortStartScheduler+0x12c>)
 8008d16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	b2da      	uxtb	r2, r3
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d20:	4b17      	ldr	r3, [pc, #92]	; (8008d80 <xPortStartScheduler+0x130>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a16      	ldr	r2, [pc, #88]	; (8008d80 <xPortStartScheduler+0x130>)
 8008d26:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008d2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d2c:	4b14      	ldr	r3, [pc, #80]	; (8008d80 <xPortStartScheduler+0x130>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a13      	ldr	r2, [pc, #76]	; (8008d80 <xPortStartScheduler+0x130>)
 8008d32:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008d36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d38:	f000 f8d6 	bl	8008ee8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d3c:	4b11      	ldr	r3, [pc, #68]	; (8008d84 <xPortStartScheduler+0x134>)
 8008d3e:	2200      	movs	r2, #0
 8008d40:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d42:	f000 f8f5 	bl	8008f30 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d46:	4b10      	ldr	r3, [pc, #64]	; (8008d88 <xPortStartScheduler+0x138>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a0f      	ldr	r2, [pc, #60]	; (8008d88 <xPortStartScheduler+0x138>)
 8008d4c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008d50:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d52:	f7ff ff69 	bl	8008c28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d56:	f7ff f871 	bl	8007e3c <vTaskSwitchContext>
	prvTaskExitError();
 8008d5a:	f7ff ff27 	bl	8008bac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	e000ed00 	.word	0xe000ed00
 8008d6c:	410fc271 	.word	0x410fc271
 8008d70:	410fc270 	.word	0x410fc270
 8008d74:	e000e400 	.word	0xe000e400
 8008d78:	20000f14 	.word	0x20000f14
 8008d7c:	20000f18 	.word	0x20000f18
 8008d80:	e000ed20 	.word	0xe000ed20
 8008d84:	20000034 	.word	0x20000034
 8008d88:	e000ef34 	.word	0xe000ef34

08008d8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d96:	f383 8811 	msr	BASEPRI, r3
 8008d9a:	f3bf 8f6f 	isb	sy
 8008d9e:	f3bf 8f4f 	dsb	sy
 8008da2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008da4:	4b0e      	ldr	r3, [pc, #56]	; (8008de0 <vPortEnterCritical+0x54>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3301      	adds	r3, #1
 8008daa:	4a0d      	ldr	r2, [pc, #52]	; (8008de0 <vPortEnterCritical+0x54>)
 8008dac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008dae:	4b0c      	ldr	r3, [pc, #48]	; (8008de0 <vPortEnterCritical+0x54>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d10e      	bne.n	8008dd4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008db6:	4b0b      	ldr	r3, [pc, #44]	; (8008de4 <vPortEnterCritical+0x58>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d009      	beq.n	8008dd4 <vPortEnterCritical+0x48>
 8008dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc4:	f383 8811 	msr	BASEPRI, r3
 8008dc8:	f3bf 8f6f 	isb	sy
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	603b      	str	r3, [r7, #0]
 8008dd2:	e7fe      	b.n	8008dd2 <vPortEnterCritical+0x46>
	}
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr
 8008de0:	20000034 	.word	0x20000034
 8008de4:	e000ed04 	.word	0xe000ed04

08008de8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008dee:	4b11      	ldr	r3, [pc, #68]	; (8008e34 <vPortExitCritical+0x4c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d109      	bne.n	8008e0a <vPortExitCritical+0x22>
 8008df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	607b      	str	r3, [r7, #4]
 8008e08:	e7fe      	b.n	8008e08 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008e0a:	4b0a      	ldr	r3, [pc, #40]	; (8008e34 <vPortExitCritical+0x4c>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	4a08      	ldr	r2, [pc, #32]	; (8008e34 <vPortExitCritical+0x4c>)
 8008e12:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e14:	4b07      	ldr	r3, [pc, #28]	; (8008e34 <vPortExitCritical+0x4c>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d104      	bne.n	8008e26 <vPortExitCritical+0x3e>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	20000034 	.word	0x20000034
	...

08008e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e40:	f3ef 8009 	mrs	r0, PSP
 8008e44:	f3bf 8f6f 	isb	sy
 8008e48:	4b15      	ldr	r3, [pc, #84]	; (8008ea0 <pxCurrentTCBConst>)
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	f01e 0f10 	tst.w	lr, #16
 8008e50:	bf08      	it	eq
 8008e52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5a:	6010      	str	r0, [r2, #0]
 8008e5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008e64:	f380 8811 	msr	BASEPRI, r0
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f7fe ffe4 	bl	8007e3c <vTaskSwitchContext>
 8008e74:	f04f 0000 	mov.w	r0, #0
 8008e78:	f380 8811 	msr	BASEPRI, r0
 8008e7c:	bc09      	pop	{r0, r3}
 8008e7e:	6819      	ldr	r1, [r3, #0]
 8008e80:	6808      	ldr	r0, [r1, #0]
 8008e82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e86:	f01e 0f10 	tst.w	lr, #16
 8008e8a:	bf08      	it	eq
 8008e8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e90:	f380 8809 	msr	PSP, r0
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	f3af 8000 	nop.w

08008ea0 <pxCurrentTCBConst>:
 8008ea0:	200008e8 	.word	0x200008e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ea4:	bf00      	nop
 8008ea6:	bf00      	nop

08008ea8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ec0:	f7fe ff04 	bl	8007ccc <xTaskIncrementTick>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d003      	beq.n	8008ed2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008eca:	4b06      	ldr	r3, [pc, #24]	; (8008ee4 <SysTick_Handler+0x3c>)
 8008ecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ed0:	601a      	str	r2, [r3, #0]
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008edc:	bf00      	nop
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	e000ed04 	.word	0xe000ed04

08008ee8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008ee8:	b480      	push	{r7}
 8008eea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008eec:	4b0b      	ldr	r3, [pc, #44]	; (8008f1c <vPortSetupTimerInterrupt+0x34>)
 8008eee:	2200      	movs	r2, #0
 8008ef0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ef2:	4b0b      	ldr	r3, [pc, #44]	; (8008f20 <vPortSetupTimerInterrupt+0x38>)
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	; (8008f24 <vPortSetupTimerInterrupt+0x3c>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a0a      	ldr	r2, [pc, #40]	; (8008f28 <vPortSetupTimerInterrupt+0x40>)
 8008efe:	fba2 2303 	umull	r2, r3, r2, r3
 8008f02:	099b      	lsrs	r3, r3, #6
 8008f04:	4a09      	ldr	r2, [pc, #36]	; (8008f2c <vPortSetupTimerInterrupt+0x44>)
 8008f06:	3b01      	subs	r3, #1
 8008f08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f0a:	4b04      	ldr	r3, [pc, #16]	; (8008f1c <vPortSetupTimerInterrupt+0x34>)
 8008f0c:	2207      	movs	r2, #7
 8008f0e:	601a      	str	r2, [r3, #0]
}
 8008f10:	bf00      	nop
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr
 8008f1a:	bf00      	nop
 8008f1c:	e000e010 	.word	0xe000e010
 8008f20:	e000e018 	.word	0xe000e018
 8008f24:	20000000 	.word	0x20000000
 8008f28:	10624dd3 	.word	0x10624dd3
 8008f2c:	e000e014 	.word	0xe000e014

08008f30 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f30:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008f40 <vPortEnableVFP+0x10>
 8008f34:	6801      	ldr	r1, [r0, #0]
 8008f36:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008f3a:	6001      	str	r1, [r0, #0]
 8008f3c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f3e:	bf00      	nop
 8008f40:	e000ed88 	.word	0xe000ed88

08008f44 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f44:	b480      	push	{r7}
 8008f46:	b085      	sub	sp, #20
 8008f48:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f4a:	f3ef 8305 	mrs	r3, IPSR
 8008f4e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b0f      	cmp	r3, #15
 8008f54:	d913      	bls.n	8008f7e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008f56:	4a16      	ldr	r2, [pc, #88]	; (8008fb0 <vPortValidateInterruptPriority+0x6c>)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008f60:	4b14      	ldr	r3, [pc, #80]	; (8008fb4 <vPortValidateInterruptPriority+0x70>)
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	7afa      	ldrb	r2, [r7, #11]
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d209      	bcs.n	8008f7e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8008f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f6e:	f383 8811 	msr	BASEPRI, r3
 8008f72:	f3bf 8f6f 	isb	sy
 8008f76:	f3bf 8f4f 	dsb	sy
 8008f7a:	607b      	str	r3, [r7, #4]
 8008f7c:	e7fe      	b.n	8008f7c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008f7e:	4b0e      	ldr	r3, [pc, #56]	; (8008fb8 <vPortValidateInterruptPriority+0x74>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008f86:	4b0d      	ldr	r3, [pc, #52]	; (8008fbc <vPortValidateInterruptPriority+0x78>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d909      	bls.n	8008fa2 <vPortValidateInterruptPriority+0x5e>
 8008f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	603b      	str	r3, [r7, #0]
 8008fa0:	e7fe      	b.n	8008fa0 <vPortValidateInterruptPriority+0x5c>
	}
 8008fa2:	bf00      	nop
 8008fa4:	3714      	adds	r7, #20
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr
 8008fae:	bf00      	nop
 8008fb0:	e000e3f0 	.word	0xe000e3f0
 8008fb4:	20000f14 	.word	0x20000f14
 8008fb8:	e000ed0c 	.word	0xe000ed0c
 8008fbc:	20000f18 	.word	0x20000f18

08008fc0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b08a      	sub	sp, #40	; 0x28
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008fcc:	f7fe fdc4 	bl	8007b58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008fd0:	4b57      	ldr	r3, [pc, #348]	; (8009130 <pvPortMalloc+0x170>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d101      	bne.n	8008fdc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008fd8:	f000 f90c 	bl	80091f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008fdc:	4b55      	ldr	r3, [pc, #340]	; (8009134 <pvPortMalloc+0x174>)
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	f040 808c 	bne.w	8009102 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d01c      	beq.n	800902a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008ff0:	2208      	movs	r2, #8
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f003 0307 	and.w	r3, r3, #7
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d013      	beq.n	800902a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f023 0307 	bic.w	r3, r3, #7
 8009008:	3308      	adds	r3, #8
 800900a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f003 0307 	and.w	r3, r3, #7
 8009012:	2b00      	cmp	r3, #0
 8009014:	d009      	beq.n	800902a <pvPortMalloc+0x6a>
 8009016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901a:	f383 8811 	msr	BASEPRI, r3
 800901e:	f3bf 8f6f 	isb	sy
 8009022:	f3bf 8f4f 	dsb	sy
 8009026:	617b      	str	r3, [r7, #20]
 8009028:	e7fe      	b.n	8009028 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d068      	beq.n	8009102 <pvPortMalloc+0x142>
 8009030:	4b41      	ldr	r3, [pc, #260]	; (8009138 <pvPortMalloc+0x178>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	429a      	cmp	r2, r3
 8009038:	d863      	bhi.n	8009102 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800903a:	4b40      	ldr	r3, [pc, #256]	; (800913c <pvPortMalloc+0x17c>)
 800903c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800903e:	4b3f      	ldr	r3, [pc, #252]	; (800913c <pvPortMalloc+0x17c>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009044:	e004      	b.n	8009050 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009048:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800904a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	429a      	cmp	r2, r3
 8009058:	d903      	bls.n	8009062 <pvPortMalloc+0xa2>
 800905a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1f1      	bne.n	8009046 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009062:	4b33      	ldr	r3, [pc, #204]	; (8009130 <pvPortMalloc+0x170>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009068:	429a      	cmp	r2, r3
 800906a:	d04a      	beq.n	8009102 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800906c:	6a3b      	ldr	r3, [r7, #32]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2208      	movs	r2, #8
 8009072:	4413      	add	r3, r2
 8009074:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	6a3b      	ldr	r3, [r7, #32]
 800907c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800907e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009080:	685a      	ldr	r2, [r3, #4]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	1ad2      	subs	r2, r2, r3
 8009086:	2308      	movs	r3, #8
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	429a      	cmp	r2, r3
 800908c:	d91e      	bls.n	80090cc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800908e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	4413      	add	r3, r2
 8009094:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	f003 0307 	and.w	r3, r3, #7
 800909c:	2b00      	cmp	r3, #0
 800909e:	d009      	beq.n	80090b4 <pvPortMalloc+0xf4>
 80090a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	613b      	str	r3, [r7, #16]
 80090b2:	e7fe      	b.n	80090b2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b6:	685a      	ldr	r2, [r3, #4]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	1ad2      	subs	r2, r2, r3
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80090c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090c6:	69b8      	ldr	r0, [r7, #24]
 80090c8:	f000 f8f6 	bl	80092b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80090cc:	4b1a      	ldr	r3, [pc, #104]	; (8009138 <pvPortMalloc+0x178>)
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	4a18      	ldr	r2, [pc, #96]	; (8009138 <pvPortMalloc+0x178>)
 80090d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80090da:	4b17      	ldr	r3, [pc, #92]	; (8009138 <pvPortMalloc+0x178>)
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	4b18      	ldr	r3, [pc, #96]	; (8009140 <pvPortMalloc+0x180>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d203      	bcs.n	80090ee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80090e6:	4b14      	ldr	r3, [pc, #80]	; (8009138 <pvPortMalloc+0x178>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4a15      	ldr	r2, [pc, #84]	; (8009140 <pvPortMalloc+0x180>)
 80090ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80090ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f0:	685a      	ldr	r2, [r3, #4]
 80090f2:	4b10      	ldr	r3, [pc, #64]	; (8009134 <pvPortMalloc+0x174>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	431a      	orrs	r2, r3
 80090f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80090fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fe:	2200      	movs	r2, #0
 8009100:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009102:	f7fe fd37 	bl	8007b74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	f003 0307 	and.w	r3, r3, #7
 800910c:	2b00      	cmp	r3, #0
 800910e:	d009      	beq.n	8009124 <pvPortMalloc+0x164>
 8009110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	60fb      	str	r3, [r7, #12]
 8009122:	e7fe      	b.n	8009122 <pvPortMalloc+0x162>
	return pvReturn;
 8009124:	69fb      	ldr	r3, [r7, #28]
}
 8009126:	4618      	mov	r0, r3
 8009128:	3728      	adds	r7, #40	; 0x28
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	2000324c 	.word	0x2000324c
 8009134:	20003258 	.word	0x20003258
 8009138:	20003250 	.word	0x20003250
 800913c:	20003244 	.word	0x20003244
 8009140:	20003254 	.word	0x20003254

08009144 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b086      	sub	sp, #24
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d046      	beq.n	80091e4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009156:	2308      	movs	r3, #8
 8009158:	425b      	negs	r3, r3
 800915a:	697a      	ldr	r2, [r7, #20]
 800915c:	4413      	add	r3, r2
 800915e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	685a      	ldr	r2, [r3, #4]
 8009168:	4b20      	ldr	r3, [pc, #128]	; (80091ec <vPortFree+0xa8>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4013      	ands	r3, r2
 800916e:	2b00      	cmp	r3, #0
 8009170:	d109      	bne.n	8009186 <vPortFree+0x42>
 8009172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009176:	f383 8811 	msr	BASEPRI, r3
 800917a:	f3bf 8f6f 	isb	sy
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	60fb      	str	r3, [r7, #12]
 8009184:	e7fe      	b.n	8009184 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d009      	beq.n	80091a2 <vPortFree+0x5e>
 800918e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	60bb      	str	r3, [r7, #8]
 80091a0:	e7fe      	b.n	80091a0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	685a      	ldr	r2, [r3, #4]
 80091a6:	4b11      	ldr	r3, [pc, #68]	; (80091ec <vPortFree+0xa8>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4013      	ands	r3, r2
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d019      	beq.n	80091e4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d115      	bne.n	80091e4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	4b0b      	ldr	r3, [pc, #44]	; (80091ec <vPortFree+0xa8>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	43db      	mvns	r3, r3
 80091c2:	401a      	ands	r2, r3
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80091c8:	f7fe fcc6 	bl	8007b58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	685a      	ldr	r2, [r3, #4]
 80091d0:	4b07      	ldr	r3, [pc, #28]	; (80091f0 <vPortFree+0xac>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4413      	add	r3, r2
 80091d6:	4a06      	ldr	r2, [pc, #24]	; (80091f0 <vPortFree+0xac>)
 80091d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091da:	6938      	ldr	r0, [r7, #16]
 80091dc:	f000 f86c 	bl	80092b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80091e0:	f7fe fcc8 	bl	8007b74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80091e4:	bf00      	nop
 80091e6:	3718      	adds	r7, #24
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	20003258 	.word	0x20003258
 80091f0:	20003250 	.word	0x20003250

080091f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80091f4:	b480      	push	{r7}
 80091f6:	b085      	sub	sp, #20
 80091f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80091fa:	f242 3328 	movw	r3, #9000	; 0x2328
 80091fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009200:	4b27      	ldr	r3, [pc, #156]	; (80092a0 <prvHeapInit+0xac>)
 8009202:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f003 0307 	and.w	r3, r3, #7
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00c      	beq.n	8009228 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	3307      	adds	r3, #7
 8009212:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f023 0307 	bic.w	r3, r3, #7
 800921a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	4a1f      	ldr	r2, [pc, #124]	; (80092a0 <prvHeapInit+0xac>)
 8009224:	4413      	add	r3, r2
 8009226:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800922c:	4a1d      	ldr	r2, [pc, #116]	; (80092a4 <prvHeapInit+0xb0>)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009232:	4b1c      	ldr	r3, [pc, #112]	; (80092a4 <prvHeapInit+0xb0>)
 8009234:	2200      	movs	r2, #0
 8009236:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	4413      	add	r3, r2
 800923e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009240:	2208      	movs	r2, #8
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	1a9b      	subs	r3, r3, r2
 8009246:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f023 0307 	bic.w	r3, r3, #7
 800924e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	4a15      	ldr	r2, [pc, #84]	; (80092a8 <prvHeapInit+0xb4>)
 8009254:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009256:	4b14      	ldr	r3, [pc, #80]	; (80092a8 <prvHeapInit+0xb4>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2200      	movs	r2, #0
 800925c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800925e:	4b12      	ldr	r3, [pc, #72]	; (80092a8 <prvHeapInit+0xb4>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2200      	movs	r2, #0
 8009264:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	1ad2      	subs	r2, r2, r3
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009274:	4b0c      	ldr	r3, [pc, #48]	; (80092a8 <prvHeapInit+0xb4>)
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	4a0a      	ldr	r2, [pc, #40]	; (80092ac <prvHeapInit+0xb8>)
 8009282:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	4a09      	ldr	r2, [pc, #36]	; (80092b0 <prvHeapInit+0xbc>)
 800928a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800928c:	4b09      	ldr	r3, [pc, #36]	; (80092b4 <prvHeapInit+0xc0>)
 800928e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009292:	601a      	str	r2, [r3, #0]
}
 8009294:	bf00      	nop
 8009296:	3714      	adds	r7, #20
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr
 80092a0:	20000f1c 	.word	0x20000f1c
 80092a4:	20003244 	.word	0x20003244
 80092a8:	2000324c 	.word	0x2000324c
 80092ac:	20003254 	.word	0x20003254
 80092b0:	20003250 	.word	0x20003250
 80092b4:	20003258 	.word	0x20003258

080092b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80092c0:	4b28      	ldr	r3, [pc, #160]	; (8009364 <prvInsertBlockIntoFreeList+0xac>)
 80092c2:	60fb      	str	r3, [r7, #12]
 80092c4:	e002      	b.n	80092cc <prvInsertBlockIntoFreeList+0x14>
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	60fb      	str	r3, [r7, #12]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d8f7      	bhi.n	80092c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	68ba      	ldr	r2, [r7, #8]
 80092e0:	4413      	add	r3, r2
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d108      	bne.n	80092fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	441a      	add	r2, r3
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	441a      	add	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	429a      	cmp	r2, r3
 800930c:	d118      	bne.n	8009340 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	4b15      	ldr	r3, [pc, #84]	; (8009368 <prvInsertBlockIntoFreeList+0xb0>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	429a      	cmp	r2, r3
 8009318:	d00d      	beq.n	8009336 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	441a      	add	r2, r3
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	601a      	str	r2, [r3, #0]
 8009334:	e008      	b.n	8009348 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009336:	4b0c      	ldr	r3, [pc, #48]	; (8009368 <prvInsertBlockIntoFreeList+0xb0>)
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	601a      	str	r2, [r3, #0]
 800933e:	e003      	b.n	8009348 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	429a      	cmp	r2, r3
 800934e:	d002      	beq.n	8009356 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	687a      	ldr	r2, [r7, #4]
 8009354:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009356:	bf00      	nop
 8009358:	3714      	adds	r7, #20
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	20003244 	.word	0x20003244
 8009368:	2000324c 	.word	0x2000324c

0800936c <__errno>:
 800936c:	4b01      	ldr	r3, [pc, #4]	; (8009374 <__errno+0x8>)
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	20000038 	.word	0x20000038

08009378 <__libc_init_array>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	4e0d      	ldr	r6, [pc, #52]	; (80093b0 <__libc_init_array+0x38>)
 800937c:	4c0d      	ldr	r4, [pc, #52]	; (80093b4 <__libc_init_array+0x3c>)
 800937e:	1ba4      	subs	r4, r4, r6
 8009380:	10a4      	asrs	r4, r4, #2
 8009382:	2500      	movs	r5, #0
 8009384:	42a5      	cmp	r5, r4
 8009386:	d109      	bne.n	800939c <__libc_init_array+0x24>
 8009388:	4e0b      	ldr	r6, [pc, #44]	; (80093b8 <__libc_init_array+0x40>)
 800938a:	4c0c      	ldr	r4, [pc, #48]	; (80093bc <__libc_init_array+0x44>)
 800938c:	f000 fc76 	bl	8009c7c <_init>
 8009390:	1ba4      	subs	r4, r4, r6
 8009392:	10a4      	asrs	r4, r4, #2
 8009394:	2500      	movs	r5, #0
 8009396:	42a5      	cmp	r5, r4
 8009398:	d105      	bne.n	80093a6 <__libc_init_array+0x2e>
 800939a:	bd70      	pop	{r4, r5, r6, pc}
 800939c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80093a0:	4798      	blx	r3
 80093a2:	3501      	adds	r5, #1
 80093a4:	e7ee      	b.n	8009384 <__libc_init_array+0xc>
 80093a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80093aa:	4798      	blx	r3
 80093ac:	3501      	adds	r5, #1
 80093ae:	e7f2      	b.n	8009396 <__libc_init_array+0x1e>
 80093b0:	08009e3c 	.word	0x08009e3c
 80093b4:	08009e3c 	.word	0x08009e3c
 80093b8:	08009e3c 	.word	0x08009e3c
 80093bc:	08009e40 	.word	0x08009e40

080093c0 <memcpy>:
 80093c0:	b510      	push	{r4, lr}
 80093c2:	1e43      	subs	r3, r0, #1
 80093c4:	440a      	add	r2, r1
 80093c6:	4291      	cmp	r1, r2
 80093c8:	d100      	bne.n	80093cc <memcpy+0xc>
 80093ca:	bd10      	pop	{r4, pc}
 80093cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093d4:	e7f7      	b.n	80093c6 <memcpy+0x6>

080093d6 <memset>:
 80093d6:	4402      	add	r2, r0
 80093d8:	4603      	mov	r3, r0
 80093da:	4293      	cmp	r3, r2
 80093dc:	d100      	bne.n	80093e0 <memset+0xa>
 80093de:	4770      	bx	lr
 80093e0:	f803 1b01 	strb.w	r1, [r3], #1
 80093e4:	e7f9      	b.n	80093da <memset+0x4>
	...

080093e8 <sniprintf>:
 80093e8:	b40c      	push	{r2, r3}
 80093ea:	b530      	push	{r4, r5, lr}
 80093ec:	4b17      	ldr	r3, [pc, #92]	; (800944c <sniprintf+0x64>)
 80093ee:	1e0c      	subs	r4, r1, #0
 80093f0:	b09d      	sub	sp, #116	; 0x74
 80093f2:	681d      	ldr	r5, [r3, #0]
 80093f4:	da08      	bge.n	8009408 <sniprintf+0x20>
 80093f6:	238b      	movs	r3, #139	; 0x8b
 80093f8:	602b      	str	r3, [r5, #0]
 80093fa:	f04f 30ff 	mov.w	r0, #4294967295
 80093fe:	b01d      	add	sp, #116	; 0x74
 8009400:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009404:	b002      	add	sp, #8
 8009406:	4770      	bx	lr
 8009408:	f44f 7302 	mov.w	r3, #520	; 0x208
 800940c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009410:	bf14      	ite	ne
 8009412:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009416:	4623      	moveq	r3, r4
 8009418:	9304      	str	r3, [sp, #16]
 800941a:	9307      	str	r3, [sp, #28]
 800941c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009420:	9002      	str	r0, [sp, #8]
 8009422:	9006      	str	r0, [sp, #24]
 8009424:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009428:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800942a:	ab21      	add	r3, sp, #132	; 0x84
 800942c:	a902      	add	r1, sp, #8
 800942e:	4628      	mov	r0, r5
 8009430:	9301      	str	r3, [sp, #4]
 8009432:	f000 f867 	bl	8009504 <_svfiprintf_r>
 8009436:	1c43      	adds	r3, r0, #1
 8009438:	bfbc      	itt	lt
 800943a:	238b      	movlt	r3, #139	; 0x8b
 800943c:	602b      	strlt	r3, [r5, #0]
 800943e:	2c00      	cmp	r4, #0
 8009440:	d0dd      	beq.n	80093fe <sniprintf+0x16>
 8009442:	9b02      	ldr	r3, [sp, #8]
 8009444:	2200      	movs	r2, #0
 8009446:	701a      	strb	r2, [r3, #0]
 8009448:	e7d9      	b.n	80093fe <sniprintf+0x16>
 800944a:	bf00      	nop
 800944c:	20000038 	.word	0x20000038

08009450 <__ssputs_r>:
 8009450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009454:	688e      	ldr	r6, [r1, #8]
 8009456:	429e      	cmp	r6, r3
 8009458:	4682      	mov	sl, r0
 800945a:	460c      	mov	r4, r1
 800945c:	4690      	mov	r8, r2
 800945e:	4699      	mov	r9, r3
 8009460:	d837      	bhi.n	80094d2 <__ssputs_r+0x82>
 8009462:	898a      	ldrh	r2, [r1, #12]
 8009464:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009468:	d031      	beq.n	80094ce <__ssputs_r+0x7e>
 800946a:	6825      	ldr	r5, [r4, #0]
 800946c:	6909      	ldr	r1, [r1, #16]
 800946e:	1a6f      	subs	r7, r5, r1
 8009470:	6965      	ldr	r5, [r4, #20]
 8009472:	2302      	movs	r3, #2
 8009474:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009478:	fb95 f5f3 	sdiv	r5, r5, r3
 800947c:	f109 0301 	add.w	r3, r9, #1
 8009480:	443b      	add	r3, r7
 8009482:	429d      	cmp	r5, r3
 8009484:	bf38      	it	cc
 8009486:	461d      	movcc	r5, r3
 8009488:	0553      	lsls	r3, r2, #21
 800948a:	d530      	bpl.n	80094ee <__ssputs_r+0x9e>
 800948c:	4629      	mov	r1, r5
 800948e:	f000 fb21 	bl	8009ad4 <_malloc_r>
 8009492:	4606      	mov	r6, r0
 8009494:	b950      	cbnz	r0, 80094ac <__ssputs_r+0x5c>
 8009496:	230c      	movs	r3, #12
 8009498:	f8ca 3000 	str.w	r3, [sl]
 800949c:	89a3      	ldrh	r3, [r4, #12]
 800949e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094a2:	81a3      	strh	r3, [r4, #12]
 80094a4:	f04f 30ff 	mov.w	r0, #4294967295
 80094a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ac:	463a      	mov	r2, r7
 80094ae:	6921      	ldr	r1, [r4, #16]
 80094b0:	f7ff ff86 	bl	80093c0 <memcpy>
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80094ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094be:	81a3      	strh	r3, [r4, #12]
 80094c0:	6126      	str	r6, [r4, #16]
 80094c2:	6165      	str	r5, [r4, #20]
 80094c4:	443e      	add	r6, r7
 80094c6:	1bed      	subs	r5, r5, r7
 80094c8:	6026      	str	r6, [r4, #0]
 80094ca:	60a5      	str	r5, [r4, #8]
 80094cc:	464e      	mov	r6, r9
 80094ce:	454e      	cmp	r6, r9
 80094d0:	d900      	bls.n	80094d4 <__ssputs_r+0x84>
 80094d2:	464e      	mov	r6, r9
 80094d4:	4632      	mov	r2, r6
 80094d6:	4641      	mov	r1, r8
 80094d8:	6820      	ldr	r0, [r4, #0]
 80094da:	f000 fa93 	bl	8009a04 <memmove>
 80094de:	68a3      	ldr	r3, [r4, #8]
 80094e0:	1b9b      	subs	r3, r3, r6
 80094e2:	60a3      	str	r3, [r4, #8]
 80094e4:	6823      	ldr	r3, [r4, #0]
 80094e6:	441e      	add	r6, r3
 80094e8:	6026      	str	r6, [r4, #0]
 80094ea:	2000      	movs	r0, #0
 80094ec:	e7dc      	b.n	80094a8 <__ssputs_r+0x58>
 80094ee:	462a      	mov	r2, r5
 80094f0:	f000 fb4a 	bl	8009b88 <_realloc_r>
 80094f4:	4606      	mov	r6, r0
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d1e2      	bne.n	80094c0 <__ssputs_r+0x70>
 80094fa:	6921      	ldr	r1, [r4, #16]
 80094fc:	4650      	mov	r0, sl
 80094fe:	f000 fa9b 	bl	8009a38 <_free_r>
 8009502:	e7c8      	b.n	8009496 <__ssputs_r+0x46>

08009504 <_svfiprintf_r>:
 8009504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	461d      	mov	r5, r3
 800950a:	898b      	ldrh	r3, [r1, #12]
 800950c:	061f      	lsls	r7, r3, #24
 800950e:	b09d      	sub	sp, #116	; 0x74
 8009510:	4680      	mov	r8, r0
 8009512:	460c      	mov	r4, r1
 8009514:	4616      	mov	r6, r2
 8009516:	d50f      	bpl.n	8009538 <_svfiprintf_r+0x34>
 8009518:	690b      	ldr	r3, [r1, #16]
 800951a:	b96b      	cbnz	r3, 8009538 <_svfiprintf_r+0x34>
 800951c:	2140      	movs	r1, #64	; 0x40
 800951e:	f000 fad9 	bl	8009ad4 <_malloc_r>
 8009522:	6020      	str	r0, [r4, #0]
 8009524:	6120      	str	r0, [r4, #16]
 8009526:	b928      	cbnz	r0, 8009534 <_svfiprintf_r+0x30>
 8009528:	230c      	movs	r3, #12
 800952a:	f8c8 3000 	str.w	r3, [r8]
 800952e:	f04f 30ff 	mov.w	r0, #4294967295
 8009532:	e0c8      	b.n	80096c6 <_svfiprintf_r+0x1c2>
 8009534:	2340      	movs	r3, #64	; 0x40
 8009536:	6163      	str	r3, [r4, #20]
 8009538:	2300      	movs	r3, #0
 800953a:	9309      	str	r3, [sp, #36]	; 0x24
 800953c:	2320      	movs	r3, #32
 800953e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009542:	2330      	movs	r3, #48	; 0x30
 8009544:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009548:	9503      	str	r5, [sp, #12]
 800954a:	f04f 0b01 	mov.w	fp, #1
 800954e:	4637      	mov	r7, r6
 8009550:	463d      	mov	r5, r7
 8009552:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009556:	b10b      	cbz	r3, 800955c <_svfiprintf_r+0x58>
 8009558:	2b25      	cmp	r3, #37	; 0x25
 800955a:	d13e      	bne.n	80095da <_svfiprintf_r+0xd6>
 800955c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009560:	d00b      	beq.n	800957a <_svfiprintf_r+0x76>
 8009562:	4653      	mov	r3, sl
 8009564:	4632      	mov	r2, r6
 8009566:	4621      	mov	r1, r4
 8009568:	4640      	mov	r0, r8
 800956a:	f7ff ff71 	bl	8009450 <__ssputs_r>
 800956e:	3001      	adds	r0, #1
 8009570:	f000 80a4 	beq.w	80096bc <_svfiprintf_r+0x1b8>
 8009574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009576:	4453      	add	r3, sl
 8009578:	9309      	str	r3, [sp, #36]	; 0x24
 800957a:	783b      	ldrb	r3, [r7, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 809d 	beq.w	80096bc <_svfiprintf_r+0x1b8>
 8009582:	2300      	movs	r3, #0
 8009584:	f04f 32ff 	mov.w	r2, #4294967295
 8009588:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800958c:	9304      	str	r3, [sp, #16]
 800958e:	9307      	str	r3, [sp, #28]
 8009590:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009594:	931a      	str	r3, [sp, #104]	; 0x68
 8009596:	462f      	mov	r7, r5
 8009598:	2205      	movs	r2, #5
 800959a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800959e:	4850      	ldr	r0, [pc, #320]	; (80096e0 <_svfiprintf_r+0x1dc>)
 80095a0:	f7f6 fe16 	bl	80001d0 <memchr>
 80095a4:	9b04      	ldr	r3, [sp, #16]
 80095a6:	b9d0      	cbnz	r0, 80095de <_svfiprintf_r+0xda>
 80095a8:	06d9      	lsls	r1, r3, #27
 80095aa:	bf44      	itt	mi
 80095ac:	2220      	movmi	r2, #32
 80095ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095b2:	071a      	lsls	r2, r3, #28
 80095b4:	bf44      	itt	mi
 80095b6:	222b      	movmi	r2, #43	; 0x2b
 80095b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095bc:	782a      	ldrb	r2, [r5, #0]
 80095be:	2a2a      	cmp	r2, #42	; 0x2a
 80095c0:	d015      	beq.n	80095ee <_svfiprintf_r+0xea>
 80095c2:	9a07      	ldr	r2, [sp, #28]
 80095c4:	462f      	mov	r7, r5
 80095c6:	2000      	movs	r0, #0
 80095c8:	250a      	movs	r5, #10
 80095ca:	4639      	mov	r1, r7
 80095cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095d0:	3b30      	subs	r3, #48	; 0x30
 80095d2:	2b09      	cmp	r3, #9
 80095d4:	d94d      	bls.n	8009672 <_svfiprintf_r+0x16e>
 80095d6:	b1b8      	cbz	r0, 8009608 <_svfiprintf_r+0x104>
 80095d8:	e00f      	b.n	80095fa <_svfiprintf_r+0xf6>
 80095da:	462f      	mov	r7, r5
 80095dc:	e7b8      	b.n	8009550 <_svfiprintf_r+0x4c>
 80095de:	4a40      	ldr	r2, [pc, #256]	; (80096e0 <_svfiprintf_r+0x1dc>)
 80095e0:	1a80      	subs	r0, r0, r2
 80095e2:	fa0b f000 	lsl.w	r0, fp, r0
 80095e6:	4318      	orrs	r0, r3
 80095e8:	9004      	str	r0, [sp, #16]
 80095ea:	463d      	mov	r5, r7
 80095ec:	e7d3      	b.n	8009596 <_svfiprintf_r+0x92>
 80095ee:	9a03      	ldr	r2, [sp, #12]
 80095f0:	1d11      	adds	r1, r2, #4
 80095f2:	6812      	ldr	r2, [r2, #0]
 80095f4:	9103      	str	r1, [sp, #12]
 80095f6:	2a00      	cmp	r2, #0
 80095f8:	db01      	blt.n	80095fe <_svfiprintf_r+0xfa>
 80095fa:	9207      	str	r2, [sp, #28]
 80095fc:	e004      	b.n	8009608 <_svfiprintf_r+0x104>
 80095fe:	4252      	negs	r2, r2
 8009600:	f043 0302 	orr.w	r3, r3, #2
 8009604:	9207      	str	r2, [sp, #28]
 8009606:	9304      	str	r3, [sp, #16]
 8009608:	783b      	ldrb	r3, [r7, #0]
 800960a:	2b2e      	cmp	r3, #46	; 0x2e
 800960c:	d10c      	bne.n	8009628 <_svfiprintf_r+0x124>
 800960e:	787b      	ldrb	r3, [r7, #1]
 8009610:	2b2a      	cmp	r3, #42	; 0x2a
 8009612:	d133      	bne.n	800967c <_svfiprintf_r+0x178>
 8009614:	9b03      	ldr	r3, [sp, #12]
 8009616:	1d1a      	adds	r2, r3, #4
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	9203      	str	r2, [sp, #12]
 800961c:	2b00      	cmp	r3, #0
 800961e:	bfb8      	it	lt
 8009620:	f04f 33ff 	movlt.w	r3, #4294967295
 8009624:	3702      	adds	r7, #2
 8009626:	9305      	str	r3, [sp, #20]
 8009628:	4d2e      	ldr	r5, [pc, #184]	; (80096e4 <_svfiprintf_r+0x1e0>)
 800962a:	7839      	ldrb	r1, [r7, #0]
 800962c:	2203      	movs	r2, #3
 800962e:	4628      	mov	r0, r5
 8009630:	f7f6 fdce 	bl	80001d0 <memchr>
 8009634:	b138      	cbz	r0, 8009646 <_svfiprintf_r+0x142>
 8009636:	2340      	movs	r3, #64	; 0x40
 8009638:	1b40      	subs	r0, r0, r5
 800963a:	fa03 f000 	lsl.w	r0, r3, r0
 800963e:	9b04      	ldr	r3, [sp, #16]
 8009640:	4303      	orrs	r3, r0
 8009642:	3701      	adds	r7, #1
 8009644:	9304      	str	r3, [sp, #16]
 8009646:	7839      	ldrb	r1, [r7, #0]
 8009648:	4827      	ldr	r0, [pc, #156]	; (80096e8 <_svfiprintf_r+0x1e4>)
 800964a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800964e:	2206      	movs	r2, #6
 8009650:	1c7e      	adds	r6, r7, #1
 8009652:	f7f6 fdbd 	bl	80001d0 <memchr>
 8009656:	2800      	cmp	r0, #0
 8009658:	d038      	beq.n	80096cc <_svfiprintf_r+0x1c8>
 800965a:	4b24      	ldr	r3, [pc, #144]	; (80096ec <_svfiprintf_r+0x1e8>)
 800965c:	bb13      	cbnz	r3, 80096a4 <_svfiprintf_r+0x1a0>
 800965e:	9b03      	ldr	r3, [sp, #12]
 8009660:	3307      	adds	r3, #7
 8009662:	f023 0307 	bic.w	r3, r3, #7
 8009666:	3308      	adds	r3, #8
 8009668:	9303      	str	r3, [sp, #12]
 800966a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800966c:	444b      	add	r3, r9
 800966e:	9309      	str	r3, [sp, #36]	; 0x24
 8009670:	e76d      	b.n	800954e <_svfiprintf_r+0x4a>
 8009672:	fb05 3202 	mla	r2, r5, r2, r3
 8009676:	2001      	movs	r0, #1
 8009678:	460f      	mov	r7, r1
 800967a:	e7a6      	b.n	80095ca <_svfiprintf_r+0xc6>
 800967c:	2300      	movs	r3, #0
 800967e:	3701      	adds	r7, #1
 8009680:	9305      	str	r3, [sp, #20]
 8009682:	4619      	mov	r1, r3
 8009684:	250a      	movs	r5, #10
 8009686:	4638      	mov	r0, r7
 8009688:	f810 2b01 	ldrb.w	r2, [r0], #1
 800968c:	3a30      	subs	r2, #48	; 0x30
 800968e:	2a09      	cmp	r2, #9
 8009690:	d903      	bls.n	800969a <_svfiprintf_r+0x196>
 8009692:	2b00      	cmp	r3, #0
 8009694:	d0c8      	beq.n	8009628 <_svfiprintf_r+0x124>
 8009696:	9105      	str	r1, [sp, #20]
 8009698:	e7c6      	b.n	8009628 <_svfiprintf_r+0x124>
 800969a:	fb05 2101 	mla	r1, r5, r1, r2
 800969e:	2301      	movs	r3, #1
 80096a0:	4607      	mov	r7, r0
 80096a2:	e7f0      	b.n	8009686 <_svfiprintf_r+0x182>
 80096a4:	ab03      	add	r3, sp, #12
 80096a6:	9300      	str	r3, [sp, #0]
 80096a8:	4622      	mov	r2, r4
 80096aa:	4b11      	ldr	r3, [pc, #68]	; (80096f0 <_svfiprintf_r+0x1ec>)
 80096ac:	a904      	add	r1, sp, #16
 80096ae:	4640      	mov	r0, r8
 80096b0:	f3af 8000 	nop.w
 80096b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80096b8:	4681      	mov	r9, r0
 80096ba:	d1d6      	bne.n	800966a <_svfiprintf_r+0x166>
 80096bc:	89a3      	ldrh	r3, [r4, #12]
 80096be:	065b      	lsls	r3, r3, #25
 80096c0:	f53f af35 	bmi.w	800952e <_svfiprintf_r+0x2a>
 80096c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096c6:	b01d      	add	sp, #116	; 0x74
 80096c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096cc:	ab03      	add	r3, sp, #12
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	4622      	mov	r2, r4
 80096d2:	4b07      	ldr	r3, [pc, #28]	; (80096f0 <_svfiprintf_r+0x1ec>)
 80096d4:	a904      	add	r1, sp, #16
 80096d6:	4640      	mov	r0, r8
 80096d8:	f000 f882 	bl	80097e0 <_printf_i>
 80096dc:	e7ea      	b.n	80096b4 <_svfiprintf_r+0x1b0>
 80096de:	bf00      	nop
 80096e0:	08009e00 	.word	0x08009e00
 80096e4:	08009e06 	.word	0x08009e06
 80096e8:	08009e0a 	.word	0x08009e0a
 80096ec:	00000000 	.word	0x00000000
 80096f0:	08009451 	.word	0x08009451

080096f4 <_printf_common>:
 80096f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096f8:	4691      	mov	r9, r2
 80096fa:	461f      	mov	r7, r3
 80096fc:	688a      	ldr	r2, [r1, #8]
 80096fe:	690b      	ldr	r3, [r1, #16]
 8009700:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009704:	4293      	cmp	r3, r2
 8009706:	bfb8      	it	lt
 8009708:	4613      	movlt	r3, r2
 800970a:	f8c9 3000 	str.w	r3, [r9]
 800970e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009712:	4606      	mov	r6, r0
 8009714:	460c      	mov	r4, r1
 8009716:	b112      	cbz	r2, 800971e <_printf_common+0x2a>
 8009718:	3301      	adds	r3, #1
 800971a:	f8c9 3000 	str.w	r3, [r9]
 800971e:	6823      	ldr	r3, [r4, #0]
 8009720:	0699      	lsls	r1, r3, #26
 8009722:	bf42      	ittt	mi
 8009724:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009728:	3302      	addmi	r3, #2
 800972a:	f8c9 3000 	strmi.w	r3, [r9]
 800972e:	6825      	ldr	r5, [r4, #0]
 8009730:	f015 0506 	ands.w	r5, r5, #6
 8009734:	d107      	bne.n	8009746 <_printf_common+0x52>
 8009736:	f104 0a19 	add.w	sl, r4, #25
 800973a:	68e3      	ldr	r3, [r4, #12]
 800973c:	f8d9 2000 	ldr.w	r2, [r9]
 8009740:	1a9b      	subs	r3, r3, r2
 8009742:	42ab      	cmp	r3, r5
 8009744:	dc28      	bgt.n	8009798 <_printf_common+0xa4>
 8009746:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800974a:	6822      	ldr	r2, [r4, #0]
 800974c:	3300      	adds	r3, #0
 800974e:	bf18      	it	ne
 8009750:	2301      	movne	r3, #1
 8009752:	0692      	lsls	r2, r2, #26
 8009754:	d42d      	bmi.n	80097b2 <_printf_common+0xbe>
 8009756:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800975a:	4639      	mov	r1, r7
 800975c:	4630      	mov	r0, r6
 800975e:	47c0      	blx	r8
 8009760:	3001      	adds	r0, #1
 8009762:	d020      	beq.n	80097a6 <_printf_common+0xb2>
 8009764:	6823      	ldr	r3, [r4, #0]
 8009766:	68e5      	ldr	r5, [r4, #12]
 8009768:	f8d9 2000 	ldr.w	r2, [r9]
 800976c:	f003 0306 	and.w	r3, r3, #6
 8009770:	2b04      	cmp	r3, #4
 8009772:	bf08      	it	eq
 8009774:	1aad      	subeq	r5, r5, r2
 8009776:	68a3      	ldr	r3, [r4, #8]
 8009778:	6922      	ldr	r2, [r4, #16]
 800977a:	bf0c      	ite	eq
 800977c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009780:	2500      	movne	r5, #0
 8009782:	4293      	cmp	r3, r2
 8009784:	bfc4      	itt	gt
 8009786:	1a9b      	subgt	r3, r3, r2
 8009788:	18ed      	addgt	r5, r5, r3
 800978a:	f04f 0900 	mov.w	r9, #0
 800978e:	341a      	adds	r4, #26
 8009790:	454d      	cmp	r5, r9
 8009792:	d11a      	bne.n	80097ca <_printf_common+0xd6>
 8009794:	2000      	movs	r0, #0
 8009796:	e008      	b.n	80097aa <_printf_common+0xb6>
 8009798:	2301      	movs	r3, #1
 800979a:	4652      	mov	r2, sl
 800979c:	4639      	mov	r1, r7
 800979e:	4630      	mov	r0, r6
 80097a0:	47c0      	blx	r8
 80097a2:	3001      	adds	r0, #1
 80097a4:	d103      	bne.n	80097ae <_printf_common+0xba>
 80097a6:	f04f 30ff 	mov.w	r0, #4294967295
 80097aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ae:	3501      	adds	r5, #1
 80097b0:	e7c3      	b.n	800973a <_printf_common+0x46>
 80097b2:	18e1      	adds	r1, r4, r3
 80097b4:	1c5a      	adds	r2, r3, #1
 80097b6:	2030      	movs	r0, #48	; 0x30
 80097b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80097bc:	4422      	add	r2, r4
 80097be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80097c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80097c6:	3302      	adds	r3, #2
 80097c8:	e7c5      	b.n	8009756 <_printf_common+0x62>
 80097ca:	2301      	movs	r3, #1
 80097cc:	4622      	mov	r2, r4
 80097ce:	4639      	mov	r1, r7
 80097d0:	4630      	mov	r0, r6
 80097d2:	47c0      	blx	r8
 80097d4:	3001      	adds	r0, #1
 80097d6:	d0e6      	beq.n	80097a6 <_printf_common+0xb2>
 80097d8:	f109 0901 	add.w	r9, r9, #1
 80097dc:	e7d8      	b.n	8009790 <_printf_common+0x9c>
	...

080097e0 <_printf_i>:
 80097e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80097e8:	460c      	mov	r4, r1
 80097ea:	7e09      	ldrb	r1, [r1, #24]
 80097ec:	b085      	sub	sp, #20
 80097ee:	296e      	cmp	r1, #110	; 0x6e
 80097f0:	4617      	mov	r7, r2
 80097f2:	4606      	mov	r6, r0
 80097f4:	4698      	mov	r8, r3
 80097f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097f8:	f000 80b3 	beq.w	8009962 <_printf_i+0x182>
 80097fc:	d822      	bhi.n	8009844 <_printf_i+0x64>
 80097fe:	2963      	cmp	r1, #99	; 0x63
 8009800:	d036      	beq.n	8009870 <_printf_i+0x90>
 8009802:	d80a      	bhi.n	800981a <_printf_i+0x3a>
 8009804:	2900      	cmp	r1, #0
 8009806:	f000 80b9 	beq.w	800997c <_printf_i+0x19c>
 800980a:	2958      	cmp	r1, #88	; 0x58
 800980c:	f000 8083 	beq.w	8009916 <_printf_i+0x136>
 8009810:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009814:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009818:	e032      	b.n	8009880 <_printf_i+0xa0>
 800981a:	2964      	cmp	r1, #100	; 0x64
 800981c:	d001      	beq.n	8009822 <_printf_i+0x42>
 800981e:	2969      	cmp	r1, #105	; 0x69
 8009820:	d1f6      	bne.n	8009810 <_printf_i+0x30>
 8009822:	6820      	ldr	r0, [r4, #0]
 8009824:	6813      	ldr	r3, [r2, #0]
 8009826:	0605      	lsls	r5, r0, #24
 8009828:	f103 0104 	add.w	r1, r3, #4
 800982c:	d52a      	bpl.n	8009884 <_printf_i+0xa4>
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	6011      	str	r1, [r2, #0]
 8009832:	2b00      	cmp	r3, #0
 8009834:	da03      	bge.n	800983e <_printf_i+0x5e>
 8009836:	222d      	movs	r2, #45	; 0x2d
 8009838:	425b      	negs	r3, r3
 800983a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800983e:	486f      	ldr	r0, [pc, #444]	; (80099fc <_printf_i+0x21c>)
 8009840:	220a      	movs	r2, #10
 8009842:	e039      	b.n	80098b8 <_printf_i+0xd8>
 8009844:	2973      	cmp	r1, #115	; 0x73
 8009846:	f000 809d 	beq.w	8009984 <_printf_i+0x1a4>
 800984a:	d808      	bhi.n	800985e <_printf_i+0x7e>
 800984c:	296f      	cmp	r1, #111	; 0x6f
 800984e:	d020      	beq.n	8009892 <_printf_i+0xb2>
 8009850:	2970      	cmp	r1, #112	; 0x70
 8009852:	d1dd      	bne.n	8009810 <_printf_i+0x30>
 8009854:	6823      	ldr	r3, [r4, #0]
 8009856:	f043 0320 	orr.w	r3, r3, #32
 800985a:	6023      	str	r3, [r4, #0]
 800985c:	e003      	b.n	8009866 <_printf_i+0x86>
 800985e:	2975      	cmp	r1, #117	; 0x75
 8009860:	d017      	beq.n	8009892 <_printf_i+0xb2>
 8009862:	2978      	cmp	r1, #120	; 0x78
 8009864:	d1d4      	bne.n	8009810 <_printf_i+0x30>
 8009866:	2378      	movs	r3, #120	; 0x78
 8009868:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800986c:	4864      	ldr	r0, [pc, #400]	; (8009a00 <_printf_i+0x220>)
 800986e:	e055      	b.n	800991c <_printf_i+0x13c>
 8009870:	6813      	ldr	r3, [r2, #0]
 8009872:	1d19      	adds	r1, r3, #4
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	6011      	str	r1, [r2, #0]
 8009878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800987c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009880:	2301      	movs	r3, #1
 8009882:	e08c      	b.n	800999e <_printf_i+0x1be>
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6011      	str	r1, [r2, #0]
 8009888:	f010 0f40 	tst.w	r0, #64	; 0x40
 800988c:	bf18      	it	ne
 800988e:	b21b      	sxthne	r3, r3
 8009890:	e7cf      	b.n	8009832 <_printf_i+0x52>
 8009892:	6813      	ldr	r3, [r2, #0]
 8009894:	6825      	ldr	r5, [r4, #0]
 8009896:	1d18      	adds	r0, r3, #4
 8009898:	6010      	str	r0, [r2, #0]
 800989a:	0628      	lsls	r0, r5, #24
 800989c:	d501      	bpl.n	80098a2 <_printf_i+0xc2>
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	e002      	b.n	80098a8 <_printf_i+0xc8>
 80098a2:	0668      	lsls	r0, r5, #25
 80098a4:	d5fb      	bpl.n	800989e <_printf_i+0xbe>
 80098a6:	881b      	ldrh	r3, [r3, #0]
 80098a8:	4854      	ldr	r0, [pc, #336]	; (80099fc <_printf_i+0x21c>)
 80098aa:	296f      	cmp	r1, #111	; 0x6f
 80098ac:	bf14      	ite	ne
 80098ae:	220a      	movne	r2, #10
 80098b0:	2208      	moveq	r2, #8
 80098b2:	2100      	movs	r1, #0
 80098b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80098b8:	6865      	ldr	r5, [r4, #4]
 80098ba:	60a5      	str	r5, [r4, #8]
 80098bc:	2d00      	cmp	r5, #0
 80098be:	f2c0 8095 	blt.w	80099ec <_printf_i+0x20c>
 80098c2:	6821      	ldr	r1, [r4, #0]
 80098c4:	f021 0104 	bic.w	r1, r1, #4
 80098c8:	6021      	str	r1, [r4, #0]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d13d      	bne.n	800994a <_printf_i+0x16a>
 80098ce:	2d00      	cmp	r5, #0
 80098d0:	f040 808e 	bne.w	80099f0 <_printf_i+0x210>
 80098d4:	4665      	mov	r5, ip
 80098d6:	2a08      	cmp	r2, #8
 80098d8:	d10b      	bne.n	80098f2 <_printf_i+0x112>
 80098da:	6823      	ldr	r3, [r4, #0]
 80098dc:	07db      	lsls	r3, r3, #31
 80098de:	d508      	bpl.n	80098f2 <_printf_i+0x112>
 80098e0:	6923      	ldr	r3, [r4, #16]
 80098e2:	6862      	ldr	r2, [r4, #4]
 80098e4:	429a      	cmp	r2, r3
 80098e6:	bfde      	ittt	le
 80098e8:	2330      	movle	r3, #48	; 0x30
 80098ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80098ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80098f2:	ebac 0305 	sub.w	r3, ip, r5
 80098f6:	6123      	str	r3, [r4, #16]
 80098f8:	f8cd 8000 	str.w	r8, [sp]
 80098fc:	463b      	mov	r3, r7
 80098fe:	aa03      	add	r2, sp, #12
 8009900:	4621      	mov	r1, r4
 8009902:	4630      	mov	r0, r6
 8009904:	f7ff fef6 	bl	80096f4 <_printf_common>
 8009908:	3001      	adds	r0, #1
 800990a:	d14d      	bne.n	80099a8 <_printf_i+0x1c8>
 800990c:	f04f 30ff 	mov.w	r0, #4294967295
 8009910:	b005      	add	sp, #20
 8009912:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009916:	4839      	ldr	r0, [pc, #228]	; (80099fc <_printf_i+0x21c>)
 8009918:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800991c:	6813      	ldr	r3, [r2, #0]
 800991e:	6821      	ldr	r1, [r4, #0]
 8009920:	1d1d      	adds	r5, r3, #4
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	6015      	str	r5, [r2, #0]
 8009926:	060a      	lsls	r2, r1, #24
 8009928:	d50b      	bpl.n	8009942 <_printf_i+0x162>
 800992a:	07ca      	lsls	r2, r1, #31
 800992c:	bf44      	itt	mi
 800992e:	f041 0120 	orrmi.w	r1, r1, #32
 8009932:	6021      	strmi	r1, [r4, #0]
 8009934:	b91b      	cbnz	r3, 800993e <_printf_i+0x15e>
 8009936:	6822      	ldr	r2, [r4, #0]
 8009938:	f022 0220 	bic.w	r2, r2, #32
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	2210      	movs	r2, #16
 8009940:	e7b7      	b.n	80098b2 <_printf_i+0xd2>
 8009942:	064d      	lsls	r5, r1, #25
 8009944:	bf48      	it	mi
 8009946:	b29b      	uxthmi	r3, r3
 8009948:	e7ef      	b.n	800992a <_printf_i+0x14a>
 800994a:	4665      	mov	r5, ip
 800994c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009950:	fb02 3311 	mls	r3, r2, r1, r3
 8009954:	5cc3      	ldrb	r3, [r0, r3]
 8009956:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800995a:	460b      	mov	r3, r1
 800995c:	2900      	cmp	r1, #0
 800995e:	d1f5      	bne.n	800994c <_printf_i+0x16c>
 8009960:	e7b9      	b.n	80098d6 <_printf_i+0xf6>
 8009962:	6813      	ldr	r3, [r2, #0]
 8009964:	6825      	ldr	r5, [r4, #0]
 8009966:	6961      	ldr	r1, [r4, #20]
 8009968:	1d18      	adds	r0, r3, #4
 800996a:	6010      	str	r0, [r2, #0]
 800996c:	0628      	lsls	r0, r5, #24
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	d501      	bpl.n	8009976 <_printf_i+0x196>
 8009972:	6019      	str	r1, [r3, #0]
 8009974:	e002      	b.n	800997c <_printf_i+0x19c>
 8009976:	066a      	lsls	r2, r5, #25
 8009978:	d5fb      	bpl.n	8009972 <_printf_i+0x192>
 800997a:	8019      	strh	r1, [r3, #0]
 800997c:	2300      	movs	r3, #0
 800997e:	6123      	str	r3, [r4, #16]
 8009980:	4665      	mov	r5, ip
 8009982:	e7b9      	b.n	80098f8 <_printf_i+0x118>
 8009984:	6813      	ldr	r3, [r2, #0]
 8009986:	1d19      	adds	r1, r3, #4
 8009988:	6011      	str	r1, [r2, #0]
 800998a:	681d      	ldr	r5, [r3, #0]
 800998c:	6862      	ldr	r2, [r4, #4]
 800998e:	2100      	movs	r1, #0
 8009990:	4628      	mov	r0, r5
 8009992:	f7f6 fc1d 	bl	80001d0 <memchr>
 8009996:	b108      	cbz	r0, 800999c <_printf_i+0x1bc>
 8009998:	1b40      	subs	r0, r0, r5
 800999a:	6060      	str	r0, [r4, #4]
 800999c:	6863      	ldr	r3, [r4, #4]
 800999e:	6123      	str	r3, [r4, #16]
 80099a0:	2300      	movs	r3, #0
 80099a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099a6:	e7a7      	b.n	80098f8 <_printf_i+0x118>
 80099a8:	6923      	ldr	r3, [r4, #16]
 80099aa:	462a      	mov	r2, r5
 80099ac:	4639      	mov	r1, r7
 80099ae:	4630      	mov	r0, r6
 80099b0:	47c0      	blx	r8
 80099b2:	3001      	adds	r0, #1
 80099b4:	d0aa      	beq.n	800990c <_printf_i+0x12c>
 80099b6:	6823      	ldr	r3, [r4, #0]
 80099b8:	079b      	lsls	r3, r3, #30
 80099ba:	d413      	bmi.n	80099e4 <_printf_i+0x204>
 80099bc:	68e0      	ldr	r0, [r4, #12]
 80099be:	9b03      	ldr	r3, [sp, #12]
 80099c0:	4298      	cmp	r0, r3
 80099c2:	bfb8      	it	lt
 80099c4:	4618      	movlt	r0, r3
 80099c6:	e7a3      	b.n	8009910 <_printf_i+0x130>
 80099c8:	2301      	movs	r3, #1
 80099ca:	464a      	mov	r2, r9
 80099cc:	4639      	mov	r1, r7
 80099ce:	4630      	mov	r0, r6
 80099d0:	47c0      	blx	r8
 80099d2:	3001      	adds	r0, #1
 80099d4:	d09a      	beq.n	800990c <_printf_i+0x12c>
 80099d6:	3501      	adds	r5, #1
 80099d8:	68e3      	ldr	r3, [r4, #12]
 80099da:	9a03      	ldr	r2, [sp, #12]
 80099dc:	1a9b      	subs	r3, r3, r2
 80099de:	42ab      	cmp	r3, r5
 80099e0:	dcf2      	bgt.n	80099c8 <_printf_i+0x1e8>
 80099e2:	e7eb      	b.n	80099bc <_printf_i+0x1dc>
 80099e4:	2500      	movs	r5, #0
 80099e6:	f104 0919 	add.w	r9, r4, #25
 80099ea:	e7f5      	b.n	80099d8 <_printf_i+0x1f8>
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1ac      	bne.n	800994a <_printf_i+0x16a>
 80099f0:	7803      	ldrb	r3, [r0, #0]
 80099f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80099f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099fa:	e76c      	b.n	80098d6 <_printf_i+0xf6>
 80099fc:	08009e11 	.word	0x08009e11
 8009a00:	08009e22 	.word	0x08009e22

08009a04 <memmove>:
 8009a04:	4288      	cmp	r0, r1
 8009a06:	b510      	push	{r4, lr}
 8009a08:	eb01 0302 	add.w	r3, r1, r2
 8009a0c:	d807      	bhi.n	8009a1e <memmove+0x1a>
 8009a0e:	1e42      	subs	r2, r0, #1
 8009a10:	4299      	cmp	r1, r3
 8009a12:	d00a      	beq.n	8009a2a <memmove+0x26>
 8009a14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a18:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009a1c:	e7f8      	b.n	8009a10 <memmove+0xc>
 8009a1e:	4283      	cmp	r3, r0
 8009a20:	d9f5      	bls.n	8009a0e <memmove+0xa>
 8009a22:	1881      	adds	r1, r0, r2
 8009a24:	1ad2      	subs	r2, r2, r3
 8009a26:	42d3      	cmn	r3, r2
 8009a28:	d100      	bne.n	8009a2c <memmove+0x28>
 8009a2a:	bd10      	pop	{r4, pc}
 8009a2c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a30:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009a34:	e7f7      	b.n	8009a26 <memmove+0x22>
	...

08009a38 <_free_r>:
 8009a38:	b538      	push	{r3, r4, r5, lr}
 8009a3a:	4605      	mov	r5, r0
 8009a3c:	2900      	cmp	r1, #0
 8009a3e:	d045      	beq.n	8009acc <_free_r+0x94>
 8009a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a44:	1f0c      	subs	r4, r1, #4
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	bfb8      	it	lt
 8009a4a:	18e4      	addlt	r4, r4, r3
 8009a4c:	f000 f8d2 	bl	8009bf4 <__malloc_lock>
 8009a50:	4a1f      	ldr	r2, [pc, #124]	; (8009ad0 <_free_r+0x98>)
 8009a52:	6813      	ldr	r3, [r2, #0]
 8009a54:	4610      	mov	r0, r2
 8009a56:	b933      	cbnz	r3, 8009a66 <_free_r+0x2e>
 8009a58:	6063      	str	r3, [r4, #4]
 8009a5a:	6014      	str	r4, [r2, #0]
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a62:	f000 b8c8 	b.w	8009bf6 <__malloc_unlock>
 8009a66:	42a3      	cmp	r3, r4
 8009a68:	d90c      	bls.n	8009a84 <_free_r+0x4c>
 8009a6a:	6821      	ldr	r1, [r4, #0]
 8009a6c:	1862      	adds	r2, r4, r1
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	bf04      	itt	eq
 8009a72:	681a      	ldreq	r2, [r3, #0]
 8009a74:	685b      	ldreq	r3, [r3, #4]
 8009a76:	6063      	str	r3, [r4, #4]
 8009a78:	bf04      	itt	eq
 8009a7a:	1852      	addeq	r2, r2, r1
 8009a7c:	6022      	streq	r2, [r4, #0]
 8009a7e:	6004      	str	r4, [r0, #0]
 8009a80:	e7ec      	b.n	8009a5c <_free_r+0x24>
 8009a82:	4613      	mov	r3, r2
 8009a84:	685a      	ldr	r2, [r3, #4]
 8009a86:	b10a      	cbz	r2, 8009a8c <_free_r+0x54>
 8009a88:	42a2      	cmp	r2, r4
 8009a8a:	d9fa      	bls.n	8009a82 <_free_r+0x4a>
 8009a8c:	6819      	ldr	r1, [r3, #0]
 8009a8e:	1858      	adds	r0, r3, r1
 8009a90:	42a0      	cmp	r0, r4
 8009a92:	d10b      	bne.n	8009aac <_free_r+0x74>
 8009a94:	6820      	ldr	r0, [r4, #0]
 8009a96:	4401      	add	r1, r0
 8009a98:	1858      	adds	r0, r3, r1
 8009a9a:	4282      	cmp	r2, r0
 8009a9c:	6019      	str	r1, [r3, #0]
 8009a9e:	d1dd      	bne.n	8009a5c <_free_r+0x24>
 8009aa0:	6810      	ldr	r0, [r2, #0]
 8009aa2:	6852      	ldr	r2, [r2, #4]
 8009aa4:	605a      	str	r2, [r3, #4]
 8009aa6:	4401      	add	r1, r0
 8009aa8:	6019      	str	r1, [r3, #0]
 8009aaa:	e7d7      	b.n	8009a5c <_free_r+0x24>
 8009aac:	d902      	bls.n	8009ab4 <_free_r+0x7c>
 8009aae:	230c      	movs	r3, #12
 8009ab0:	602b      	str	r3, [r5, #0]
 8009ab2:	e7d3      	b.n	8009a5c <_free_r+0x24>
 8009ab4:	6820      	ldr	r0, [r4, #0]
 8009ab6:	1821      	adds	r1, r4, r0
 8009ab8:	428a      	cmp	r2, r1
 8009aba:	bf04      	itt	eq
 8009abc:	6811      	ldreq	r1, [r2, #0]
 8009abe:	6852      	ldreq	r2, [r2, #4]
 8009ac0:	6062      	str	r2, [r4, #4]
 8009ac2:	bf04      	itt	eq
 8009ac4:	1809      	addeq	r1, r1, r0
 8009ac6:	6021      	streq	r1, [r4, #0]
 8009ac8:	605c      	str	r4, [r3, #4]
 8009aca:	e7c7      	b.n	8009a5c <_free_r+0x24>
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop
 8009ad0:	2000325c 	.word	0x2000325c

08009ad4 <_malloc_r>:
 8009ad4:	b570      	push	{r4, r5, r6, lr}
 8009ad6:	1ccd      	adds	r5, r1, #3
 8009ad8:	f025 0503 	bic.w	r5, r5, #3
 8009adc:	3508      	adds	r5, #8
 8009ade:	2d0c      	cmp	r5, #12
 8009ae0:	bf38      	it	cc
 8009ae2:	250c      	movcc	r5, #12
 8009ae4:	2d00      	cmp	r5, #0
 8009ae6:	4606      	mov	r6, r0
 8009ae8:	db01      	blt.n	8009aee <_malloc_r+0x1a>
 8009aea:	42a9      	cmp	r1, r5
 8009aec:	d903      	bls.n	8009af6 <_malloc_r+0x22>
 8009aee:	230c      	movs	r3, #12
 8009af0:	6033      	str	r3, [r6, #0]
 8009af2:	2000      	movs	r0, #0
 8009af4:	bd70      	pop	{r4, r5, r6, pc}
 8009af6:	f000 f87d 	bl	8009bf4 <__malloc_lock>
 8009afa:	4a21      	ldr	r2, [pc, #132]	; (8009b80 <_malloc_r+0xac>)
 8009afc:	6814      	ldr	r4, [r2, #0]
 8009afe:	4621      	mov	r1, r4
 8009b00:	b991      	cbnz	r1, 8009b28 <_malloc_r+0x54>
 8009b02:	4c20      	ldr	r4, [pc, #128]	; (8009b84 <_malloc_r+0xb0>)
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	b91b      	cbnz	r3, 8009b10 <_malloc_r+0x3c>
 8009b08:	4630      	mov	r0, r6
 8009b0a:	f000 f863 	bl	8009bd4 <_sbrk_r>
 8009b0e:	6020      	str	r0, [r4, #0]
 8009b10:	4629      	mov	r1, r5
 8009b12:	4630      	mov	r0, r6
 8009b14:	f000 f85e 	bl	8009bd4 <_sbrk_r>
 8009b18:	1c43      	adds	r3, r0, #1
 8009b1a:	d124      	bne.n	8009b66 <_malloc_r+0x92>
 8009b1c:	230c      	movs	r3, #12
 8009b1e:	6033      	str	r3, [r6, #0]
 8009b20:	4630      	mov	r0, r6
 8009b22:	f000 f868 	bl	8009bf6 <__malloc_unlock>
 8009b26:	e7e4      	b.n	8009af2 <_malloc_r+0x1e>
 8009b28:	680b      	ldr	r3, [r1, #0]
 8009b2a:	1b5b      	subs	r3, r3, r5
 8009b2c:	d418      	bmi.n	8009b60 <_malloc_r+0x8c>
 8009b2e:	2b0b      	cmp	r3, #11
 8009b30:	d90f      	bls.n	8009b52 <_malloc_r+0x7e>
 8009b32:	600b      	str	r3, [r1, #0]
 8009b34:	50cd      	str	r5, [r1, r3]
 8009b36:	18cc      	adds	r4, r1, r3
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f000 f85c 	bl	8009bf6 <__malloc_unlock>
 8009b3e:	f104 000b 	add.w	r0, r4, #11
 8009b42:	1d23      	adds	r3, r4, #4
 8009b44:	f020 0007 	bic.w	r0, r0, #7
 8009b48:	1ac3      	subs	r3, r0, r3
 8009b4a:	d0d3      	beq.n	8009af4 <_malloc_r+0x20>
 8009b4c:	425a      	negs	r2, r3
 8009b4e:	50e2      	str	r2, [r4, r3]
 8009b50:	e7d0      	b.n	8009af4 <_malloc_r+0x20>
 8009b52:	428c      	cmp	r4, r1
 8009b54:	684b      	ldr	r3, [r1, #4]
 8009b56:	bf16      	itet	ne
 8009b58:	6063      	strne	r3, [r4, #4]
 8009b5a:	6013      	streq	r3, [r2, #0]
 8009b5c:	460c      	movne	r4, r1
 8009b5e:	e7eb      	b.n	8009b38 <_malloc_r+0x64>
 8009b60:	460c      	mov	r4, r1
 8009b62:	6849      	ldr	r1, [r1, #4]
 8009b64:	e7cc      	b.n	8009b00 <_malloc_r+0x2c>
 8009b66:	1cc4      	adds	r4, r0, #3
 8009b68:	f024 0403 	bic.w	r4, r4, #3
 8009b6c:	42a0      	cmp	r0, r4
 8009b6e:	d005      	beq.n	8009b7c <_malloc_r+0xa8>
 8009b70:	1a21      	subs	r1, r4, r0
 8009b72:	4630      	mov	r0, r6
 8009b74:	f000 f82e 	bl	8009bd4 <_sbrk_r>
 8009b78:	3001      	adds	r0, #1
 8009b7a:	d0cf      	beq.n	8009b1c <_malloc_r+0x48>
 8009b7c:	6025      	str	r5, [r4, #0]
 8009b7e:	e7db      	b.n	8009b38 <_malloc_r+0x64>
 8009b80:	2000325c 	.word	0x2000325c
 8009b84:	20003260 	.word	0x20003260

08009b88 <_realloc_r>:
 8009b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8a:	4607      	mov	r7, r0
 8009b8c:	4614      	mov	r4, r2
 8009b8e:	460e      	mov	r6, r1
 8009b90:	b921      	cbnz	r1, 8009b9c <_realloc_r+0x14>
 8009b92:	4611      	mov	r1, r2
 8009b94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009b98:	f7ff bf9c 	b.w	8009ad4 <_malloc_r>
 8009b9c:	b922      	cbnz	r2, 8009ba8 <_realloc_r+0x20>
 8009b9e:	f7ff ff4b 	bl	8009a38 <_free_r>
 8009ba2:	4625      	mov	r5, r4
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ba8:	f000 f826 	bl	8009bf8 <_malloc_usable_size_r>
 8009bac:	42a0      	cmp	r0, r4
 8009bae:	d20f      	bcs.n	8009bd0 <_realloc_r+0x48>
 8009bb0:	4621      	mov	r1, r4
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	f7ff ff8e 	bl	8009ad4 <_malloc_r>
 8009bb8:	4605      	mov	r5, r0
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	d0f2      	beq.n	8009ba4 <_realloc_r+0x1c>
 8009bbe:	4631      	mov	r1, r6
 8009bc0:	4622      	mov	r2, r4
 8009bc2:	f7ff fbfd 	bl	80093c0 <memcpy>
 8009bc6:	4631      	mov	r1, r6
 8009bc8:	4638      	mov	r0, r7
 8009bca:	f7ff ff35 	bl	8009a38 <_free_r>
 8009bce:	e7e9      	b.n	8009ba4 <_realloc_r+0x1c>
 8009bd0:	4635      	mov	r5, r6
 8009bd2:	e7e7      	b.n	8009ba4 <_realloc_r+0x1c>

08009bd4 <_sbrk_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	4c06      	ldr	r4, [pc, #24]	; (8009bf0 <_sbrk_r+0x1c>)
 8009bd8:	2300      	movs	r3, #0
 8009bda:	4605      	mov	r5, r0
 8009bdc:	4608      	mov	r0, r1
 8009bde:	6023      	str	r3, [r4, #0]
 8009be0:	f7f7 fe74 	bl	80018cc <_sbrk>
 8009be4:	1c43      	adds	r3, r0, #1
 8009be6:	d102      	bne.n	8009bee <_sbrk_r+0x1a>
 8009be8:	6823      	ldr	r3, [r4, #0]
 8009bea:	b103      	cbz	r3, 8009bee <_sbrk_r+0x1a>
 8009bec:	602b      	str	r3, [r5, #0]
 8009bee:	bd38      	pop	{r3, r4, r5, pc}
 8009bf0:	200039f8 	.word	0x200039f8

08009bf4 <__malloc_lock>:
 8009bf4:	4770      	bx	lr

08009bf6 <__malloc_unlock>:
 8009bf6:	4770      	bx	lr

08009bf8 <_malloc_usable_size_r>:
 8009bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bfc:	1f18      	subs	r0, r3, #4
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	bfbc      	itt	lt
 8009c02:	580b      	ldrlt	r3, [r1, r0]
 8009c04:	18c0      	addlt	r0, r0, r3
 8009c06:	4770      	bx	lr

08009c08 <trunc>:
 8009c08:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 8009c0c:	ec5c bb10 	vmov	fp, ip, d0
 8009c10:	f3cc 500a 	ubfx	r0, ip, #20, #11
 8009c14:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 8009c18:	2913      	cmp	r1, #19
 8009c1a:	4664      	mov	r4, ip
 8009c1c:	dc11      	bgt.n	8009c42 <trunc+0x3a>
 8009c1e:	2900      	cmp	r1, #0
 8009c20:	bfa7      	ittee	ge
 8009c22:	4b15      	ldrge	r3, [pc, #84]	; (8009c78 <trunc+0x70>)
 8009c24:	fa43 f101 	asrge.w	r1, r3, r1
 8009c28:	2200      	movlt	r2, #0
 8009c2a:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 8009c2e:	bfa4      	itt	ge
 8009c30:	2200      	movge	r2, #0
 8009c32:	ea2c 0301 	bicge.w	r3, ip, r1
 8009c36:	4693      	mov	fp, r2
 8009c38:	469c      	mov	ip, r3
 8009c3a:	ec4c bb10 	vmov	d0, fp, ip
 8009c3e:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 8009c42:	2933      	cmp	r1, #51	; 0x33
 8009c44:	dd0d      	ble.n	8009c62 <trunc+0x5a>
 8009c46:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009c4a:	d1f6      	bne.n	8009c3a <trunc+0x32>
 8009c4c:	4663      	mov	r3, ip
 8009c4e:	ee10 2a10 	vmov	r2, s0
 8009c52:	ee10 0a10 	vmov	r0, s0
 8009c56:	4621      	mov	r1, r4
 8009c58:	f7f6 fb10 	bl	800027c <__adddf3>
 8009c5c:	4683      	mov	fp, r0
 8009c5e:	468c      	mov	ip, r1
 8009c60:	e7eb      	b.n	8009c3a <trunc+0x32>
 8009c62:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 8009c66:	f04f 33ff 	mov.w	r3, #4294967295
 8009c6a:	fa23 f000 	lsr.w	r0, r3, r0
 8009c6e:	ea2b 0600 	bic.w	r6, fp, r0
 8009c72:	46b3      	mov	fp, r6
 8009c74:	46a4      	mov	ip, r4
 8009c76:	e7e0      	b.n	8009c3a <trunc+0x32>
 8009c78:	000fffff 	.word	0x000fffff

08009c7c <_init>:
 8009c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7e:	bf00      	nop
 8009c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c82:	bc08      	pop	{r3}
 8009c84:	469e      	mov	lr, r3
 8009c86:	4770      	bx	lr

08009c88 <_fini>:
 8009c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8a:	bf00      	nop
 8009c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8e:	bc08      	pop	{r3}
 8009c90:	469e      	mov	lr, r3
 8009c92:	4770      	bx	lr
