---
title: "Changelog"
description: "Latest updates and improvements to the Visibl platform"
icon: "clock"
---

# Changelog

Stay up-to-date with the latest features, improvements, and fixes to the Visibl AI-powered silicon engineering platform.

<Info>
**Release Schedule**: We ship updates regularly with major releases monthly and patch releases as needed. All changes maintain backward compatibility unless explicitly noted.
</Info>

<Update label="Version 1.2.0" description="Enhanced CLI and Model Performance" published="December 15, 2024">

## New Features

**CLI Enhancements**
- Added project-specific configuration with `.visibl/config.json`
- Introduced interactive shell completions for bash, zsh, and fish
- New `visibl agent create` command for custom silicon engineering agents
- Enhanced context awareness with automatic RTL module detection

**Model Performance**
- Improved SystemVerilog generation with better synthesis awareness
- Enhanced UVM testbench generation with complete agent hierarchies  
- Better understanding of timing constraints and clock domain crossing
- Optimized response times for both Fast (7B) and Heavy (70B) models

**LLM Service**
- Added custom quantization support (AWQ, GPTQ) for memory optimization
- Improved multi-GPU tensor parallelism for 70B model deployments
- Enhanced health monitoring with detailed GPU utilization metrics
- New load balancing support for high-availability deployments

## Improvements

- **Documentation**: Complete overhaul with modern Mintlify components
- **Installation**: Simplified one-line installers for both LLM service and CLI
- **Security**: Enhanced container isolation and audit logging capabilities
- **Performance**: 30% faster response times for common RTL generation tasks

## Bug Fixes

- Fixed issue with AXI4 interface generation missing optional signals
- Resolved timing constraint generation for multi-clock designs  
- Corrected UVM sequence generation for complex protocol verification
- Fixed memory leak in long-running LLM service deployments

</Update>

<Update label="Version 1.1.2" description="Stability and Security Improvements" published="November 28, 2024">

## Security Enhancements

- **Air-gapped deployment** support with offline installation packages
- **Enhanced container isolation** with stricter resource limits
- **Audit logging** for all CLI commands and LLM service requests
- **Network isolation** improvements for classified environments

## Bug Fixes

- Fixed CLI connection issues with custom LLM endpoints
- Resolved memory optimization problems on RTX 4090 deployments
- Corrected synthesis script generation for Design Compiler 2023.06+
- Fixed inconsistent behavior in verification testbench templates

## Performance

- Reduced model loading time by 40% through optimized caching
- Improved concurrent request handling for multi-user environments
- Enhanced GPU memory utilization with dynamic scaling

</Update>

<Update label="Version 1.1.0" description="Silicon Engineering Specialization" published="November 10, 2024">

## Major Features

**Silicon Engineering Intelligence**
- Specialized training on RTL design patterns and EDA tool flows
- Enhanced understanding of industry protocols (AXI, PCIe, DDR, USB)
- Improved formal verification and assertion generation capabilities
- Better synthesis optimization suggestions and timing analysis

**Advanced Verification Support** 
- Complete UVM environment generation with configurable agents
- SystemVerilog assertion (SVA) generation for protocol checking
- Functional coverage model creation with intelligent cross-coverage
- Integration with major simulators (VCS, Questa, Xcelium)

**EDA Tool Integration**
- Native support for Synopsys, Cadence, and Mentor tool flows
- Automated script generation for synthesis, simulation, and timing analysis
- Physical design constraint (SDC) generation with timing-aware optimization
- Build system integration with Make, CMake, and CI/CD pipelines

## New Commands

```bash
# Project initialization with RTL templates
visibl init --template risc-v|dsp|memory-controller

# EDA tool script generation
visibl eda synthesis --tool dc|genus --target 7nm
visibl eda simulation --tool vcs|questa --coverage

# Verification asset generation  
visibl verify --uvm --protocol axi4 --coverage-model
```

</Update>

<Update label="Version 1.0.1" description="Production Readiness and Bug Fixes" published="October 25, 2024">

## Stability Improvements

- **Systemd integration** for reliable service management on production servers
- **Automatic recovery** mechanisms for GPU memory overflow conditions  
- **Enhanced logging** with structured output and log rotation
- **Monitoring endpoints** for health checks and performance metrics

## CLI Enhancements

- Improved error messages with actionable suggestions
- Better handling of large RTL files and complex project structures
- Enhanced configuration management with environment variable support
- Added shell integration for seamless development workflow

## Bug Fixes

- Fixed race condition in multi-threaded LLM service requests
- Resolved CLI hanging on very large SystemVerilog module generation
- Corrected path handling issues on Windows development environments
- Fixed GPU detection on systems with mixed GPU configurations

</Update>

<Update label="Version 1.0.0" description="Initial Production Release" published="October 1, 2024">

## ðŸŽ‰ Production Release

**Visibl 1.0** brings enterprise-grade AI assistance to silicon engineering teams with complete local deployment and data security.

## Core Features

**LLM Service**
- Local deployment on NVIDIA GPUs (A100, H100, RTX 4090+)
- Two model options: Fast (7B) and Heavy (70B) for different workloads
- OpenAI-compatible API for seamless integration
- Complete data isolation with zero external API calls

**CLI Tool**
- Context-aware RTL generation and verification assistance
- Integration with existing silicon engineering workflows
- Support for SystemVerilog, Verilog, VHDL, and verification methodologies
- Secure connection to local LLM service

**Enterprise Security**
- Air-gapped deployment capability for sensitive environments
- Container isolation with Docker and systemd management
- Comprehensive audit logging and monitoring
- Network isolation ready for classified projects

**Silicon Engineering Expertise**
- Specialized knowledge of RTL design patterns and best practices
- Understanding of industry standard protocols and interfaces
- EDA tool integration (Synopsys, Cadence, Mentor)
- Verification methodologies (UVM, SystemC, formal verification)

## Supported Platforms

- **Operating Systems**: RHEL 8.x, Ubuntu 20.04+, CentOS 8+
- **Hardware**: NVIDIA GPUs with 24GB+ VRAM, 64GB+ system RAM
- **Installation**: One-line installers, package managers, container deployment
- **Integration**: VS Code, Vim, CLI workflows, CI/CD pipelines

</Update>

---

## Release Process

<AccordionGroup>
  <Accordion title="Version Numbering">
    We follow semantic versioning (SemVer) for all releases:
    
    - **Major** (x.0.0) - Breaking changes or significant new capabilities
    - **Minor** (x.y.0) - New features and enhancements with backward compatibility  
    - **Patch** (x.y.z) - Bug fixes and security updates
    
    Beta and release candidate versions use suffixes like `-beta.1` or `-rc.1`.
  </Accordion>
  
  <Accordion title="Update Process">
    **LLM Service Updates**
    ```bash
    # Check current version
    visibl-llm version
    
    # Update to latest version
    curl -fsSL https://visiblsemi.com/api/update-llm | sudo bash
    ```
    
    **CLI Updates**
    ```bash
    # Update via package manager
    brew upgrade visibl
    npm update -g visibl-cli
    
    # Or use built-in updater
    visibl update
    ```
  </Accordion>
  
  <Accordion title="Compatibility Policy">
    - **API compatibility** maintained within major versions
    - **Configuration files** automatically migrated during updates
    - **Model compatibility** preserved with gradual model updates
    - **Breaking changes** clearly documented with migration guides
    - **Deprecation notices** provided 6 months before removal
  </Accordion>
</AccordionGroup>

## Feedback and Feature Requests

Have suggestions for future releases? We'd love to hear from you:

<CardGroup cols={2}>
  <Card title="Feature Requests" icon="lightbulb" href="https://github.com/Visibl-Semi/feedback/discussions">
    Submit ideas and vote on community feature requests
  </Card>
  
  <Card title="Bug Reports" icon="bug" href="https://github.com/Visibl-Semi/feedback/issues">
    Report bugs and technical issues with detailed reproduction steps
  </Card>
  
  <Card title="Contact Support" icon="mail" href="mailto:support@visiblsemi.com">
    Reach out directly for enterprise support and custom requirements
  </Card>
  
  <Card title="Community Discussions" icon="users" href="https://github.com/Visibl-Semi/community">
    Join the community for tips, best practices, and collaboration
  </Card>
</CardGroup>

---

<div className="bg-gray-50 dark:bg-gray-800 rounded-lg p-6 mt-12">
  <div className="flex items-start">
    <div className="w-8 h-8 bg-primary/10 rounded-lg flex items-center justify-center mr-4 mt-1">
      <i className="lucide-bell text-primary"></i>
    </div>
    <div>
      <h3 className="font-semibold mb-2">Stay Updated</h3>
      <p className="text-gray-600 dark:text-gray-400 mb-4">
        Get notified about new releases, features, and important updates to the Visibl platform.
      </p>
      <a 
        href="https://visiblsemi.com/newsletter"
        className="inline-flex items-center text-primary hover:text-primary/80 font-medium"
      >
        <i className="lucide-mail mr-2"></i>
        Subscribe to Updates
      </a>
    </div>
  </div>
</div>
