Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 16 22:54:54 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      5           
TIMING-7   Critical Warning  No common node between related clocks               5           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.809    -4872.469                   2527                11090        0.028        0.000                      0                11090        1.100        0.000                       0                  4044  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.460        0.000                      0                  303        0.061        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  987.296        0.000                      0                 1853        0.063        0.000                      0                 1853      499.500        0.000                       0                   591  
clk_fpga_0                                -5.809    -4698.564                   2449                 8458        0.028        0.000                      0                 8458        1.520        0.000                       0                  3180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       57.634        0.000                      0                    3        0.070        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               22.086        0.000                      0                  432       30.854        0.000                      0                  432  
clk_fpga_0                       clk1Mhz                               -2.585     -151.482                     66                   98        0.241        0.000                      0                   98  
clk_out1_MicroBlaze_clk_wiz_0_0  clk_fpga_0                            -0.908       -9.044                     12                   12        1.123        0.000                      0                   12  
clk1Mhz                          clk_fpga_0                            -2.104      -22.581                     11                   23        1.104        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.460ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 2.523ns (29.456%)  route 6.042ns (70.544%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 32.815 - 31.250 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740     1.740    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.258 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           1.257     3.515    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.639 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.639    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.171 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.171    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.285    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.399 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.399    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.513    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.627 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.627    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.989     5.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[21]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.663     6.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.989     7.913    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.038     9.075    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.124     9.199 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_2/O
                         net (fo=2, routed)           1.106    10.305    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_2_n_0
    SLICE_X37Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.565    32.815    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.956    
                         clock uncertainty           -0.089    32.867    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)       -0.102    32.765    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.765    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                 22.460    

Slack (MET) :             22.718ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 2.753ns (33.122%)  route 5.559ns (66.878%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 32.815 - 31.250 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740     1.740    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.258 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           1.257     3.515    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.639 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.639    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.171 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.171    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.285    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.399 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.399    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.513    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.627 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.627    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.989     5.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[21]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.663     6.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.989     7.913    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.152     8.065 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.642     8.707    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I2_O)        0.326     9.033 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1/O
                         net (fo=2, routed)           1.018    10.052    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.565    32.815    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.956    
                         clock uncertainty           -0.089    32.867    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)       -0.098    32.769    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.769    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 22.718    

Slack (MET) :             22.789ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 2.753ns (33.424%)  route 5.483ns (66.576%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 32.815 - 31.250 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740     1.740    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.258 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           1.257     3.515    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.639 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.639    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.171 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.171    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.285    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.399 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.399    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.513    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.627 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.627    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.989     5.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[21]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.663     6.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.989     7.913    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.152     8.065 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.643     8.708    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.326     9.034 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.942     9.976    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.565    32.815    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.956    
                         clock uncertainty           -0.089    32.867    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)       -0.102    32.765    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.765    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 22.789    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 2.184ns (26.541%)  route 6.045ns (73.459%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 32.747 - 31.250 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.669     1.669    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.855     3.042    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X13Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.166 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.166    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.567 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.567    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.681 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.681    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.795    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.034 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/O[2]
                         net (fo=1, routed)           0.944     4.979    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[15]
    SLICE_X14Y94         LUT4 (Prop_lut4_I2_O)        0.302     5.281 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_13/O
                         net (fo=1, routed)           1.017     6.298    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_13_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_9/O
                         net (fo=2, routed)           1.151     7.572    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_9_n_0
    SLICE_X14Y98         LUT3 (Prop_lut3_I1_O)        0.124     7.696 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.986     8.682    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.806 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[9]_i_1/O
                         net (fo=2, routed)           1.091     9.898    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.497    32.747    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.138    32.885    
                         clock uncertainty           -0.089    32.796    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.102    32.694    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                         32.694    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 2.753ns (33.600%)  route 5.440ns (66.400%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 32.815 - 31.250 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740     1.740    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.258 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           1.257     3.515    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.639 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.639    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.171 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.171    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.285    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.399 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.399    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.513    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.627 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.627    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.989     5.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[21]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.663     6.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.989     7.913    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.152     8.065 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.366     8.431    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.326     8.757 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1/O
                         net (fo=2, routed)           1.176     9.933    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.565    32.815    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.956    
                         clock uncertainty           -0.089    32.867    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)       -0.102    32.765    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.765    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.877ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 2.981ns (36.757%)  route 5.129ns (63.243%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 32.745 - 31.250 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.716     1.716    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X4Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.518     2.234 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.688     2.922    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]
    SLICE_X2Y91          LUT1 (Prop_lut1_I0_O)        0.124     3.046 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.046    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_4_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.578    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.692    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.034    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.148    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.262    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.484 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.858     5.341    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[29]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.299     5.640 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.046    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124     6.170 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.941     7.111    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.152     7.263 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.595     8.858    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.326     9.184 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.642     9.826    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.495    32.745    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.849    
                         clock uncertainty           -0.089    32.760    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.058    32.702    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.702    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 22.877    

Slack (MET) :             22.889ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.414ns (29.669%)  route 5.722ns (70.331%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 32.747 - 31.250 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.669     1.669    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.855     3.042    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X13Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.166 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.166    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.567 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.567    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.681 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.681    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.795    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.034 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/O[2]
                         net (fo=1, routed)           0.944     4.979    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[15]
    SLICE_X14Y94         LUT4 (Prop_lut4_I2_O)        0.302     5.281 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_13/O
                         net (fo=1, routed)           1.017     6.298    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_13_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_9/O
                         net (fo=2, routed)           1.151     7.572    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_9_n_0
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.152     7.724 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.800     8.524    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.850 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.955     9.805    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.497    32.747    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.138    32.885    
                         clock uncertainty           -0.089    32.796    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.102    32.694    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.694    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 22.889    

Slack (MET) :             22.968ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 2.981ns (37.271%)  route 5.017ns (62.729%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 32.745 - 31.250 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.716     1.716    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X4Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.518     2.234 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.688     2.922    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[1]
    SLICE_X2Y91          LUT1 (Prop_lut1_I0_O)        0.124     3.046 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.046    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_4_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.578    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.692    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.034    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.148    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.262    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.484 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.858     5.341    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[29]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.299     5.640 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.046    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124     6.170 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.941     7.111    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.152     7.263 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.605     8.868    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.326     9.194 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.521     9.714    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.495    32.745    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.849    
                         clock uncertainty           -0.089    32.760    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.078    32.682    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.682    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 22.968    

Slack (MET) :             23.058ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 2.753ns (34.567%)  route 5.211ns (65.433%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 32.815 - 31.250 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740     1.740    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.258 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           1.257     3.515    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.639 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.639    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.171 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.171    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.285    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.399 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.399    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.513    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.627 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.627    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.989     5.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[21]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.663     6.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.989     7.913    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.152     8.065 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.363     8.428    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I2_O)        0.326     8.754 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.950     9.704    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.565    32.815    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.956    
                         clock uncertainty           -0.089    32.867    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)       -0.105    32.762    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.762    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 23.058    

Slack (MET) :             23.087ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.753ns (34.679%)  route 5.186ns (65.321%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 32.815 - 31.250 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740     1.740    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.258 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           1.257     3.515    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.639 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.639    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.171 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.171    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.285    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.399 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.399    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.513    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.627 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.627    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.989     5.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[21]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.663     6.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.989     7.913    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.152     8.065 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.336     8.402    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I2_O)        0.326     8.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.951     9.679    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.565    32.815    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.956    
                         clock uncertainty           -0.089    32.867    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)       -0.102    32.765    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.765    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                 23.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.342ns (78.996%)  route 0.091ns (21.004%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.945 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.946    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.000 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.000    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]/C
                         clock pessimism              0.000     0.834    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.347ns (79.236%)  route 0.091ns (20.764%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.911 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.950 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.951    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.005 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.005    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_7
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]/C
                         clock pessimism              0.000     0.834    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.353ns (79.516%)  route 0.091ns (20.484%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.945 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.946    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.011 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.011    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]/C
                         clock pessimism              0.000     0.834    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.358ns (79.744%)  route 0.091ns (20.256%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.911 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.950 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.951    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.016 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.016    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_5
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/C
                         clock pessimism              0.000     0.834    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.378ns (80.608%)  route 0.091ns (19.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.945 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.946    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.036 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.036    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]/C
                         clock pessimism              0.000     0.834    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.378ns (80.608%)  route 0.091ns (19.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.945 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.946    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.036 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.036    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]/C
                         clock pessimism              0.000     0.834    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.383ns (80.813%)  route 0.091ns (19.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.911 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.950 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.951    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.041 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.041    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/C
                         clock pessimism              0.000     0.834    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.383ns (80.813%)  route 0.091ns (19.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.911 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.950 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.951    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.041 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.041    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/C
                         clock pessimism              0.000     0.834    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.386ns (80.934%)  route 0.091ns (19.066%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.911 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.950 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.951    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.990 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.990    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.044 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.044    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X11Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.834    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.397ns (81.363%)  route 0.091ns (18.637%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.090     0.798    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.911 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.950 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.951    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.990 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.990    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.055 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.055    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1_n_5
    SLICE_X11Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X11Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/C
                         clock pessimism              0.000     0.834    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     0.939    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y94      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y93      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y91      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y92      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      987.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             987.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.153ns  (logic 2.621ns (21.566%)  route 9.533ns (78.436%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 1501.560 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.984   509.670    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124   509.794 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.433   510.227    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X35Y27         LUT3 (Prop_lut3_I2_O)        0.124   510.351 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1/O
                         net (fo=23, routed)          3.451   513.803    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.560  1501.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.560    
                         clock uncertainty           -0.035  1501.524    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.426  1501.098    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][10]
  -------------------------------------------------------------------
                         required time                       1501.099    
                         arrival time                        -513.802    
  -------------------------------------------------------------------
                         slack                                987.296    

Slack (MET) :             987.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.153ns  (logic 2.621ns (21.566%)  route 9.533ns (78.436%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 1501.560 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.984   509.670    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124   509.794 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.433   510.227    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X35Y27         LUT3 (Prop_lut3_I2_O)        0.124   510.351 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1/O
                         net (fo=23, routed)          3.451   513.803    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1_n_0
    SLICE_X36Y63         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.560  1501.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y63         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.560    
                         clock uncertainty           -0.035  1501.524    
    SLICE_X36Y63         FDSE (Setup_fdse_C_S)       -0.426  1501.098    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][11]
  -------------------------------------------------------------------
                         required time                       1501.099    
                         arrival time                        -513.802    
  -------------------------------------------------------------------
                         slack                                987.296    

Slack (MET) :             987.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.153ns  (logic 2.621ns (21.566%)  route 9.533ns (78.436%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 1501.560 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.984   509.670    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124   509.794 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.433   510.227    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X35Y27         LUT3 (Prop_lut3_I2_O)        0.124   510.351 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1/O
                         net (fo=23, routed)          3.451   513.803    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1_n_0
    SLICE_X36Y63         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.560  1501.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y63         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.560    
                         clock uncertainty           -0.035  1501.524    
    SLICE_X36Y63         FDSE (Setup_fdse_C_S)       -0.426  1501.098    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][8]
  -------------------------------------------------------------------
                         required time                       1501.099    
                         arrival time                        -513.802    
  -------------------------------------------------------------------
                         slack                                987.296    

Slack (MET) :             987.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.153ns  (logic 2.621ns (21.566%)  route 9.533ns (78.436%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 1501.560 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.984   509.670    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124   509.794 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.433   510.227    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X35Y27         LUT3 (Prop_lut3_I2_O)        0.124   510.351 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1/O
                         net (fo=23, routed)          3.451   513.803    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.560  1501.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][9]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.560    
                         clock uncertainty           -0.035  1501.524    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.426  1501.098    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[8][9]
  -------------------------------------------------------------------
                         required time                       1501.099    
                         arrival time                        -513.802    
  -------------------------------------------------------------------
                         slack                                987.296    

Slack (MET) :             987.465ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.910ns  (logic 2.621ns (22.007%)  route 9.289ns (77.994%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 1501.485 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.628   509.314    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124   509.438 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.842   510.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124   510.404 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=23, routed)          3.155   513.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X21Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.485  1501.485    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X21Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.485    
                         clock uncertainty           -0.035  1501.449    
    SLICE_X21Y62         FDRE (Setup_fdre_C_R)       -0.426  1501.023    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]
  -------------------------------------------------------------------
                         required time                       1501.023    
                         arrival time                        -513.559    
  -------------------------------------------------------------------
                         slack                                987.465    

Slack (MET) :             987.465ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.910ns  (logic 2.621ns (22.007%)  route 9.289ns (77.994%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 1501.485 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.628   509.314    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124   509.438 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.842   510.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124   510.404 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=23, routed)          3.155   513.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X21Y62         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.485  1501.485    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X21Y62         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.485    
                         clock uncertainty           -0.035  1501.449    
    SLICE_X21Y62         FDSE (Setup_fdse_C_S)       -0.426  1501.023    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]
  -------------------------------------------------------------------
                         required time                       1501.023    
                         arrival time                        -513.559    
  -------------------------------------------------------------------
                         slack                                987.465    

Slack (MET) :             987.465ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.910ns  (logic 2.621ns (22.007%)  route 9.289ns (77.994%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 1501.485 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.628   509.314    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124   509.438 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.842   510.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124   510.404 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=23, routed)          3.155   513.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X21Y62         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.485  1501.485    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X21Y62         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.485    
                         clock uncertainty           -0.035  1501.449    
    SLICE_X21Y62         FDSE (Setup_fdse_C_S)       -0.426  1501.023    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]
  -------------------------------------------------------------------
                         required time                       1501.023    
                         arrival time                        -513.559    
  -------------------------------------------------------------------
                         slack                                987.465    

Slack (MET) :             987.465ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.910ns  (logic 2.621ns (22.007%)  route 9.289ns (77.994%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 1501.485 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.628   509.314    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124   509.438 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.842   510.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124   510.404 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=23, routed)          3.155   513.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X21Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.485  1501.485    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X21Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.485    
                         clock uncertainty           -0.035  1501.449    
    SLICE_X21Y62         FDRE (Setup_fdre_C_R)       -0.426  1501.023    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]
  -------------------------------------------------------------------
                         required time                       1501.023    
                         arrival time                        -513.559    
  -------------------------------------------------------------------
                         slack                                987.465    

Slack (MET) :             987.604ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.771ns  (logic 2.621ns (22.266%)  route 9.150ns (77.736%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.628   509.314    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124   509.438 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.842   510.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124   510.404 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=23, routed)          3.016   513.420    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X21Y61         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.486  1501.486    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X21Y61         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X21Y61         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -513.420    
  -------------------------------------------------------------------
                         slack                                987.604    

Slack (MET) :             987.604ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.771ns  (logic 2.621ns (22.266%)  route 9.150ns (77.736%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.524   502.173 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/Q
                         net (fo=67, routed)          2.416   504.589    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[6]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124   504.713 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.000   504.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   505.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.093    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.210 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   505.210    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   505.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   505.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   505.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   505.884 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.848   506.732    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.306   507.038 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.954   507.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.446   508.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124   508.686 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.628   509.314    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124   509.438 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.842   510.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124   510.404 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=23, routed)          3.016   513.420    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X21Y61         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.486  1501.486    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X21Y61         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X21Y61         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -513.420    
  -------------------------------------------------------------------
                         slack                                987.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.234%)  route 0.157ns (51.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.556   500.556    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y18         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDSE (Prop_fdse_C_Q)         0.146   500.702 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][6]/Q
                         net (fo=2, routed)           0.157   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[7][6]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.858    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.071%)  route 0.158ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.557   500.557    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y17         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.146   500.703 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][3]/Q
                         net (fo=2, routed)           0.158   500.860    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[7][3]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.860    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.009%)  route 0.158ns (51.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.557   500.557    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y17         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDSE (Prop_fdse_C_Q)         0.146   500.703 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][2]/Q
                         net (fo=2, routed)           0.158   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[7][2]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.861    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.901%)  route 0.159ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y22         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/Q
                         net (fo=2, routed)           0.159   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][4]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.859   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.606    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.857    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.546%)  route 0.161ns (52.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y23         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][9]/Q
                         net (fo=2, routed)           0.161   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][9]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.859   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.606    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.858    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.336%)  route 0.162ns (52.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y22         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][7]/Q
                         net (fo=2, routed)           0.162   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][7]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.859   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.606    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.861    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.555%)  route 0.168ns (53.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y26         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][1]/Q
                         net (fo=2, routed)           0.168   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[11][1]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.861   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.609    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.792    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.864    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.463%)  route 0.168ns (53.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y27         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/Q
                         net (fo=2, routed)           0.168   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[11][5]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.861   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.609    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.792    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.867    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.861%)  route 0.166ns (53.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y21         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]/Q
                         net (fo=2, routed)           0.166   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][1]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.859   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.606    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.864    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram007_reg_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.137%)  route 0.170ns (53.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y52         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][3]/Q
                         net (fo=4, routed)           0.170   500.878    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[10][2]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram007_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram007_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.619    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram007_reg_0
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.878    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y17  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y23  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y31  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y6   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y12  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X15Y40  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X15Y40  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X15Y40  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X15Y40  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2449  Failing Endpoints,  Worst Slack       -5.809ns,  Total Violation    -4698.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.809ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[12]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.708ns  (logic 4.356ns (50.020%)  route 4.352ns (49.980%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[30])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[30]
                         net (fo=1, routed)           1.932    14.174    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_75
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                 -5.809    

Slack (VIOLATED) :        -5.802ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.701ns  (logic 4.356ns (50.064%)  route 4.345ns (49.936%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[35])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.924    14.167    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -5.802    

Slack (VIOLATED) :        -5.802ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[21]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.701ns  (logic 4.356ns (50.064%)  route 4.345ns (49.936%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[35])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.924    14.167    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -5.802    

Slack (VIOLATED) :        -5.791ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[29]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.690ns  (logic 4.356ns (50.128%)  route 4.334ns (49.872%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[35])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.913    14.156    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                 -5.791    

Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[8]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.689ns  (logic 4.356ns (50.132%)  route 4.333ns (49.867%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[26])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[26]
                         net (fo=1, routed)           1.912    14.155    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_79
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.781ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[7]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.680ns  (logic 4.356ns (50.185%)  route 4.324ns (49.815%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[25])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[25]
                         net (fo=1, routed)           1.903    14.146    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_80
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 -5.781    

Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[11]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.670ns  (logic 4.356ns (50.245%)  route 4.314ns (49.755%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[29])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[29]
                         net (fo=1, routed)           1.893    14.136    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_76
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.761ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[9]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.680ns  (logic 4.356ns (50.183%)  route 4.324ns (49.817%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[9])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[9]
                         net (fo=1, routed)           1.904    14.146    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_96
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -1.938     8.385    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 -5.761    

Slack (VIOLATED) :        -5.761ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[13]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.680ns  (logic 4.356ns (50.183%)  route 4.324ns (49.817%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[13])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[13]
                         net (fo=1, routed)           1.904    14.146    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_92
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -1.938     8.385    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 -5.761    

Slack (VIOLATED) :        -5.759ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[17]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.658ns  (logic 4.356ns (50.311%)  route 4.302ns (49.689%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.290 - 7.500 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 5.466 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.658     5.466    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.459     5.925 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      2.077     8.641 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[21]
                         net (fo=1, routed)           1.782    10.423    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_84
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[21]_P[35])
                                                      1.820    12.243 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.882    14.124    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.598    10.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y19          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.406    
                         clock uncertainty           -0.083    10.323    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -1.958     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                 -5.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.417%)  route 0.206ns (49.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/Q
                         net (fo=1, routed)           0.206     1.269    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[10]
    SLICE_X16Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.314 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.314    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[10]
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.120     1.286    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/Q
                         net (fo=1, routed)           0.203     1.240    <hidden>
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.285 r  <hidden>
                         net (fo=1, routed)           0.000     1.285    <hidden>
    SLICE_X19Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.826     1.196    <hidden>
    SLICE_X19Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.162    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     1.254    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.922%)  route 0.210ns (53.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.210     1.248    <hidden>
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.293 r  <hidden>
                         net (fo=1, routed)           0.000     1.293    <hidden>
    SLICE_X19Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.826     1.196    <hidden>
    SLICE_X19Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.162    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     1.254    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.999%)  route 0.230ns (62.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=4, routed)           0.230     1.272    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X21Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.066     1.232    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.414%)  route 0.205ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.565     0.906    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.205     1.239    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_io_i_d2[17]
    SLICE_X13Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.017     1.193    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.763%)  route 0.243ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=4, routed)           0.243     1.284    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[29]
    SLICE_X23Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.071     1.235    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.329%)  route 0.223ns (57.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.555     0.896    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X24Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.223     1.283    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.821     1.191    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.076     1.233    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.660%)  route 0.221ns (54.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=1, routed)           0.221     1.261    <hidden>
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.306 r  <hidden>
                         net (fo=1, routed)           0.000     1.306    <hidden>
    SLICE_X21Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.825     1.195    <hidden>
    SLICE_X21Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.092     1.253    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.108%)  route 0.209ns (47.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.553     0.894    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y31         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.209     1.230    <hidden>
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.099     1.329 r  <hidden>
                         net (fo=1, routed)           0.000     1.329    <hidden>
    SLICE_X20Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.819     1.189    <hidden>
    SLICE_X20Y29         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.121     1.276    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.779%)  route 0.276ns (66.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.584     0.925    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=2, routed)           0.276     1.342    <hidden>
    SLICE_X4Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.853     1.223    <hidden>
    SLICE_X4Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.090     1.284    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y5   MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5   MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y17  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y23  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y31  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y19  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y19  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X0Y21   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X0Y21   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y32  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y32  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y35  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y35  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y19  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y19  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X0Y21   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X0Y21   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y32  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y32  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y35  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y35  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.634ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.599ns  (logic 0.955ns (20.764%)  route 3.644ns (79.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 564.003 - 562.500 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.669   501.669    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.459   502.128 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/Q
                         net (fo=1, routed)           1.008   503.136    MicroBlaze_i/Serializer_0/inst/waveIn[2]
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   503.260 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           1.051   504.311    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.124   504.435 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.688   505.124    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.124   505.248 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.897   506.144    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124   506.268 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   506.268    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.503   564.003    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X8Y37          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.003    
                         clock uncertainty           -0.178   563.825    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.077   563.902    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.902    
                         arrival time                        -506.268    
  -------------------------------------------------------------------
                         slack                                 57.634    

Slack (MET) :             58.379ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.798ns  (logic 0.955ns (25.147%)  route 2.843ns (74.854%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 564.007 - 562.500 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.681   501.681    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.812   502.952    MicroBlaze_i/Serializer_1/inst/waveIn[10]
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124   503.076 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           1.012   504.088    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.124   504.212 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.865   505.076    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124   505.200 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.154   505.355    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124   505.479 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.479    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.507   564.007    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X9Y46          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   564.007    
                         clock uncertainty           -0.178   563.829    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.029   563.858    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.858    
                         arrival time                        -505.479    
  -------------------------------------------------------------------
                         slack                                 58.379    

Slack (MET) :             58.569ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.609ns  (logic 1.255ns (34.777%)  route 2.354ns (65.223%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 564.001 - 562.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 501.674 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.674   501.674    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.484   502.158 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/Q
                         net (fo=1, routed)           0.937   503.095    MicroBlaze_i/Serializer_2/inst/waveIn[7]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.321   503.416 r  MicroBlaze_i/Serializer_2/inst/MISO_i_15/O
                         net (fo=1, routed)           0.983   504.400    MicroBlaze_i/Serializer_2/inst/MISO_i_15_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.326   504.726 r  MicroBlaze_i/Serializer_2/inst/MISO_i_6/O
                         net (fo=1, routed)           0.433   505.159    MicroBlaze_i/Serializer_2/inst/MISO_i_6_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.124   505.283 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.283    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501   564.001    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   564.001    
                         clock uncertainty           -0.178   563.823    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.029   563.852    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.852    
                         arrival time                        -505.283    
  -------------------------------------------------------------------
                         slack                                 58.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.611ns  (logic 0.281ns (45.968%)  route 0.330ns (54.016%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.560   500.560    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.146   500.706 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/Q
                         net (fo=1, routed)           0.174   500.880    MicroBlaze_i/Serializer_2/inst/waveIn[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I3_O)        0.045   500.925 r  MicroBlaze_i/Serializer_2/inst/MISO_i_12/O
                         net (fo=1, routed)           0.105   501.030    MicroBlaze_i/Serializer_2/inst/MISO_i_12_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.045   501.075 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.051   501.126    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.045   501.171 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.171    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.091   501.101    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.171    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.624ns  (logic 0.281ns (45.067%)  route 0.342ns (54.927%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 500.834 - 500.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 500.566 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.566   500.566    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.146   500.712 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/Q
                         net (fo=1, routed)           0.087   500.799    MicroBlaze_i/Serializer_1/inst/waveIn[6]
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.045   500.844 r  MicroBlaze_i/Serializer_1/inst/MISO_i_12/O
                         net (fo=1, routed)           0.204   501.048    MicroBlaze_i/Serializer_1/inst/MISO_i_12_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I4_O)        0.045   501.093 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.051   501.144    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.045   501.189 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.189    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834   500.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X9Y46          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.834    
                         clock uncertainty            0.178   501.013    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.091   501.104    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.103    
                         arrival time                         501.189    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.821ns  (logic 0.276ns (33.602%)  route 0.545ns (66.393%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.559   500.559    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.133   500.692 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.357   501.049    MicroBlaze_i/Serializer_0/inst/waveIn[3]
    SLICE_X11Y36         LUT5 (Prop_lut5_I2_O)        0.098   501.147 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.188   501.335    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.045   501.380 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.380    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830   500.830    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X8Y37          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.178   501.009    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.120   501.129    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.129    
                         arrival time                         501.380    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.086ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.947ns  (logic 0.484ns (6.091%)  route 7.463ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.484   470.904 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          7.463   478.367    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[9]
    RAMB18_X2Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.911   500.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                        500.452    
                         arrival time                        -478.367    
  -------------------------------------------------------------------
                         slack                                 22.086    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.733ns  (logic 0.459ns (5.935%)  route 7.274ns (94.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=12, routed)          7.274   478.153    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.544   501.544    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.628    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -478.153    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.494ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.723ns  (logic 0.459ns (5.944%)  route 7.264ns (94.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 470.416 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.666   470.416    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y97         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.459   470.875 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=12, routed)          7.264   478.139    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -478.139    
  -------------------------------------------------------------------
                         slack                                 22.494    

Slack (MET) :             22.645ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.572ns  (logic 0.459ns (6.062%)  route 7.113ns (93.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 470.416 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.666   470.416    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y97         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.459   470.875 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=12, routed)          7.113   477.988    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -477.988    
  -------------------------------------------------------------------
                         slack                                 22.645    

Slack (MET) :             22.723ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram003_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.308ns  (logic 0.484ns (6.623%)  route 6.824ns (93.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 501.541 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.484   470.904 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          6.824   477.728    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[9]
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram003_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.541   501.541    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram003_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.541    
                         clock uncertainty           -0.178   501.362    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.911   500.451    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram003_reg_1
  -------------------------------------------------------------------
                         required time                        500.451    
                         arrival time                        -477.728    
  -------------------------------------------------------------------
                         slack                                 22.723    

Slack (MET) :             22.889ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.329ns  (logic 0.459ns (6.263%)  route 6.870ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 470.415 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.665   470.415    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.459   470.874 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=12, routed)          6.870   477.744    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -477.744    
  -------------------------------------------------------------------
                         slack                                 22.889    

Slack (MET) :             23.011ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.192ns  (logic 0.459ns (6.382%)  route 6.733ns (93.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=12, routed)          6.733   477.612    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -477.612    
  -------------------------------------------------------------------
                         slack                                 23.011    

Slack (MET) :             23.019ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.194ns  (logic 0.459ns (6.381%)  route 6.735ns (93.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 470.416 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.666   470.416    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y98         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.459   470.875 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          6.735   477.610    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.544   501.544    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.628    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -477.610    
  -------------------------------------------------------------------
                         slack                                 23.019    

Slack (MET) :             23.081ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.117ns  (logic 0.459ns (6.449%)  route 6.658ns (93.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=12, routed)          6.658   477.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.534   501.534    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.618    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -477.537    
  -------------------------------------------------------------------
                         slack                                 23.081    

Slack (MET) :             23.155ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.052ns  (logic 0.459ns (6.509%)  route 6.593ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 470.416 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.666   470.416    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y98         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.459   470.875 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          6.593   477.468    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -477.468    
  -------------------------------------------------------------------
                         slack                                 23.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.854ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.124%)  route 0.218ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=12, routed)          0.218   532.202    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[3]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.202    
  -------------------------------------------------------------------
                         slack                                 30.854    

Slack (MET) :             30.887ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.180%)  route 0.281ns (65.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=12, routed)          0.281   532.238    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X0Y38         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.876   500.876    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y38         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.876    
                         clock uncertainty            0.178   501.055    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.351    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                       -501.351    
                         arrival time                         532.238    
  -------------------------------------------------------------------
                         slack                                 30.887    

Slack (MET) :             30.892ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.980%)  route 0.284ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.146   531.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          0.284   532.243    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X0Y38         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.876   500.876    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y38         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.876    
                         clock uncertainty            0.178   501.055    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.351    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                       -501.351    
                         arrival time                         532.243    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.910ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.420ns  (logic 0.146ns (34.773%)  route 0.274ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/Q
                         net (fo=12, routed)          0.274   532.258    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[6]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.258    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.918ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.028%)  route 0.310ns (67.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y98         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=12, routed)          0.310   532.268    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X0Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.268    
  -------------------------------------------------------------------
                         slack                                 30.918    

Slack (MET) :             30.922ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.671%)  route 0.315ns (68.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y97         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=12, routed)          0.315   532.273    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X0Y38         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.876   500.876    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y38         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.876    
                         clock uncertainty            0.178   501.055    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.351    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                       -501.351    
                         arrival time                         532.273    
  -------------------------------------------------------------------
                         slack                                 30.922    

Slack (MET) :             30.924ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.434ns  (logic 0.146ns (33.619%)  route 0.288ns (66.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.288   532.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[4]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.272    
  -------------------------------------------------------------------
                         slack                                 30.924    

Slack (MET) :             30.925ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.465ns  (logic 0.146ns (31.429%)  route 0.319ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=12, routed)          0.319   532.275    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X0Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.275    
  -------------------------------------------------------------------
                         slack                                 30.925    

Slack (MET) :             30.960ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.244%)  route 0.353ns (70.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X14Y95         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=12, routed)          0.353   532.310    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[8]
    RAMB36_X0Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.310    
  -------------------------------------------------------------------
                         slack                                 30.960    

Slack (MET) :             30.960ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.471ns  (logic 0.146ns (31.018%)  route 0.325ns (68.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/Q
                         net (fo=12, routed)          0.325   532.308    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[5]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.308    
  -------------------------------------------------------------------
                         slack                                 30.960    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           66  Failing Endpoints,  Worst Slack       -2.585ns,  Total Violation     -151.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.506ns  (logic 2.903ns (52.722%)  route 2.603ns (47.278%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.541   503.490    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.519   500.905    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        500.905    
                         arrival time                        -503.490    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.506ns  (logic 2.903ns (52.722%)  route 2.603ns (47.278%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.541   503.490    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.519   500.905    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        500.905    
                         arrival time                        -503.490    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.506ns  (logic 2.903ns (52.722%)  route 2.603ns (47.278%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.541   503.490    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.519   500.905    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                        500.905    
                         arrival time                        -503.490    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.506ns  (logic 2.903ns (52.722%)  route 2.603ns (47.278%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.541   503.490    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.519   500.905    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                        500.905    
                         arrival time                        -503.490    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.498ns  (logic 2.903ns (52.798%)  route 2.595ns (47.201%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.482    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.482    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.498ns  (logic 2.903ns (52.798%)  route 2.595ns (47.201%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.482    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.482    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.498ns  (logic 2.903ns (52.798%)  route 2.595ns (47.201%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.482    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.482    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.498ns  (logic 2.903ns (52.798%)  route 2.595ns (47.201%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.482    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.482    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.498ns  (logic 2.903ns (52.798%)  route 2.595ns (47.201%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.482    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.482    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.498ns  (logic 2.903ns (52.798%)  route 2.595ns (47.201%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 497.984 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.676   497.984    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518   498.502 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.737   499.239    MicroBlaze_i/SineWaveGen_0/inst/delay[4]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   499.761 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.761    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.875 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.989 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.989    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.103 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.103    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.217 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.217    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.331 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.331    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.644 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.679   501.323    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.306   501.629 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.629    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.179 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.646   502.825    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124   502.949 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.482    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.482    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.215%)  route 0.139ns (45.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 500.812 - 500.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 500.891 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550   500.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164   501.055 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=3, routed)           0.139   501.193    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[7]
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.812   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.812    
                         clock uncertainty            0.083   500.895    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.057   500.952    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.952    
                         arrival time                         501.193    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.096%)  route 0.202ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 500.820 - 500.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 500.895 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.554   500.895    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141   501.035 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=3, routed)           0.202   501.238    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[15]
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.820   500.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.820    
                         clock uncertainty            0.083   500.903    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.073   500.976    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[15]
  -------------------------------------------------------------------
                         required time                       -500.976    
                         arrival time                         501.238    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.458%)  route 0.189ns (53.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 500.812 - 500.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 500.891 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550   500.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164   501.055 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.189   501.243    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[6]
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.812   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.812    
                         clock uncertainty            0.083   500.895    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.067   500.962    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.962    
                         arrival time                         501.243    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.521%)  route 0.151ns (50.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 500.812 - 500.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 500.891 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550   500.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.148   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.151   501.189    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[0]
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.812   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.812    
                         clock uncertainty            0.083   500.895    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.010   500.905    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.905    
                         arrival time                         501.189    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.325%)  route 0.198ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 500.812 - 500.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 500.891 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550   500.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164   501.055 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.198   501.252    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[3]
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.812   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.812    
                         clock uncertainty            0.083   500.895    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.067   500.962    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.962    
                         arrival time                         501.252    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.940%)  route 0.251ns (64.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 500.821 - 500.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 500.896 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.555   500.896    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.141   501.036 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=3, routed)           0.251   501.288    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[18]
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.821   500.821    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.821    
                         clock uncertainty            0.083   500.904    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.077   500.981    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[18]
  -------------------------------------------------------------------
                         required time                       -500.981    
                         arrival time                         501.288    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.664%)  route 0.191ns (56.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 500.812 - 500.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 500.891 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550   500.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.148   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.191   501.229    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[2]
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.812   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X24Y25         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.812    
                         clock uncertainty            0.083   500.895    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.027   500.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.922    
                         arrival time                         501.229    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.360%)  route 0.258ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 500.823 - 500.000 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.557   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.258   501.296    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[30]
    SLICE_X33Y32         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.823   500.823    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y32         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.823    
                         clock uncertainty            0.083   500.906    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.078   500.984    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]
  -------------------------------------------------------------------
                         required time                       -500.984    
                         arrival time                         501.296    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.405%)  route 0.257ns (64.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 500.821 - 500.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 500.896 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.555   500.896    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.141   501.036 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=3, routed)           0.257   501.294    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[19]
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.821   500.821    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.821    
                         clock uncertainty            0.083   500.904    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.073   500.977    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]
  -------------------------------------------------------------------
                         required time                       -500.977    
                         arrival time                         501.294    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.945%)  route 0.315ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 500.822 - 500.000 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.557   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.315   501.353    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[21]
    SLICE_X32Y31         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         0.822   500.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X32Y31         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.822    
                         clock uncertainty            0.083   500.905    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.094   500.999    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[21]
  -------------------------------------------------------------------
                         required time                       -500.999    
                         arrival time                         501.353    
  -------------------------------------------------------------------
                         slack                                  0.354    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.908ns,  Total Violation       -9.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.596ns  (logic 0.484ns (18.644%)  route 2.112ns (81.356%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 32.920 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670    32.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.484    33.404 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          2.112    35.516    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[9]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.415    34.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.608    
                         arrival time                         -35.516    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.726ns  (logic 0.524ns (19.221%)  route 2.202ns (80.779%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 32.920 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670    32.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    33.444 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          2.202    35.646    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.646    
  -------------------------------------------------------------------
                         slack                                 -0.864    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.698ns  (logic 0.524ns (19.425%)  route 2.174ns (80.575%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 32.918 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.668    32.918    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.524    33.442 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          2.174    35.616    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[6]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.616    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.676ns  (logic 0.524ns (19.578%)  route 2.152ns (80.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 32.920 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670    32.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    33.444 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          2.152    35.596    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.596    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.674ns  (logic 0.524ns (19.595%)  route 2.150ns (80.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 32.918 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.668    32.918    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.524    33.442 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          2.150    35.592    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.592    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.632ns  (logic 0.524ns (19.909%)  route 2.108ns (80.091%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 32.920 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670    32.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    33.444 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          2.108    35.552    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.552    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.632ns  (logic 0.524ns (19.910%)  route 2.108ns (80.090%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 32.920 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670    32.920    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    33.444 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          2.108    35.552    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[11]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.552    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.584ns  (logic 0.459ns (17.765%)  route 2.125ns (82.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 32.919 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.669    32.919    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.459    33.378 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          2.125    35.503    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.503    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.547ns  (logic 0.524ns (20.577%)  route 2.023ns (79.423%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 32.918 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.668    32.918    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.524    33.442 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          2.023    35.465    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.465    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.523ns  (logic 0.459ns (18.194%)  route 2.064ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 35.229 - 32.500 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 32.919 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.669    32.919    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.459    33.378 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          2.064    35.442    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537    35.229    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.229    
                         clock uncertainty           -0.206    35.023    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    34.782    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.782    
                         arrival time                         -35.442    
  -------------------------------------------------------------------
                         slack                                 -0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.906ns  (logic 0.146ns (16.110%)  route 0.760ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 94.313 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563    94.313    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y92          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.146    94.459 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          0.760    95.219    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.219    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.913ns  (logic 0.146ns (15.998%)  route 0.767ns (84.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 94.313 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563    94.313    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.146    94.459 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          0.767    95.225    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[3]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.225    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.941ns  (logic 0.167ns (17.755%)  route 0.774ns (82.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 94.313 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563    94.313    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.167    94.480 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          0.774    95.253    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.253    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.977ns  (logic 0.167ns (17.096%)  route 0.810ns (82.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 94.314 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564    94.314    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.167    94.481 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          0.810    95.291    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[11]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.291    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.979ns  (logic 0.167ns (17.058%)  route 0.812ns (82.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 94.314 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564    94.314    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.167    94.481 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          0.812    95.293    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.293    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.989ns  (logic 0.167ns (16.882%)  route 0.822ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 94.313 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563    94.313    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.167    94.480 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          0.822    95.302    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.302    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.993ns  (logic 0.146ns (14.707%)  route 0.847ns (85.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 94.313 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563    94.313    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X7Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.146    94.459 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          0.847    95.305    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.305    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.995ns  (logic 0.167ns (16.792%)  route 0.828ns (83.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 94.313 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563    94.313    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.167    94.480 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          0.828    95.307    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[6]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.307    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.014ns  (logic 0.167ns (16.465%)  route 0.847ns (83.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 94.314 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564    94.314    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.167    94.481 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          0.847    95.328    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.328    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.019ns  (logic 0.167ns (16.382%)  route 0.852ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 93.734 - 92.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 94.314 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564    94.314    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.167    94.481 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          0.852    95.333    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.864    93.734    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.734    
                         clock uncertainty            0.206    93.940    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    94.095    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.095    
                         arrival time                          95.333    
  -------------------------------------------------------------------
                         slack                                  1.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -2.104ns,  Total Violation      -22.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.118ns  (logic 2.074ns (40.520%)  route 3.044ns (59.477%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.176 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.771    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.484   505.176    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.176    
                         clock uncertainty           -0.083   505.094    
    SLICE_X26Y26         FDRE (Setup_fdre_C_R)       -0.426   504.668    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]
  -------------------------------------------------------------------
                         required time                        504.668    
                         arrival time                        -506.771    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.118ns  (logic 2.074ns (40.520%)  route 3.044ns (59.477%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.176 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.771    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.484   505.176    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.176    
                         clock uncertainty           -0.083   505.094    
    SLICE_X26Y26         FDRE (Setup_fdre_C_R)       -0.426   504.668    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]
  -------------------------------------------------------------------
                         required time                        504.668    
                         arrival time                        -506.771    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.118ns  (logic 2.074ns (40.520%)  route 3.044ns (59.477%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.176 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.771    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.484   505.176    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.176    
                         clock uncertainty           -0.083   505.094    
    SLICE_X26Y26         FDRE (Setup_fdre_C_R)       -0.426   504.668    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]
  -------------------------------------------------------------------
                         required time                        504.668    
                         arrival time                        -506.771    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.118ns  (logic 2.074ns (40.520%)  route 3.044ns (59.477%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.176 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.771    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.484   505.176    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.176    
                         clock uncertainty           -0.083   505.094    
    SLICE_X26Y26         FDRE (Setup_fdre_C_R)       -0.426   504.668    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]
  -------------------------------------------------------------------
                         required time                        504.668    
                         arrival time                        -506.771    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.119ns  (logic 2.074ns (40.519%)  route 3.045ns (59.479%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.772    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.485   505.177    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.095    
    SLICE_X26Y27         FDRE (Setup_fdre_C_R)       -0.426   504.669    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]
  -------------------------------------------------------------------
                         required time                        504.669    
                         arrival time                        -506.772    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.119ns  (logic 2.074ns (40.519%)  route 3.045ns (59.479%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.772    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.485   505.177    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.095    
    SLICE_X26Y27         FDRE (Setup_fdre_C_R)       -0.426   504.669    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]
  -------------------------------------------------------------------
                         required time                        504.669    
                         arrival time                        -506.772    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.119ns  (logic 2.074ns (40.519%)  route 3.045ns (59.479%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.772    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.485   505.177    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.095    
    SLICE_X26Y27         FDRE (Setup_fdre_C_R)       -0.426   504.669    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]
  -------------------------------------------------------------------
                         required time                        504.669    
                         arrival time                        -506.772    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.977ns  (logic 2.074ns (41.675%)  route 2.902ns (58.322%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 505.174 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.375   506.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.482   505.174    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.174    
                         clock uncertainty           -0.083   505.092    
    SLICE_X26Y25         FDRE (Setup_fdre_C_R)       -0.426   504.666    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]
  -------------------------------------------------------------------
                         required time                        504.666    
                         arrival time                        -506.630    
  -------------------------------------------------------------------
                         slack                                 -1.964    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.977ns  (logic 2.074ns (41.675%)  route 2.902ns (58.322%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 505.174 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.375   506.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.482   505.174    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.174    
                         clock uncertainty           -0.083   505.092    
    SLICE_X26Y25         FDRE (Setup_fdre_C_R)       -0.426   504.666    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]
  -------------------------------------------------------------------
                         required time                        504.666    
                         arrival time                        -506.630    
  -------------------------------------------------------------------
                         slack                                 -1.964    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.977ns  (logic 2.074ns (41.675%)  route 2.902ns (58.322%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 505.174 - 502.500 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 501.653 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.653   501.653    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X27Y24         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.459   502.112 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           1.120   503.232    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   503.630 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.745 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.745    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.859 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.973 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.973    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.087 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000   504.087    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.421 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/O[1]
                         net (fo=1, routed)           0.816   505.237    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[25]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.303   505.540 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.591   506.131    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124   506.255 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.375   506.630    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.482   505.174    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.174    
                         clock uncertainty           -0.083   505.092    
    SLICE_X26Y25         FDRE (Setup_fdre_C_R)       -0.426   504.666    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]
  -------------------------------------------------------------------
                         required time                        504.666    
                         arrival time                        -506.630    
  -------------------------------------------------------------------
                         slack                                 -1.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        2.010ns  (logic 0.100ns (4.974%)  route 1.910ns (95.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 1000.552 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.910  1001.910    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.100  1002.010 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1002.010    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.744  1000.552    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X41Y98         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.552    
                         clock uncertainty            0.083  1000.635    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.272  1000.907    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.907    
                         arrival time                        1002.010    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.023ns  (logic 0.698ns (68.219%)  route 0.325ns (31.782%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 500.461 - 497.500 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 501.482 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.482   501.482    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.370   501.852 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=5, routed)           0.325   502.178    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[4]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328   502.506 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[1]
                         net (fo=1, routed)           0.000   502.506    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_6
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.653   500.461    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.461    
                         clock uncertainty            0.083   500.544    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.298   500.842    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.842    
                         arrival time                         502.506    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.106ns  (logic 0.698ns (63.133%)  route 0.408ns (36.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 500.463 - 497.500 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 501.480 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.480   501.480    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X25Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.370   501.850 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[8]/Q
                         net (fo=5, routed)           0.408   502.258    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[8]
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328   502.586 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[1]
                         net (fo=1, routed)           0.000   502.586    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_6
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.655   500.463    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.463    
                         clock uncertainty            0.083   500.546    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.298   500.844    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.844    
                         arrival time                         502.586    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.143ns  (logic 0.818ns (71.555%)  route 0.325ns (28.446%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 500.461 - 497.500 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 501.482 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.482   501.482    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.370   501.852 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=5, routed)           0.325   502.178    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[4]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448   502.626 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[2]
                         net (fo=1, routed)           0.000   502.626    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_5
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.653   500.461    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.461    
                         clock uncertainty            0.083   500.544    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.298   500.842    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.842    
                         arrival time                         502.626    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.184ns  (logic 0.659ns (55.640%)  route 0.525ns (44.361%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 500.461 - 497.500 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 501.482 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.482   501.482    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.370   501.852 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=5, routed)           0.525   502.378    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[4]
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.100   502.478 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_4/O
                         net (fo=1, routed)           0.000   502.478    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_4_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189   502.667 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[0]
                         net (fo=1, routed)           0.000   502.667    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_7
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.653   500.461    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.461    
                         clock uncertainty            0.083   500.544    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.298   500.842    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.842    
                         arrival time                         502.667    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.832ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.191ns  (logic 0.866ns (72.699%)  route 0.325ns (27.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 500.461 - 497.500 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 501.482 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.482   501.482    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.370   501.852 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=5, routed)           0.325   502.178    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[4]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.496   502.674 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[3]
                         net (fo=1, routed)           0.000   502.674    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_4
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.653   500.461    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.461    
                         clock uncertainty            0.083   500.544    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.298   500.842    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.842    
                         arrival time                         502.674    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.226ns  (logic 0.818ns (66.743%)  route 0.408ns (33.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 500.463 - 497.500 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 501.480 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.480   501.480    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X25Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.370   501.850 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[8]/Q
                         net (fo=5, routed)           0.408   502.258    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[8]
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448   502.706 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[2]
                         net (fo=1, routed)           0.000   502.706    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_5
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.655   500.463    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.463    
                         clock uncertainty            0.083   500.546    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.298   500.844    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.844    
                         arrival time                         502.706    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.865ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.228ns  (logic 0.698ns (56.833%)  route 0.530ns (43.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 500.464 - 497.500 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 501.481 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.481   501.481    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X25Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.370   501.851 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[12]/Q
                         net (fo=5, routed)           0.530   502.382    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[12]
    SLICE_X26Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328   502.710 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[1]
                         net (fo=1, routed)           0.000   502.710    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_6
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.656   500.464    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y27         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.464    
                         clock uncertainty            0.083   500.547    
    SLICE_X26Y27         FDRE (Hold_fdre_C_D)         0.298   500.845    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.845    
                         arrival time                         502.710    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[10]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.244ns  (logic 0.723ns (58.110%)  route 0.521ns (41.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 500.463 - 497.500 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 501.481 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.481   501.481    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X25Y27         FDSE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDSE (Prop_fdse_C_Q)         0.370   501.851 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[10]/Q
                         net (fo=5, routed)           0.521   502.373    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[10]
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353   502.726 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[3]
                         net (fo=1, routed)           0.000   502.726    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_4
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.655   500.463    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.463    
                         clock uncertainty            0.083   500.546    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.298   500.844    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.844    
                         arrival time                         502.726    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.269ns  (logic 0.944ns (74.378%)  route 0.325ns (25.622%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 500.463 - 497.500 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 501.482 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=592, routed)         1.482   501.482    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.370   501.852 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=5, routed)           0.325   502.178    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[4]
    SLICE_X26Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424   502.602 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   502.602    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150   502.752 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[0]
                         net (fo=1, routed)           0.000   502.752    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_7
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.655   500.463    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X26Y26         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.463    
                         clock uncertainty            0.083   500.546    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.298   500.844    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.844    
                         arrival time                         502.752    
  -------------------------------------------------------------------
                         slack                                  1.908    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.013ns  (logic 0.124ns (6.158%)  route 1.889ns (93.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.457     1.457    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.581 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.433     2.013    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y25          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.530     2.722    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y25          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.045ns (6.442%)  route 0.653ns (93.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.519     0.519    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.564 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.135     0.698    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y25          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.835     1.205    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y25          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 2.454ns (65.865%)  route 1.272ns (34.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[7]
                         net (fo=1, routed)           1.272     9.239    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X4Y26          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.536     2.728    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X4Y26          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 2.454ns (70.489%)  route 1.027ns (29.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[9]
                         net (fo=1, routed)           1.027     8.995    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X7Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.491     2.683    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.432ns  (logic 2.454ns (71.510%)  route 0.978ns (28.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[3]
                         net (fo=1, routed)           0.978     8.945    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.537     2.729    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.420ns  (logic 2.454ns (71.759%)  route 0.966ns (28.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[1]
                         net (fo=1, routed)           0.966     8.933    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X9Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X9Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 2.454ns (72.735%)  route 0.920ns (27.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[8]
                         net (fo=1, routed)           0.920     8.887    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X8Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 2.454ns (73.443%)  route 0.887ns (26.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[5]
                         net (fo=1, routed)           0.887     8.855    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X10Y24         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.490     2.682    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X10Y24         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 2.454ns (74.515%)  route 0.839ns (25.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[0]
                         net (fo=1, routed)           0.839     8.807    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X8Y22          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.493     2.686    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.459ns (13.797%)  route 2.868ns (86.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.670     5.478    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     5.937 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          2.868     8.805    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X29Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.498     2.690    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X29Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 2.454ns (76.087%)  route 0.771ns (23.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[4]
                         net (fo=1, routed)           0.771     8.739    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X5Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.536     2.728    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X5Y23          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 2.454ns (76.689%)  route 0.746ns (23.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[10]
                         net (fo=1, routed)           0.746     8.713    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.194%)  route 0.507ns (70.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.391     1.446    <hidden>
    SLICE_X19Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.491 f  <hidden>
                         net (fo=3, routed)           0.116     1.606    <hidden>
    SLICE_X19Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.818     1.188    <hidden>
    SLICE_X19Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.194%)  route 0.507ns (70.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.391     1.446    <hidden>
    SLICE_X19Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.491 f  <hidden>
                         net (fo=3, routed)           0.116     1.606    <hidden>
    SLICE_X19Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.818     1.188    <hidden>
    SLICE_X19Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.194%)  route 0.507ns (70.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.391     1.446    <hidden>
    SLICE_X19Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.491 f  <hidden>
                         net (fo=3, routed)           0.116     1.606    <hidden>
    SLICE_X19Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.818     1.188    <hidden>
    SLICE_X19Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.867%)  route 0.599ns (74.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.371     1.425    <hidden>
    SLICE_X18Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.470 f  <hidden>
                         net (fo=3, routed)           0.228     1.698    <hidden>
    SLICE_X18Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.815     1.185    <hidden>
    SLICE_X18Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.867%)  route 0.599ns (74.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.371     1.425    <hidden>
    SLICE_X18Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.470 f  <hidden>
                         net (fo=3, routed)           0.228     1.698    <hidden>
    SLICE_X18Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.815     1.185    <hidden>
    SLICE_X18Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.867%)  route 0.599ns (74.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.371     1.425    <hidden>
    SLICE_X18Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.470 f  <hidden>
                         net (fo=3, routed)           0.228     1.698    <hidden>
    SLICE_X18Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.815     1.185    <hidden>
    SLICE_X18Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.215ns (25.640%)  route 0.624ns (74.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.391     1.446    <hidden>
    SLICE_X19Y26         LUT1 (Prop_lut1_I0_O)        0.051     1.497 f  <hidden>
                         net (fo=3, routed)           0.232     1.729    <hidden>
    SLICE_X19Y26         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.816     1.186    <hidden>
    SLICE_X19Y26         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.215ns (25.640%)  route 0.624ns (74.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.391     1.446    <hidden>
    SLICE_X19Y26         LUT1 (Prop_lut1_I0_O)        0.051     1.497 f  <hidden>
                         net (fo=3, routed)           0.232     1.729    <hidden>
    SLICE_X19Y26         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.816     1.186    <hidden>
    SLICE_X19Y26         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.215ns (25.640%)  route 0.624ns (74.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.391     1.446    <hidden>
    SLICE_X19Y26         LUT1 (Prop_lut1_I0_O)        0.051     1.497 f  <hidden>
                         net (fo=3, routed)           0.232     1.729    <hidden>
    SLICE_X19Y26         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.816     1.186    <hidden>
    SLICE_X19Y26         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.208ns (24.335%)  route 0.647ns (75.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.550     0.891    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y21         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.371     1.425    <hidden>
    SLICE_X18Y24         LUT1 (Prop_lut1_I0_O)        0.044     1.469 f  <hidden>
                         net (fo=3, routed)           0.276     1.745    <hidden>
    SLICE_X18Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.815     1.185    <hidden>
    SLICE_X18Y25         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3185, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





