

================================================================
== Vitis HLS Report for 'dstout_loop_proc'
================================================================
* Date:           Sat Jul 10 10:01:57 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|      657|  0.180 us|  6.570 us|   18|  657|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstout_loop  |        8|      647|         9|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    183|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|    173|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|     845|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1010|    620|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U54  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    |mul_8ns_8ns_16_1_1_U55    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    |mul_8ns_8ns_16_1_1_U56    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    |mul_8ns_8ns_16_1_1_U57    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165| 173|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U58  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U59  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U60  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mul_mul_17ns_19ns_35_4_1_U61        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U62        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U63        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_249_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln83_fu_286_p2         |         +|   0|  0|  39|          32|           1|
    |and_ln29_1_fu_347_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln29_fu_341_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_1_fu_331_p2     |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln870_2_fu_336_p2     |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln870_fu_326_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln878_fu_292_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |empty_fu_277_p2            |       xor|   0|  0|   8|           2|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 183|         162|         137|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |alpha_blk_n                             |   9|          2|    1|          2|
    |ap_NS_fsm                               |  65|         12|    1|         12|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_color_V_1_reg_196  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter8_color_V_1_reg_196  |   9|          2|   32|         64|
    |crip_blk_n                              |   9|          2|    1|          2|
    |dst_blk_n_AW                            |   9|          2|    1|          2|
    |dst_blk_n_B                             |   9|          2|    1|          2|
    |dst_blk_n_W                             |   9|          2|    1|          2|
    |dstout_blk_n                            |   9|          2|    1|          2|
    |frame_size_blk_n                        |   9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n                |   9|          2|    1|          2|
    |x_reg_185                               |   9|          2|   32|         64|
    |y_blk_n                                 |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 200|         42|  109|        228|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |alpha_cast_i_reg_583                    |   8|   0|   16|          8|
    |alpha_read_reg_541                      |   8|   0|    8|          0|
    |and_ln29_1_reg_621                      |   1|   0|    1|          0|
    |ap_CS_fsm                               |  11|   0|   11|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_color_V_1_reg_196  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_color_V_1_reg_196  |  32|   0|   32|          0|
    |crip_b_reg_552                          |   8|   0|    8|          0|
    |crip_g_reg_557                          |   8|   0|    8|          0|
    |crip_r_reg_547                          |   8|   0|    8|          0|
    |dst_V_reg_640                           |  32|   0|   32|          0|
    |dst_addr_reg_577                        |  64|   0|   64|          0|
    |dst_g_V_2_reg_647                       |   8|   0|    8|          0|
    |dstout_read_reg_536                     |  64|   0|   64|          0|
    |frame_size_read_reg_531                 |  32|   0|   32|          0|
    |icmp_ln878_reg_602                      |   1|   0|    1|          0|
    |mapchip_draw_xsize_read_reg_520         |  32|   0|   32|          0|
    |mul_i_i70_i_reg_572                     |  62|   0|   62|          0|
    |x_reg_185                               |  32|   0|   32|          0|
    |y_read_reg_526                          |  32|   0|   32|          0|
    |zext_ln71_1_reg_590                     |   8|   0|   16|          8|
    |zext_ln83_reg_606                       |  32|   0|   64|         32|
    |and_ln29_1_reg_621                      |  64|  32|    1|          0|
    |icmp_ln878_reg_602                      |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 845|  64|  767|         48|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|mapchip_draw_xsize_dout     |   in|   32|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read     |  out|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|y_dout                      |   in|   32|     ap_fifo|                   y|       pointer|
|y_empty_n                   |   in|    1|     ap_fifo|                   y|       pointer|
|y_read                      |  out|    1|     ap_fifo|                   y|       pointer|
|frame_size_dout             |   in|   32|     ap_fifo|          frame_size|       pointer|
|frame_size_empty_n          |   in|    1|     ap_fifo|          frame_size|       pointer|
|frame_size_read             |  out|    1|     ap_fifo|          frame_size|       pointer|
|dstout_dout                 |   in|   64|     ap_fifo|              dstout|       pointer|
|dstout_empty_n              |   in|    1|     ap_fifo|              dstout|       pointer|
|dstout_read                 |  out|    1|     ap_fifo|              dstout|       pointer|
|m_axi_dst_AWVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_AWID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_AWSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WVALID            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WREADY            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WDATA             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_WSTRB             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_WLAST             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WID               |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WUSER             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_ARID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_ARSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RDATA             |   in|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_RLAST             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RUSER             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BUSER             |   in|    1|       m_axi|                 dst|       pointer|
|src_V1_address0             |  out|   10|   ap_memory|              src_V1|         array|
|src_V1_ce0                  |  out|    1|   ap_memory|              src_V1|         array|
|src_V1_q0                   |   in|   24|   ap_memory|              src_V1|         array|
|dst_V2_address0             |  out|   10|   ap_memory|              dst_V2|         array|
|dst_V2_ce0                  |  out|    1|   ap_memory|              dst_V2|         array|
|dst_V2_q0                   |   in|   32|   ap_memory|              dst_V2|         array|
|crip_dout                   |   in|   24|     ap_fifo|                crip|       pointer|
|crip_empty_n                |   in|    1|     ap_fifo|                crip|       pointer|
|crip_read                   |  out|    1|     ap_fifo|                crip|       pointer|
|alpha_dout                  |   in|    8|     ap_fifo|               alpha|       pointer|
|alpha_empty_n               |   in|    1|     ap_fifo|               alpha|       pointer|
|alpha_read                  |  out|    1|     ap_fifo|               alpha|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 15 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 20 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip.cpp:71]   --->   Operation 21 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 22 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstout"   --->   Operation 23 'read' 'dstout_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%crip_read = read i24 @_ssdm_op_Read.ap_fifo.i24P0A, i24 %crip"   --->   Operation 24 'read' 'crip_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %alpha"   --->   Operation 25 'read' 'alpha_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crip_r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %crip_read, i32 16, i32 23"   --->   Operation 26 'partselect' 'crip_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crip_b = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %crip_read, i32 8, i32 15"   --->   Operation 27 'partselect' 'crip_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crip_g = trunc i24 %crip_read"   --->   Operation 28 'trunc' 'crip_g' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %y_read" [mapchip.cpp:71]   --->   Operation 29 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 30 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln71, i62 %frame_size_cast_i" [mapchip.cpp:71]   --->   Operation 31 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 32 [1/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln71, i62 %frame_size_cast_i" [mapchip.cpp:71]   --->   Operation 32 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i70_i, i2 0"   --->   Operation 33 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %dstout_read, i64 %shl_ln329_1"   --->   Operation 34 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 35 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 36 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln329"   --->   Operation 37 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 307200, void @empty_22, void @empty_14, void @empty_23, i32 16, i32 16, i32 16, i32 32, void @empty_23, void @empty_23"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %crip, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 307200, void @empty_22, void @empty_14, void @empty_23, i32 16, i32 16, i32 16, i32 32, void @empty_23, void @empty_23"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%alpha_cast_i = zext i8 %alpha_read"   --->   Operation 46 'zext' 'alpha_cast_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%empty = xor i8 %alpha_read, i8 255"   --->   Operation 47 'xor' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i8 %empty" [mapchip.cpp:71]   --->   Operation 48 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (7.30ns)   --->   "%dst_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 49 'writereq' 'dst_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split290.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln83, void %_Z14color_generate7ap_uintILi32EES0_S_ILi8EES0_.exit.i.i, i32 0, void %entry" [mapchip.cpp:83]   --->   Operation 51 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %x, i32 1" [mapchip.cpp:83]   --->   Operation 52 'add' 'add_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 53 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln878, void, void %.exit" [mapchip.cpp:83]   --->   Operation 54 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i32 %x" [mapchip.cpp:83]   --->   Operation 55 'zext' 'zext_ln83' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i24 %src_V1, i64 0, i64 %zext_ln83" [mapchip.cpp:85]   --->   Operation 56 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip.cpp:85]   --->   Operation 57 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 58 [1/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip.cpp:85]   --->   Operation 58 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%src_g_V = trunc i24 %src_V" [mapchip.cpp:85]   --->   Operation 59 'trunc' 'src_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i32 %dst_V2, i64 0, i64 %zext_ln83" [mapchip.cpp:85]   --->   Operation 60 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip.cpp:85]   --->   Operation 61 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%src_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %src_V, i32 16, i32 23"   --->   Operation 62 'partselect' 'src_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%src_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %src_V, i32 8, i32 15"   --->   Operation 63 'partselect' 'src_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.55ns)   --->   "%icmp_ln870 = icmp_eq  i8 %crip_r, i8 %src_r_V"   --->   Operation 64 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln870_1 = icmp_eq  i8 %crip_b, i8 %src_b_V"   --->   Operation 65 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln870_2 = icmp_eq  i8 %crip_g, i8 %src_g_V"   --->   Operation 66 'icmp' 'icmp_ln870_2' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %icmp_ln870_1, i1 %icmp_ln870_2" [mapchip.cpp:29]   --->   Operation 67 'and' 'and_ln29' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, i1 %icmp_ln870" [mapchip.cpp:29]   --->   Operation 68 'and' 'and_ln29_1' <Predicate = (!icmp_ln878)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i8 %src_r_V"   --->   Operation 69 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_7 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_8 = mul i16 %zext_ln1345_1, i16 %alpha_cast_i"   --->   Operation 70 'mul' 'ret_8' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i8 %src_b_V"   --->   Operation 71 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_7 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_10 = mul i16 %zext_ln1345_2, i16 %alpha_cast_i"   --->   Operation 72 'mul' 'ret_10' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i8 %src_g_V"   --->   Operation 73 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_7 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_12 = mul i16 %zext_ln1345_3, i16 %alpha_cast_i"   --->   Operation 74 'mul' 'ret_12' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_23" [mapchip.cpp:85]   --->   Operation 75 'specpipeline' 'specpipeline_ln85' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [mapchip.cpp:85]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mapchip.cpp:85]   --->   Operation 77 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip.cpp:85]   --->   Operation 78 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%dst_g_V_2 = trunc i32 %dst_V" [mapchip.cpp:85]   --->   Operation 79 'trunc' 'dst_g_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln29 = br i1 %and_ln29_1, void, void %_Z14color_generate7ap_uintILi32EES0_S_ILi8EES0_.exit.i.i" [mapchip.cpp:29]   --->   Operation 80 'br' 'br_ln29' <Predicate = (!icmp_ln878)> <Delay = 1.58>
ST_8 : Operation 81 [2/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_8 = mul i16 %zext_ln1345_1, i16 %alpha_cast_i"   --->   Operation 81 'mul' 'ret_8' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_10 = mul i16 %zext_ln1345_2, i16 %alpha_cast_i"   --->   Operation 82 'mul' 'ret_10' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [2/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_12 = mul i16 %zext_ln1345_3, i16 %alpha_cast_i"   --->   Operation 83 'mul' 'ret_12' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %dst_V, i32 16, i32 23"   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %trunc_ln"   --->   Operation 85 'zext' 'zext_ln1345' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %dst_V, i32 8, i32 15"   --->   Operation 86 'partselect' 'r' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %r"   --->   Operation 87 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%ret_8 = mul i16 %zext_ln1345_1, i16 %alpha_cast_i"   --->   Operation 88 'mul' 'ret_8' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node ret)   --->   "%zext_ln1346 = zext i16 %ret_8"   --->   Operation 89 'zext' 'zext_ln1346' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (4.17ns)   --->   "%ret_9 = mul i16 %zext_ln1345, i16 %zext_ln71_1"   --->   Operation 90 'mul' 'ret_9' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i16 %ret_9"   --->   Operation 91 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_1, i17 %zext_ln1346"   --->   Operation 92 'add' 'ret' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%ret_10 = mul i16 %zext_ln1345_2, i16 %alpha_cast_i"   --->   Operation 93 'mul' 'ret_10' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%zext_ln1346_2 = zext i16 %ret_10"   --->   Operation 94 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (4.17ns)   --->   "%ret_11 = mul i16 %zext_ln1497, i16 %zext_ln71_1"   --->   Operation 95 'mul' 'ret_11' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i16 %ret_11"   --->   Operation 96 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_3, i17 %zext_ln1346_2"   --->   Operation 97 'add' 'ret_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%ret_12 = mul i16 %zext_ln1345_3, i16 %alpha_cast_i"   --->   Operation 98 'mul' 'ret_12' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%zext_ln1346_4 = zext i16 %ret_12"   --->   Operation 99 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i8 %dst_g_V_2"   --->   Operation 100 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (4.17ns)   --->   "%ret_13 = mul i16 %zext_ln1345_4, i16 %zext_ln71_1"   --->   Operation 101 'mul' 'ret_13' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i16 %ret_13"   --->   Operation 102 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_5, i17 %zext_ln1346_4"   --->   Operation 103 'add' 'ret_7' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.25>
ST_10 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_1, i17 %zext_ln1346"   --->   Operation 104 'add' 'ret' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i17 %ret"   --->   Operation 105 'zext' 'zext_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_10 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 106 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_3, i17 %zext_ln1346_2"   --->   Operation 107 'add' 'ret_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1364_1 = zext i17 %ret_4"   --->   Operation 108 'zext' 'zext_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_10 : Operation 109 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 109 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 110 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_5, i17 %zext_ln1346_4"   --->   Operation 110 'add' 'ret_7' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1364_2 = zext i17 %ret_7"   --->   Operation 111 'zext' 'zext_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_10 : Operation 112 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 112 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 113 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 113 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 114 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 115 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 115 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 116 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 116 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 117 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 117 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 118 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 118 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 119 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%dst_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364, i32 25, i32 32"   --->   Operation 120 'partselect' 'dst_r_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 121 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%dst_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_1, i32 25, i32 32"   --->   Operation 122 'partselect' 'dst_b_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 123 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 123 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%dst_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_2, i32 25, i32 32"   --->   Operation 124 'partselect' 'dst_g_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%color_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %dst_r_V, i8 %dst_b_V, i8 %dst_g_V"   --->   Operation 125 'bitconcatenate' 'color_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i24 %color_V" [mapchip.cpp:27]   --->   Operation 126 'zext' 'zext_ln27' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z14color_generate7ap_uintILi32EES0_S_ILi8EES0_.exit.i.i"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%color_V_1 = phi i32 %zext_ln27, void, i32 %dst_V, void"   --->   Operation 128 'phi' 'color_V_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %dst_addr, i32 %color_V_1, i4 15"   --->   Operation 129 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln83 = br void %.split290.i.i" [mapchip.cpp:83]   --->   Operation 130 'br' 'br_ln83' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 7.30>
ST_15 : Operation 131 [5/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 131 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 7> <Delay = 7.30>
ST_16 : Operation 132 [4/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 132 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 8> <Delay = 7.30>
ST_17 : Operation 133 [3/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 133 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 9> <Delay = 7.30>
ST_18 : Operation 134 [2/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 134 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 10> <Delay = 7.30>
ST_19 : Operation 135 [1/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 135 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ crip]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ alpha]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mapchip_draw_xsize_read (read             ) [ 00111111111111100000]
y_read                  (read             ) [ 00100000000000000000]
frame_size_read         (read             ) [ 00100000000000000000]
dstout_read             (read             ) [ 00111000000000000000]
crip_read               (read             ) [ 00000000000000000000]
alpha_read              (read             ) [ 00111100000000000000]
crip_r                  (partselect       ) [ 00111111111111100000]
crip_b                  (partselect       ) [ 00111111111111100000]
crip_g                  (trunc            ) [ 00111111111111100000]
zext_ln71               (zext             ) [ 00010000000000000000]
frame_size_cast_i       (zext             ) [ 00010000000000000000]
mul_i_i70_i             (mul              ) [ 00001000000000000000]
shl_ln329_1             (bitconcatenate   ) [ 00000000000000000000]
add_ln329               (add              ) [ 00000000000000000000]
trunc_ln329_1           (partselect       ) [ 00000000000000000000]
sext_ln329              (sext             ) [ 00000000000000000000]
dst_addr                (getelementptr    ) [ 00000111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
alpha_cast_i            (zext             ) [ 00000011111111100000]
empty                   (xor              ) [ 00000000000000000000]
zext_ln71_1             (zext             ) [ 00000011111111100000]
dst_addr_1_wr_req       (writereq         ) [ 00000000000000000000]
br_ln0                  (br               ) [ 00000111111111100000]
x                       (phi              ) [ 00000010000000000000]
add_ln83                (add              ) [ 00000111111111100000]
icmp_ln878              (icmp             ) [ 00000011111111100000]
br_ln83                 (br               ) [ 00000000000000000000]
zext_ln83               (zext             ) [ 00000011000000000000]
src_V1_addr             (getelementptr    ) [ 00000011000000000000]
src_V                   (load             ) [ 00000000000000000000]
src_g_V                 (trunc            ) [ 00000000000000000000]
dst_V2_addr             (getelementptr    ) [ 00000010100000000000]
src_r_V                 (partselect       ) [ 00000000000000000000]
src_b_V                 (partselect       ) [ 00000000000000000000]
icmp_ln870              (icmp             ) [ 00000000000000000000]
icmp_ln870_1            (icmp             ) [ 00000000000000000000]
icmp_ln870_2            (icmp             ) [ 00000000000000000000]
and_ln29                (and              ) [ 00000000000000000000]
and_ln29_1              (and              ) [ 00000011111111100000]
zext_ln1345_1           (zext             ) [ 00000010110000000000]
zext_ln1345_2           (zext             ) [ 00000010110000000000]
zext_ln1345_3           (zext             ) [ 00000010110000000000]
specpipeline_ln85       (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln85  (speclooptripcount) [ 00000000000000000000]
specloopname_ln85       (specloopname     ) [ 00000000000000000000]
dst_V                   (load             ) [ 00000011111111100000]
dst_g_V_2               (trunc            ) [ 00000010010000000000]
br_ln29                 (br               ) [ 00000011111111100000]
trunc_ln                (partselect       ) [ 00000000000000000000]
zext_ln1345             (zext             ) [ 00000000000000000000]
r                       (partselect       ) [ 00000000000000000000]
zext_ln1497             (zext             ) [ 00000000000000000000]
ret_8                   (mul              ) [ 00000000000000000000]
zext_ln1346             (zext             ) [ 00000010001000000000]
ret_9                   (mul              ) [ 00000000000000000000]
zext_ln1346_1           (zext             ) [ 00000010001000000000]
ret_10                  (mul              ) [ 00000000000000000000]
zext_ln1346_2           (zext             ) [ 00000010001000000000]
ret_11                  (mul              ) [ 00000000000000000000]
zext_ln1346_3           (zext             ) [ 00000010001000000000]
ret_12                  (mul              ) [ 00000000000000000000]
zext_ln1346_4           (zext             ) [ 00000010001000000000]
zext_ln1345_4           (zext             ) [ 00000000000000000000]
ret_13                  (mul              ) [ 00000000000000000000]
zext_ln1346_5           (zext             ) [ 00000010001000000000]
ret                     (add              ) [ 00000000000000000000]
zext_ln1364             (zext             ) [ 00000010000111000000]
ret_4                   (add              ) [ 00000000000000000000]
zext_ln1364_1           (zext             ) [ 00000010000111000000]
ret_7                   (add              ) [ 00000000000000000000]
zext_ln1364_2           (zext             ) [ 00000010000111000000]
mul_ln1364              (mul              ) [ 00000000000000000000]
dst_r_V                 (partselect       ) [ 00000000000000000000]
mul_ln1364_1            (mul              ) [ 00000000000000000000]
dst_b_V                 (partselect       ) [ 00000000000000000000]
mul_ln1364_2            (mul              ) [ 00000000000000000000]
dst_g_V                 (partselect       ) [ 00000000000000000000]
color_V                 (bitconcatenate   ) [ 00000000000000000000]
zext_ln27               (zext             ) [ 00000011111111100000]
br_ln0                  (br               ) [ 00000011111111100000]
color_V_1               (phi              ) [ 00000010000000100000]
write_ln329             (write            ) [ 00000000000000000000]
br_ln83                 (br               ) [ 00000111111111100000]
dst_addr_1_wr_resp      (writeresp        ) [ 00000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_V2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crip">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crip"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="alpha">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="mapchip_draw_xsize_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="frame_size_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dstout_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="crip_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crip_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="alpha_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="32" slack="4"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dst_addr_1_wr_req/5 dst_addr_1_wr_resp/15 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln329_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="10"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/14 "/>
</bind>
</comp>

<comp id="159" class="1004" name="src_V1_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_V1_addr/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_V/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="dst_V2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_V2_addr/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_V/7 "/>
</bind>
</comp>

<comp id="185" class="1005" name="x_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="x_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="color_V_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="color_V_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="color_V_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="6"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="color_V_1/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="crip_r_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="crip_r/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="crip_b_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="crip_b/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="crip_g_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="crip_g/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln71_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="frame_size_cast_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="frame_size_cast_i/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_i70_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln329_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="62" slack="1"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln329_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="3"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln329_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="62" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln329_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="62" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="dst_addr_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="alpha_cast_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="4"/>
<pin id="276" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="alpha_cast_i/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="4"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln71_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln83_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln878_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="5"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln83_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="src_g_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="24" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="src_g_V/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="src_r_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_r_V/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="src_b_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="24" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="0" index="3" bw="5" slack="0"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_b_V/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln870_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="6"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln870_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="6"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_1/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln870_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="6"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_2/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln29_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln29_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln1345_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_1/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln1345_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_2/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln1345_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_3/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="dst_g_V_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dst_g_V_2/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln1345_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="0" index="3" bw="5" slack="0"/>
<pin id="387" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln1497_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="ret_9_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="4"/>
<pin id="398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_9/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln1346_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="ret_11_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="4"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_11/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln1346_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_3/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1345_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_4/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="ret_13_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="4"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_13/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln1346_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_5/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln1364_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="17" slack="0"/>
<pin id="427" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln1364_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="17" slack="0"/>
<pin id="430" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_1/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln1364_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="0"/>
<pin id="433" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_2/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="dst_r_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="35" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_r_V/13 "/>
</bind>
</comp>

<comp id="443" class="1004" name="dst_b_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="35" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_b_V/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="dst_g_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="35" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_g_V/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="color_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="24" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="0" index="3" bw="8" slack="0"/>
<pin id="466" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="color_V/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln27_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="24" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/13 "/>
</bind>
</comp>

<comp id="475" class="1007" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="2"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_8/7 zext_ln1346/9 ret/9 "/>
</bind>
</comp>

<comp id="483" class="1007" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="2"/>
<pin id="486" dir="0" index="2" bw="16" slack="0"/>
<pin id="487" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_10/7 zext_ln1346_2/9 ret_4/9 "/>
</bind>
</comp>

<comp id="491" class="1007" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="2"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_12/7 zext_ln1346_4/9 ret_7/9 "/>
</bind>
</comp>

<comp id="499" class="1007" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="17" slack="0"/>
<pin id="501" dir="0" index="1" bw="35" slack="0"/>
<pin id="502" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364/10 "/>
</bind>
</comp>

<comp id="506" class="1007" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="35" slack="0"/>
<pin id="509" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_1/10 "/>
</bind>
</comp>

<comp id="513" class="1007" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="17" slack="0"/>
<pin id="515" dir="0" index="1" bw="35" slack="0"/>
<pin id="516" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_2/10 "/>
</bind>
</comp>

<comp id="520" class="1005" name="mapchip_draw_xsize_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="4"/>
<pin id="522" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="526" class="1005" name="y_read_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="531" class="1005" name="frame_size_read_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="dstout_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="3"/>
<pin id="538" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="dstout_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="alpha_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="4"/>
<pin id="543" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="crip_r_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="6"/>
<pin id="549" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="crip_r "/>
</bind>
</comp>

<comp id="552" class="1005" name="crip_b_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="6"/>
<pin id="554" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="crip_b "/>
</bind>
</comp>

<comp id="557" class="1005" name="crip_g_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="6"/>
<pin id="559" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="crip_g "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln71_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="62" slack="1"/>
<pin id="564" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="567" class="1005" name="frame_size_cast_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="62" slack="1"/>
<pin id="569" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_cast_i "/>
</bind>
</comp>

<comp id="572" class="1005" name="mul_i_i70_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="62" slack="1"/>
<pin id="574" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i70_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="dst_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="583" class="1005" name="alpha_cast_i_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="2"/>
<pin id="585" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="alpha_cast_i "/>
</bind>
</comp>

<comp id="590" class="1005" name="zext_ln71_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="4"/>
<pin id="592" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln71_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="add_ln83_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln878_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="606" class="1005" name="zext_ln83_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln83 "/>
</bind>
</comp>

<comp id="611" class="1005" name="src_V1_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="1"/>
<pin id="613" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_V1_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="dst_V2_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="1"/>
<pin id="618" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dst_V2_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="and_ln29_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln29_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="zext_ln1345_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="zext_ln1345_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="zext_ln1345_3_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="dst_V_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_V "/>
</bind>
</comp>

<comp id="647" class="1005" name="dst_g_V_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_g_V_2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="zext_ln1346_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="17" slack="1"/>
<pin id="654" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="zext_ln1346_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="17" slack="1"/>
<pin id="659" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln1346_5_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="17" slack="1"/>
<pin id="664" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_5 "/>
</bind>
</comp>

<comp id="667" class="1005" name="zext_ln1364_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="35" slack="1"/>
<pin id="669" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364 "/>
</bind>
</comp>

<comp id="672" class="1005" name="zext_ln1364_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="35" slack="1"/>
<pin id="674" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="zext_ln1364_2_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="35" slack="1"/>
<pin id="679" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln27_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="102" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="104" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="158"><net_src comp="106" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="205"><net_src comp="199" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="132" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="132" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="132" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="189" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="189" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="189" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="305"><net_src comp="166" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="166" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="166" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="306" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="316" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="302" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="331" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="326" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="306" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="316" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="302" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="179" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="92" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="28" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="381"><net_src comp="369" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="92" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="394"><net_src comp="382" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="378" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="391" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="98" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="449"><net_src comp="96" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="98" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="458"><net_src comp="96" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="98" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="100" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="434" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="443" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="452" pin="4"/><net_sink comp="461" pin=3"/></net>

<net id="474"><net_src comp="461" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="353" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="400" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="482"><net_src comp="475" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="488"><net_src comp="357" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="409" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="490"><net_src comp="483" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="496"><net_src comp="361" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="421" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="498"><net_src comp="491" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="503"><net_src comp="425" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="499" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="510"><net_src comp="428" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="517"><net_src comp="431" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="513" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="523"><net_src comp="108" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="529"><net_src comp="114" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="534"><net_src comp="120" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="539"><net_src comp="126" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="544"><net_src comp="138" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="550"><net_src comp="206" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="555"><net_src comp="216" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="560"><net_src comp="226" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="565"><net_src comp="230" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="570"><net_src comp="233" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="575"><net_src comp="236" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="580"><net_src comp="268" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="586"><net_src comp="274" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="593"><net_src comp="282" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="600"><net_src comp="286" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="605"><net_src comp="292" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="297" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="614"><net_src comp="159" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="619"><net_src comp="172" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="624"><net_src comp="347" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="353" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="633"><net_src comp="357" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="638"><net_src comp="361" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="643"><net_src comp="179" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="650"><net_src comp="365" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="655"><net_src comp="400" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="660"><net_src comp="409" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="665"><net_src comp="421" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="670"><net_src comp="425" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="675"><net_src comp="428" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="680"><net_src comp="431" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="685"><net_src comp="471" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {5 14 15 16 17 18 19 }
 - Input state : 
	Port: dstout_loop_proc : mapchip_draw_xsize | {1 }
	Port: dstout_loop_proc : y | {1 }
	Port: dstout_loop_proc : frame_size | {1 }
	Port: dstout_loop_proc : dstout | {1 }
	Port: dstout_loop_proc : dst | {}
	Port: dstout_loop_proc : src_V1 | {6 7 }
	Port: dstout_loop_proc : dst_V2 | {7 8 }
	Port: dstout_loop_proc : crip | {1 }
	Port: dstout_loop_proc : alpha | {1 }
  - Chain level:
	State 1
	State 2
		mul_i_i70_i : 1
	State 3
	State 4
		add_ln329 : 1
		trunc_ln329_1 : 2
		sext_ln329 : 3
		dst_addr : 4
	State 5
	State 6
		add_ln83 : 1
		icmp_ln878 : 1
		br_ln83 : 2
		zext_ln83 : 1
		src_V1_addr : 2
		src_V : 3
	State 7
		src_g_V : 1
		dst_V : 1
		src_r_V : 1
		src_b_V : 1
		icmp_ln870 : 2
		icmp_ln870_1 : 2
		icmp_ln870_2 : 2
		and_ln29 : 3
		and_ln29_1 : 3
		zext_ln1345_1 : 2
		ret_8 : 3
		zext_ln1345_2 : 2
		ret_10 : 3
		zext_ln1345_3 : 2
		ret_12 : 3
	State 8
		dst_g_V_2 : 1
	State 9
		zext_ln1345 : 1
		zext_ln1497 : 1
		zext_ln1346 : 1
		ret_9 : 2
		zext_ln1346_1 : 3
		ret : 4
		zext_ln1346_2 : 1
		ret_11 : 2
		zext_ln1346_3 : 3
		ret_4 : 4
		zext_ln1346_4 : 1
		ret_13 : 1
		zext_ln1346_5 : 2
		ret_7 : 3
	State 10
		zext_ln1364 : 1
		mul_ln1364 : 2
		zext_ln1364_1 : 1
		mul_ln1364_1 : 2
		zext_ln1364_2 : 1
		mul_ln1364_2 : 2
	State 11
	State 12
	State 13
		dst_r_V : 1
		dst_b_V : 1
		dst_g_V : 1
		color_V : 2
		zext_ln27 : 3
	State 14
		write_ln329 : 1
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_236             |    0    |   165   |    50   |
|          |             ret_9_fu_395            |    0    |    0    |    41   |
|          |            ret_11_fu_404            |    0    |    0    |    41   |
|    mul   |            ret_13_fu_416            |    0    |    0    |    41   |
|          |              grp_fu_499             |    1    |    0    |    0    |
|          |              grp_fu_506             |    1    |    0    |    0    |
|          |              grp_fu_513             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|    add   |           add_ln329_fu_249          |    0    |    0    |    71   |
|          |           add_ln83_fu_286           |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln878_fu_292          |    0    |    0    |    18   |
|   icmp   |          icmp_ln870_fu_326          |    0    |    0    |    11   |
|          |         icmp_ln870_1_fu_331         |    0    |    0    |    11   |
|          |         icmp_ln870_2_fu_336         |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |             empty_fu_277            |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln29_fu_341           |    0    |    0    |    2    |
|          |          and_ln29_1_fu_347          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_475             |    1    |    0    |    0    |
|  muladd  |              grp_fu_483             |    1    |    0    |    0    |
|          |              grp_fu_491             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          | mapchip_draw_xsize_read_read_fu_108 |    0    |    0    |    0    |
|          |          y_read_read_fu_114         |    0    |    0    |    0    |
|   read   |     frame_size_read_read_fu_120     |    0    |    0    |    0    |
|          |       dstout_read_read_fu_126       |    0    |    0    |    0    |
|          |        crip_read_read_fu_132        |    0    |    0    |    0    |
|          |        alpha_read_read_fu_138       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_144        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln329_write_fu_150      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            crip_r_fu_206            |    0    |    0    |    0    |
|          |            crip_b_fu_216            |    0    |    0    |    0    |
|          |         trunc_ln329_1_fu_254        |    0    |    0    |    0    |
|          |            src_r_V_fu_306           |    0    |    0    |    0    |
|partselect|            src_b_V_fu_316           |    0    |    0    |    0    |
|          |           trunc_ln_fu_369           |    0    |    0    |    0    |
|          |               r_fu_382              |    0    |    0    |    0    |
|          |            dst_r_V_fu_434           |    0    |    0    |    0    |
|          |            dst_b_V_fu_443           |    0    |    0    |    0    |
|          |            dst_g_V_fu_452           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            crip_g_fu_226            |    0    |    0    |    0    |
|   trunc  |            src_g_V_fu_302           |    0    |    0    |    0    |
|          |           dst_g_V_2_fu_365          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           zext_ln71_fu_230          |    0    |    0    |    0    |
|          |       frame_size_cast_i_fu_233      |    0    |    0    |    0    |
|          |         alpha_cast_i_fu_274         |    0    |    0    |    0    |
|          |          zext_ln71_1_fu_282         |    0    |    0    |    0    |
|          |           zext_ln83_fu_297          |    0    |    0    |    0    |
|          |         zext_ln1345_1_fu_353        |    0    |    0    |    0    |
|          |         zext_ln1345_2_fu_357        |    0    |    0    |    0    |
|          |         zext_ln1345_3_fu_361        |    0    |    0    |    0    |
|   zext   |          zext_ln1345_fu_378         |    0    |    0    |    0    |
|          |          zext_ln1497_fu_391         |    0    |    0    |    0    |
|          |         zext_ln1346_1_fu_400        |    0    |    0    |    0    |
|          |         zext_ln1346_3_fu_409        |    0    |    0    |    0    |
|          |         zext_ln1345_4_fu_413        |    0    |    0    |    0    |
|          |         zext_ln1346_5_fu_421        |    0    |    0    |    0    |
|          |          zext_ln1364_fu_425         |    0    |    0    |    0    |
|          |         zext_ln1364_1_fu_428        |    0    |    0    |    0    |
|          |         zext_ln1364_2_fu_431        |    0    |    0    |    0    |
|          |           zext_ln27_fu_471          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln329_1_fu_242         |    0    |    0    |    0    |
|          |            color_V_fu_461           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |          sext_ln329_fu_264          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    6    |   165   |   346   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln83_reg_597       |   32   |
|      alpha_cast_i_reg_583     |   16   |
|       alpha_read_reg_541      |    8   |
|       and_ln29_1_reg_621      |    1   |
|       color_V_1_reg_196       |   32   |
|         crip_b_reg_552        |    8   |
|         crip_g_reg_557        |    8   |
|         crip_r_reg_547        |    8   |
|      dst_V2_addr_reg_616      |   10   |
|         dst_V_reg_640         |   32   |
|        dst_addr_reg_577       |   32   |
|       dst_g_V_2_reg_647       |    8   |
|      dstout_read_reg_536      |   64   |
|   frame_size_cast_i_reg_567   |   62   |
|    frame_size_read_reg_531    |   32   |
|       icmp_ln878_reg_602      |    1   |
|mapchip_draw_xsize_read_reg_520|   32   |
|      mul_i_i70_i_reg_572      |   62   |
|      src_V1_addr_reg_611      |   10   |
|           x_reg_185           |   32   |
|         y_read_reg_526        |   32   |
|     zext_ln1345_1_reg_625     |   16   |
|     zext_ln1345_2_reg_630     |   16   |
|     zext_ln1345_3_reg_635     |   16   |
|     zext_ln1346_1_reg_652     |   17   |
|     zext_ln1346_3_reg_657     |   17   |
|     zext_ln1346_5_reg_662     |   17   |
|     zext_ln1364_1_reg_672     |   35   |
|     zext_ln1364_2_reg_677     |   35   |
|      zext_ln1364_reg_667      |   35   |
|       zext_ln27_reg_682       |   32   |
|      zext_ln71_1_reg_590      |   16   |
|       zext_ln71_reg_562       |   62   |
|       zext_ln83_reg_606       |   64   |
+-------------------------------+--------+
|             Total             |   900  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_144 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_166  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_179  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_236      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_236      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_475      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_483      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_491      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_499      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_506      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_513      |  p0  |   2  |  17  |   34   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   344  || 17.8259 ||   105   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   165  |   346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   105  |
|  Register |    -   |    -   |   900  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   17   |  1065  |   451  |
+-----------+--------+--------+--------+--------+
