g++ -g -std=c++11 -I/home/wejiang/opt/xilinx/xrt/include -o host src/host.cpp -L/home/wejiang/opt/xilinx/xrt/lib -lxilinxopencl -pthread -lrt
Compiled Host Executable: host
mkdir -p ./xclbin
v++ -g -t hw --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --save-temps --config connectivity.cfg -c -k vadd --temp_dir ./_x.hw -o xclbin/vadd.hw.xo src/vadd.cpp
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/reports/vadd.hw
	Log files: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/logs/vadd.hw
Running Dispatch Server on port: 44111
INFO: [v++ 60-1548] Creating build summary session with primary output /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/xclbin/vadd.hw.xo.compile_summary, at Thu Mar 14 11:41:18 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Mar 14 11:41:18 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Thu Mar 14 11:41:19 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/vadd.hw/vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_70_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_347_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_347_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_329_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_329_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_136_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_161_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_92_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_92_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_92_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_92_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_92_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_92_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_92_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_92_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_190_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_23_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_147_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_147_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_432_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_432_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_413_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_413_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_136_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_143_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_152_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_152_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_67_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_5_VITIS_LOOP_90_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'VITIS_LOOP_89_5_VITIS_LOOP_90_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_219_3_VITIS_LOOP_220_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 28, loop 'VITIS_LOOP_219_3_VITIS_LOOP_220_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_217_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_217_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_137_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_119_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_119_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/reports/vadd.hw/system_estimate_vadd.hw.xtxt
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/xclbin/vadd.hw.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 21s
INFO: [v++ 60-1653] Closing dispatch client.
mkdir -p ./xclbin
v++ -g -t hw --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --save-temps --config connectivity.cfg -l --temp_dir ./_x.hw -o xclbin/vadd.hw.xclbin xclbin/vadd.hw.xo # 
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/reports/link
	Log files: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/logs/link
Running Dispatch Server on port: 40189
INFO: [v++ 60-1548] Creating build summary session with primary output /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/xclbin/vadd.hw.xclbin.link_summary, at Thu Mar 14 11:44:41 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Mar 14 11:44:41 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/reports/link/v++_link_vadd.hw_guidance.html', at Thu Mar 14 11:44:43 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:44:53] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/xclbin/vadd.hw.xo -keep --config /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int --temp_dir /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Mar 14 11:44:55 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/xclbin/vadd.hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:45:00] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/hw.hpfm -clkid 0 -ip /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:45:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.582 ; gain = 0.000 ; free physical = 93915 ; free virtual = 158381
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:45:09] cfgen started: /tools/Xilinx/Vitis/2022.1/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.query_vectors:DDR[3] -sp vadd_1.mem_keys:DDR[3] -sp vadd_1.db_vectors:DDR[2] -sp vadd_1.out_id_dist:DDR[1] -dmclkid 0 -r /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: query_vectors, sptag: DDR[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: mem_keys, sptag: DDR[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: db_vectors, sptag: DDR[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_id_dist, sptag: DDR[1]
INFO: [SYSTEM_LINK 82-37] [11:45:15] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2269.582 ; gain = 0.000 ; free physical = 92097 ; free virtual = 156710
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:45:15] cf2bd started: /tools/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.xsd --temp_dir /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link --output_dir /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:45:19] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2269.582 ; gain = 0.000 ; free physical = 89995 ; free virtual = 154772
INFO: [v++ 60-1441] [11:45:19] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2188.531 ; gain = 0.000 ; free physical = 90010 ; free virtual = 154792
INFO: [v++ 60-1443] [11:45:19] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int/sdsl.dat -rtd /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int/cf2sw.rtd -nofilter /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int/cf2sw_full.rtd -xclbin /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int/xclbin_orig.xml -o /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/graph-vector-search-on-FPGA/unit_tests/bloom_fetch_compute/bloom_fetch_compute_v1_multi_layer/_x.hw/link/run_link
make: *** [Makefile:82: xclbin/vadd.hw.xclbin] Interrupt
