#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  2 12:34:29 2023
# Process ID: 22716
# Current directory: D:/1111/DCCDL/final project/vivado/at_home
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25252 D:\1111\DCCDL\final project\vivado\at_home\at_home.xpr
# Log file: D:/1111/DCCDL/final project/vivado/at_home/vivado.log
# Journal file: D:/1111/DCCDL/final project/vivado/at_home\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/1111/DCCDL/final project/vivado/at_home/at_home.xpr}
update_compile_order -fileset sources_1
save_project_as at_lab {D:/1111/DCCDL/final project/vivado/at_lab} -force
import_files
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top stage_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
close_sim
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
run 500 ns
run 500 ns
relaunch_sim
relaunch_sim
save_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
close_sim
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
run 500 ns
run 500 ns
relaunch_sim
run 500 ns
run 500 ns
relaunch_sim
relaunch_sim
run 500 ns
relaunch_sim
relaunch_sim
run 500 ns
relaunch_sim
run 500 ns
relaunch_sim
run 500 ns
relaunch_sim
relaunch_sim
run 500 ns
relaunch_sim
run 500 ns
relaunch_sim
run 500 ns
relaunch_sim
