{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749038071018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749038071018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:54:30 2025 " "Processing started: Wed Jun 04 18:54:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749038071018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749038071018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MISP -c MISP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749038071018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749038071491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_param.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_param " "Found entity 1: flopr_param" {  } { { "flopr_param.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/flopr_param.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlunit " "Found entity 1: Controlunit" {  } { { "Controlunit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile32.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile32.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile32 " "Found entity 1: registerfile32" {  } { { "registerfile32.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/registerfile32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misp.v 1 1 " "Found 1 design units, including 1 entities, in source file misp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MISP " "Found entity 1: MISP" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071545 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decoder4.v(7) " "Verilog HDL Expression warning at decoder4.v(7): truncated literal to match 4 bits" {  } { { "decoder4.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/decoder4.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1749038071546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4 " "Found entity 1: decoder4" {  } { { "decoder4.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/decoder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file misp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MISP_tb " "Found entity 1: MISP_tb" {  } { { "MISP_tb.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "IF_ID_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "ID_EX_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Register " "Found entity 1: EX_MEM_Register" {  } { { "EX_MEM_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/EX_MEM_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "MEM_WB_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Pipeline " "Found entity 1: Datapath_Pipeline" {  } { { "Datapath_Pipeline.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/HazardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/gpio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749038071574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749038071574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749038071600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISP MISP:misp_inst " "Elaborating entity \"MISP\" for hierarchy \"MISP:misp_inst\"" {  } { { "Top.v" "misp_inst" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlunit MISP:misp_inst\|Controlunit:control_unit " "Elaborating entity \"Controlunit\" for hierarchy \"MISP:misp_inst\|Controlunit:control_unit\"" {  } { { "MISP.v" "control_unit" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite Controlunit.v(15) " "Verilog HDL or VHDL warning at Controlunit.v(15): object \"MemWrite\" assigned a value but never read" {  } { { "Controlunit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Controlunit.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1749038071605 "|Top|MISP:misp_inst|Controlunit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Pipeline MISP:misp_inst\|Datapath_Pipeline:datapath " "Elaborating entity \"Datapath_Pipeline\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\"" {  } { { "MISP.v" "datapath" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr_param MISP:misp_inst\|Datapath_Pipeline:datapath\|flopr_param:PC_reg " "Elaborating entity \"flopr_param\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|flopr_param:PC_reg\"" {  } { { "Datapath_Pipeline.v" "PC_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register MISP:misp_inst\|Datapath_Pipeline:datapath\|IF_ID_Register:IF_ID_reg " "Elaborating entity \"IF_ID_Register\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|IF_ID_Register:IF_ID_reg\"" {  } { { "Datapath_Pipeline.v" "IF_ID_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile32 MISP:misp_inst\|Datapath_Pipeline:datapath\|registerfile32:regfile " "Elaborating entity \"registerfile32\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|registerfile32:regfile\"" {  } { { "Datapath_Pipeline.v" "regfile" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext MISP:misp_inst\|Datapath_Pipeline:datapath\|signext:sign_extend " "Elaborating entity \"signext\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|signext:sign_extend\"" {  } { { "Datapath_Pipeline.v" "sign_extend" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit MISP:misp_inst\|Datapath_Pipeline:datapath\|HazardUnit:hazard_unit " "Elaborating entity \"HazardUnit\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|HazardUnit:hazard_unit\"" {  } { { "Datapath_Pipeline.v" "hazard_unit" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register MISP:misp_inst\|Datapath_Pipeline:datapath\|ID_EX_Register:ID_EX_reg " "Elaborating entity \"ID_EX_Register\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|ID_EX_Register:ID_EX_reg\"" {  } { { "Datapath_Pipeline.v" "ID_EX_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit MISP:misp_inst\|Datapath_Pipeline:datapath\|ForwardingUnit:forward_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|ForwardingUnit:forward_unit\"" {  } { { "Datapath_Pipeline.v" "forward_unit" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 MISP:misp_inst\|Datapath_Pipeline:datapath\|alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|alu32:alu\"" {  } { { "Datapath_Pipeline.v" "alu" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 MISP:misp_inst\|Datapath_Pipeline:datapath\|sl2:branch_shift " "Elaborating entity \"sl2\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|sl2:branch_shift\"" {  } { { "Datapath_Pipeline.v" "branch_shift" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Register MISP:misp_inst\|Datapath_Pipeline:datapath\|EX_MEM_Register:EX_MEM_reg " "Elaborating entity \"EX_MEM_Register\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|EX_MEM_Register:EX_MEM_reg\"" {  } { { "Datapath_Pipeline.v" "EX_MEM_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register MISP:misp_inst\|Datapath_Pipeline:datapath\|MEM_WB_Register:MEM_WB_reg " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"MISP:misp_inst\|Datapath_Pipeline:datapath\|MEM_WB_Register:MEM_WB_reg\"" {  } { { "Datapath_Pipeline.v" "MEM_WB_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram MISP:misp_inst\|ram:dmem " "Elaborating entity \"ram\" for hierarchy \"MISP:misp_inst\|ram:dmem\"" {  } { { "MISP.v" "dmem" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom MISP:misp_inst\|rom:imem " "Elaborating entity \"rom\" for hierarchy \"MISP:misp_inst\|rom:imem\"" {  } { { "MISP.v" "imem" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071641 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 63 rom.v(8) " "Verilog HDL warning at rom.v(8): number of words (12) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1749038071641 "|Top|MISP:misp_inst|rom:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom.v(5) " "Net \"mem.data_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749038071641 "|Top|MISP:misp_inst|rom:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom.v(5) " "Net \"mem.waddr_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749038071641 "|Top|MISP:misp_inst|rom:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom.v(5) " "Net \"mem.we_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749038071641 "|Top|MISP:misp_inst|rom:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus_inst " "Elaborating entity \"bus\" for hierarchy \"bus:bus_inst\"" {  } { { "Top.v" "bus_inst" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio_inst " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio_inst\"" {  } { { "Top.v" "gpio_inst" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_inst " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_inst\"" {  } { { "Top.v" "pwm_inst" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749038071646 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_WRITE_LOGIC_IS_ASYNCHRONOUS" "MISP:misp_inst\|ram:dmem\|mem " "RAM logic \"MISP:misp_inst\|ram:dmem\|mem\" is uninferred due to asynchronous write logic" {  } { { "ram.v" "mem" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ram.v" 13 -1 0 } }  } 0 276016 "RAM logic \"%1!s!\" is uninferred due to asynchronous write logic" 0 0 "Quartus II" 0 -1 1749038072376 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1749038072376 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/Verilog/FinalLab/db/MISP.ram0_rom_1d582.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/Verilog/FinalLab/db/MISP.ram0_rom_1d582.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1749038072379 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[0\] GND " "Pin \"gpioOut\[0\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[1\] GND " "Pin \"gpioOut\[1\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[2\] GND " "Pin \"gpioOut\[2\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[3\] GND " "Pin \"gpioOut\[3\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[4\] GND " "Pin \"gpioOut\[4\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[5\] GND " "Pin \"gpioOut\[5\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[6\] GND " "Pin \"gpioOut\[6\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[7\] GND " "Pin \"gpioOut\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[8\] GND " "Pin \"gpioOut\[8\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[9\] GND " "Pin \"gpioOut\[9\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[10\] GND " "Pin \"gpioOut\[10\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[11\] GND " "Pin \"gpioOut\[11\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[12\] GND " "Pin \"gpioOut\[12\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[13\] GND " "Pin \"gpioOut\[13\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[14\] GND " "Pin \"gpioOut\[14\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpioOut\[15\] GND " "Pin \"gpioOut\[15\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|gpioOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pwmOut GND " "Pin \"pwmOut\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749038073004 "|Top|pwmOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749038073004 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1398 " "1398 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1749038073014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749038073147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073147 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[0\] " "No output dependent on input pin \"gpioIn\[0\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[1\] " "No output dependent on input pin \"gpioIn\[1\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[2\] " "No output dependent on input pin \"gpioIn\[2\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[3\] " "No output dependent on input pin \"gpioIn\[3\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[4\] " "No output dependent on input pin \"gpioIn\[4\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[5\] " "No output dependent on input pin \"gpioIn\[5\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[6\] " "No output dependent on input pin \"gpioIn\[6\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[7\] " "No output dependent on input pin \"gpioIn\[7\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[8\] " "No output dependent on input pin \"gpioIn\[8\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[9\] " "No output dependent on input pin \"gpioIn\[9\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[10\] " "No output dependent on input pin \"gpioIn\[10\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[11\] " "No output dependent on input pin \"gpioIn\[11\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[12\] " "No output dependent on input pin \"gpioIn\[12\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[13\] " "No output dependent on input pin \"gpioIn\[13\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[14\] " "No output dependent on input pin \"gpioIn\[14\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpioIn\[15\] " "No output dependent on input pin \"gpioIn\[15\]\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|gpioIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749038073186 "|Top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749038073186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749038073187 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749038073187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749038073187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749038073223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:54:33 2025 " "Processing ended: Wed Jun 04 18:54:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749038073223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749038073223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749038073223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749038073223 ""}
