

================================================================
== Vitis HLS Report for 'matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4'
================================================================
* Date:           Sun Nov  3 23:06:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_op_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      325|      325|  3.250 us|  3.250 us|  325|  325|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3_VITIS_LOOP_35_4  |      323|      323|        69|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 1
  Pipeline-0 : II = 1, D = 69, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 72 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 73 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 74 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten70"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i9 %indvar_flatten70" [Matmul_op.cpp:34]   --->   Operation 79 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.77ns)   --->   "%icmp_ln34 = icmp_eq  i9 %indvar_flatten70_load, i9 256" [Matmul_op.cpp:34]   --->   Operation 80 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %indvar_flatten70_load, i9 1" [Matmul_op.cpp:34]   --->   Operation 81 'add' 'add_ln34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc58, void %VITIS_LOOP_47_6.exitStub" [Matmul_op.cpp:34]   --->   Operation 82 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [Matmul_op.cpp:35]   --->   Operation 83 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1" [Matmul_op.cpp:34]   --->   Operation 84 'load' 'i_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.78ns)   --->   "%icmp_ln35 = icmp_eq  i5 %j_load, i5 16" [Matmul_op.cpp:35]   --->   Operation 85 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i5 0, i5 %j_load" [Matmul_op.cpp:34]   --->   Operation 86 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln34_1 = add i5 %i_1_load, i5 1" [Matmul_op.cpp:34]   --->   Operation 87 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.41ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i5 %add_ln34_1, i5 %i_1_load" [Matmul_op.cpp:34]   --->   Operation 88 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %select_ln34_1" [Matmul_op.cpp:34]   --->   Operation 89 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%A_local_addr = getelementptr i32 %A_local, i64 0, i64 %zext_ln34" [Matmul_op.cpp:40]   --->   Operation 90 'getelementptr' 'A_local_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.67ns)   --->   "%A_local_load = load i4 %A_local_addr" [Matmul_op.cpp:34]   --->   Operation 91 'load' 'A_local_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln34" [Matmul_op.cpp:35]   --->   Operation 92 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %select_ln34" [Matmul_op.cpp:36]   --->   Operation 93 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%B_local_addr = getelementptr i32 %B_local, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 94 'getelementptr' 'B_local_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.67ns)   --->   "%B_local_load = load i4 %B_local_addr" [Matmul_op.cpp:40]   --->   Operation 95 'load' 'B_local_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (0.74ns)   --->   "%switch_ln42 = switch i4 %trunc_ln36, void %arrayidx543.case.15, i4 0, void %arrayidx543.case.0, i4 1, void %arrayidx543.case.1, i4 2, void %arrayidx543.case.2, i4 3, void %arrayidx543.case.3, i4 4, void %arrayidx543.case.4, i4 5, void %arrayidx543.case.5, i4 6, void %arrayidx543.case.6, i4 7, void %arrayidx543.case.7, i4 8, void %arrayidx543.case.8, i4 9, void %arrayidx543.case.9, i4 10, void %arrayidx543.case.10, i4 11, void %arrayidx543.case.11, i4 12, void %arrayidx543.case.12, i4 13, void %arrayidx543.case.13, i4 14, void %arrayidx543.case.14" [Matmul_op.cpp:42]   --->   Operation 96 'switch' 'switch_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.74>
ST_1 : Operation 97 [1/1] (0.78ns)   --->   "%add_ln35 = add i5 %select_ln34, i5 1" [Matmul_op.cpp:35]   --->   Operation 97 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln35 = store i9 %add_ln34, i9 %indvar_flatten70" [Matmul_op.cpp:35]   --->   Operation 98 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 %select_ln34_1, i5 %i_1" [Matmul_op.cpp:35]   --->   Operation 99 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 %add_ln35, i5 %j" [Matmul_op.cpp:35]   --->   Operation 100 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc48" [Matmul_op.cpp:35]   --->   Operation 101 'br' 'br_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 102 [1/2] (0.67ns)   --->   "%A_local_load = load i4 %A_local_addr" [Matmul_op.cpp:34]   --->   Operation 102 'load' 'A_local_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 103 [1/2] (0.67ns)   --->   "%B_local_load = load i4 %B_local_addr" [Matmul_op.cpp:40]   --->   Operation 103 'load' 'B_local_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (0.48ns)   --->   Input mux for Operation 104 '%mul = fmul i32 %A_local_load, i32 %B_local_load'
ST_3 : Operation 104 [3/3] (6.52ns)   --->   "%mul = fmul i32 %A_local_load, i32 %B_local_load" [Matmul_op.cpp:40]   --->   Operation 104 'fmul' 'mul' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 105 [2/3] (7.01ns)   --->   "%mul = fmul i32 %A_local_load, i32 %B_local_load" [Matmul_op.cpp:40]   --->   Operation 105 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%A_local_1_addr = getelementptr i32 %A_local_1, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 106 'getelementptr' 'A_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (0.67ns)   --->   "%A_local_1_load = load i4 %A_local_1_addr" [Matmul_op.cpp:34]   --->   Operation 107 'load' 'A_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 108 [1/3] (7.01ns)   --->   "%mul = fmul i32 %A_local_load, i32 %B_local_load" [Matmul_op.cpp:40]   --->   Operation 108 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%B_local_1_addr = getelementptr i32 %B_local_1, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 109 'getelementptr' 'B_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (0.67ns)   --->   "%B_local_1_load = load i4 %B_local_1_addr" [Matmul_op.cpp:40]   --->   Operation 110 'load' 'B_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 111 [1/2] (0.67ns)   --->   "%A_local_1_load = load i4 %A_local_1_addr" [Matmul_op.cpp:34]   --->   Operation 111 'load' 'A_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : [1/1] (0.48ns)   --->   Input mux for Operation 112 '%sum = fadd i32 %mul, i32 0'
ST_6 : Operation 112 [4/4] (5.94ns)   --->   "%sum = fadd i32 %mul, i32 0" [Matmul_op.cpp:40]   --->   Operation 112 'fadd' 'sum' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (0.67ns)   --->   "%B_local_1_load = load i4 %B_local_1_addr" [Matmul_op.cpp:40]   --->   Operation 113 'load' 'B_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 114 [3/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [Matmul_op.cpp:40]   --->   Operation 114 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.48ns)   --->   Input mux for Operation 115 '%mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load'
ST_7 : Operation 115 [3/3] (6.52ns)   --->   "%mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load" [Matmul_op.cpp:40]   --->   Operation 115 'fmul' 'mul_1' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 116 [2/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [Matmul_op.cpp:40]   --->   Operation 116 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load" [Matmul_op.cpp:40]   --->   Operation 117 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%A_local_2_addr = getelementptr i32 %A_local_2, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 118 'getelementptr' 'A_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (0.67ns)   --->   "%A_local_2_load = load i4 %A_local_2_addr" [Matmul_op.cpp:34]   --->   Operation 119 'load' 'A_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 120 [1/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [Matmul_op.cpp:40]   --->   Operation 120 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load" [Matmul_op.cpp:40]   --->   Operation 121 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%B_local_2_addr = getelementptr i32 %B_local_2, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 122 'getelementptr' 'B_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (0.67ns)   --->   "%B_local_2_load = load i4 %B_local_2_addr" [Matmul_op.cpp:40]   --->   Operation 123 'load' 'B_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 124 [1/2] (0.67ns)   --->   "%A_local_2_load = load i4 %A_local_2_addr" [Matmul_op.cpp:34]   --->   Operation 124 'load' 'A_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : [1/1] (0.48ns)   --->   Input mux for Operation 125 '%sum_1 = fadd i32 %sum, i32 %mul_1'
ST_10 : Operation 125 [4/4] (5.94ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [Matmul_op.cpp:40]   --->   Operation 125 'fadd' 'sum_1' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/2] (0.67ns)   --->   "%B_local_2_load = load i4 %B_local_2_addr" [Matmul_op.cpp:40]   --->   Operation 126 'load' 'B_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 127 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [Matmul_op.cpp:40]   --->   Operation 127 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.48ns)   --->   Input mux for Operation 128 '%mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load'
ST_11 : Operation 128 [3/3] (6.52ns)   --->   "%mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load" [Matmul_op.cpp:40]   --->   Operation 128 'fmul' 'mul_2' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 129 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [Matmul_op.cpp:40]   --->   Operation 129 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load" [Matmul_op.cpp:40]   --->   Operation 130 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%A_local_3_addr = getelementptr i32 %A_local_3, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 131 'getelementptr' 'A_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (0.67ns)   --->   "%A_local_3_load = load i4 %A_local_3_addr" [Matmul_op.cpp:34]   --->   Operation 132 'load' 'A_local_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 133 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [Matmul_op.cpp:40]   --->   Operation 133 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load" [Matmul_op.cpp:40]   --->   Operation 134 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%B_local_3_addr = getelementptr i32 %B_local_3, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 135 'getelementptr' 'B_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [2/2] (0.67ns)   --->   "%B_local_3_load = load i4 %B_local_3_addr" [Matmul_op.cpp:40]   --->   Operation 136 'load' 'B_local_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 137 [1/2] (0.67ns)   --->   "%A_local_3_load = load i4 %A_local_3_addr" [Matmul_op.cpp:34]   --->   Operation 137 'load' 'A_local_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : [1/1] (0.48ns)   --->   Input mux for Operation 138 '%sum_2 = fadd i32 %sum_1, i32 %mul_2'
ST_14 : Operation 138 [4/4] (5.94ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [Matmul_op.cpp:40]   --->   Operation 138 'fadd' 'sum_2' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (0.67ns)   --->   "%B_local_3_load = load i4 %B_local_3_addr" [Matmul_op.cpp:40]   --->   Operation 139 'load' 'B_local_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 140 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [Matmul_op.cpp:40]   --->   Operation 140 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.48ns)   --->   Input mux for Operation 141 '%mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load'
ST_15 : Operation 141 [3/3] (6.52ns)   --->   "%mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load" [Matmul_op.cpp:40]   --->   Operation 141 'fmul' 'mul_3' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 142 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [Matmul_op.cpp:40]   --->   Operation 142 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load" [Matmul_op.cpp:40]   --->   Operation 143 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%A_local_4_addr = getelementptr i32 %A_local_4, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 144 'getelementptr' 'A_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (0.67ns)   --->   "%A_local_4_load = load i4 %A_local_4_addr" [Matmul_op.cpp:34]   --->   Operation 145 'load' 'A_local_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 146 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [Matmul_op.cpp:40]   --->   Operation 146 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load" [Matmul_op.cpp:40]   --->   Operation 147 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%B_local_4_addr = getelementptr i32 %B_local_4, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 148 'getelementptr' 'B_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [2/2] (0.67ns)   --->   "%B_local_4_load = load i4 %B_local_4_addr" [Matmul_op.cpp:40]   --->   Operation 149 'load' 'B_local_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 150 [1/2] (0.67ns)   --->   "%A_local_4_load = load i4 %A_local_4_addr" [Matmul_op.cpp:34]   --->   Operation 150 'load' 'A_local_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : [1/1] (0.48ns)   --->   Input mux for Operation 151 '%sum_3 = fadd i32 %sum_2, i32 %mul_3'
ST_18 : Operation 151 [4/4] (5.94ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [Matmul_op.cpp:40]   --->   Operation 151 'fadd' 'sum_3' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/2] (0.67ns)   --->   "%B_local_4_load = load i4 %B_local_4_addr" [Matmul_op.cpp:40]   --->   Operation 152 'load' 'B_local_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 153 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [Matmul_op.cpp:40]   --->   Operation 153 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.48ns)   --->   Input mux for Operation 154 '%mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load'
ST_19 : Operation 154 [3/3] (6.52ns)   --->   "%mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load" [Matmul_op.cpp:40]   --->   Operation 154 'fmul' 'mul_4' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 155 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [Matmul_op.cpp:40]   --->   Operation 155 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load" [Matmul_op.cpp:40]   --->   Operation 156 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%A_local_5_addr = getelementptr i32 %A_local_5, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 157 'getelementptr' 'A_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [2/2] (0.67ns)   --->   "%A_local_5_load = load i4 %A_local_5_addr" [Matmul_op.cpp:34]   --->   Operation 158 'load' 'A_local_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 159 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [Matmul_op.cpp:40]   --->   Operation 159 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load" [Matmul_op.cpp:40]   --->   Operation 160 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%B_local_5_addr = getelementptr i32 %B_local_5, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 161 'getelementptr' 'B_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [2/2] (0.67ns)   --->   "%B_local_5_load = load i4 %B_local_5_addr" [Matmul_op.cpp:40]   --->   Operation 162 'load' 'B_local_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 163 [1/2] (0.67ns)   --->   "%A_local_5_load = load i4 %A_local_5_addr" [Matmul_op.cpp:34]   --->   Operation 163 'load' 'A_local_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : [1/1] (0.48ns)   --->   Input mux for Operation 164 '%sum_4 = fadd i32 %sum_3, i32 %mul_4'
ST_22 : Operation 164 [4/4] (5.94ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [Matmul_op.cpp:40]   --->   Operation 164 'fadd' 'sum_4' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/2] (0.67ns)   --->   "%B_local_5_load = load i4 %B_local_5_addr" [Matmul_op.cpp:40]   --->   Operation 165 'load' 'B_local_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 166 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [Matmul_op.cpp:40]   --->   Operation 166 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.48ns)   --->   Input mux for Operation 167 '%mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load'
ST_23 : Operation 167 [3/3] (6.52ns)   --->   "%mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load" [Matmul_op.cpp:40]   --->   Operation 167 'fmul' 'mul_5' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 168 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [Matmul_op.cpp:40]   --->   Operation 168 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load" [Matmul_op.cpp:40]   --->   Operation 169 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%A_local_6_addr = getelementptr i32 %A_local_6, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 170 'getelementptr' 'A_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [2/2] (0.67ns)   --->   "%A_local_6_load = load i4 %A_local_6_addr" [Matmul_op.cpp:34]   --->   Operation 171 'load' 'A_local_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 172 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [Matmul_op.cpp:40]   --->   Operation 172 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load" [Matmul_op.cpp:40]   --->   Operation 173 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%B_local_6_addr = getelementptr i32 %B_local_6, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 174 'getelementptr' 'B_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [2/2] (0.67ns)   --->   "%B_local_6_load = load i4 %B_local_6_addr" [Matmul_op.cpp:40]   --->   Operation 175 'load' 'B_local_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 176 [1/2] (0.67ns)   --->   "%A_local_6_load = load i4 %A_local_6_addr" [Matmul_op.cpp:34]   --->   Operation 176 'load' 'A_local_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_26 : [1/1] (0.48ns)   --->   Input mux for Operation 177 '%sum_5 = fadd i32 %sum_4, i32 %mul_5'
ST_26 : Operation 177 [4/4] (5.94ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [Matmul_op.cpp:40]   --->   Operation 177 'fadd' 'sum_5' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [1/2] (0.67ns)   --->   "%B_local_6_load = load i4 %B_local_6_addr" [Matmul_op.cpp:40]   --->   Operation 178 'load' 'B_local_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 179 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [Matmul_op.cpp:40]   --->   Operation 179 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.48ns)   --->   Input mux for Operation 180 '%mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load'
ST_27 : Operation 180 [3/3] (6.52ns)   --->   "%mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load" [Matmul_op.cpp:40]   --->   Operation 180 'fmul' 'mul_6' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 181 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [Matmul_op.cpp:40]   --->   Operation 181 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load" [Matmul_op.cpp:40]   --->   Operation 182 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%A_local_7_addr = getelementptr i32 %A_local_7, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 183 'getelementptr' 'A_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [2/2] (0.67ns)   --->   "%A_local_7_load = load i4 %A_local_7_addr" [Matmul_op.cpp:34]   --->   Operation 184 'load' 'A_local_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 185 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [Matmul_op.cpp:40]   --->   Operation 185 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load" [Matmul_op.cpp:40]   --->   Operation 186 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%B_local_7_addr = getelementptr i32 %B_local_7, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 187 'getelementptr' 'B_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [2/2] (0.67ns)   --->   "%B_local_7_load = load i4 %B_local_7_addr" [Matmul_op.cpp:40]   --->   Operation 188 'load' 'B_local_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 189 [1/2] (0.67ns)   --->   "%A_local_7_load = load i4 %A_local_7_addr" [Matmul_op.cpp:34]   --->   Operation 189 'load' 'A_local_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : [1/1] (0.48ns)   --->   Input mux for Operation 190 '%sum_6 = fadd i32 %sum_5, i32 %mul_6'
ST_30 : Operation 190 [4/4] (5.94ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [Matmul_op.cpp:40]   --->   Operation 190 'fadd' 'sum_6' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [1/2] (0.67ns)   --->   "%B_local_7_load = load i4 %B_local_7_addr" [Matmul_op.cpp:40]   --->   Operation 191 'load' 'B_local_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 192 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [Matmul_op.cpp:40]   --->   Operation 192 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (0.48ns)   --->   Input mux for Operation 193 '%mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load'
ST_31 : Operation 193 [3/3] (6.52ns)   --->   "%mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load" [Matmul_op.cpp:40]   --->   Operation 193 'fmul' 'mul_7' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 194 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [Matmul_op.cpp:40]   --->   Operation 194 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load" [Matmul_op.cpp:40]   --->   Operation 195 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%A_local_8_addr = getelementptr i32 %A_local_8, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 196 'getelementptr' 'A_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [2/2] (0.67ns)   --->   "%A_local_8_load = load i4 %A_local_8_addr" [Matmul_op.cpp:34]   --->   Operation 197 'load' 'A_local_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 198 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [Matmul_op.cpp:40]   --->   Operation 198 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 199 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load" [Matmul_op.cpp:40]   --->   Operation 199 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%B_local_8_addr = getelementptr i32 %B_local_8, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 200 'getelementptr' 'B_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [2/2] (0.67ns)   --->   "%B_local_8_load = load i4 %B_local_8_addr" [Matmul_op.cpp:40]   --->   Operation 201 'load' 'B_local_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 202 [1/2] (0.67ns)   --->   "%A_local_8_load = load i4 %A_local_8_addr" [Matmul_op.cpp:34]   --->   Operation 202 'load' 'A_local_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : [1/1] (0.48ns)   --->   Input mux for Operation 203 '%sum_7 = fadd i32 %sum_6, i32 %mul_7'
ST_34 : Operation 203 [4/4] (5.94ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [Matmul_op.cpp:40]   --->   Operation 203 'fadd' 'sum_7' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [1/2] (0.67ns)   --->   "%B_local_8_load = load i4 %B_local_8_addr" [Matmul_op.cpp:40]   --->   Operation 204 'load' 'B_local_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 205 [3/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [Matmul_op.cpp:40]   --->   Operation 205 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (0.48ns)   --->   Input mux for Operation 206 '%mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load'
ST_35 : Operation 206 [3/3] (6.52ns)   --->   "%mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load" [Matmul_op.cpp:40]   --->   Operation 206 'fmul' 'mul_8' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 207 [2/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [Matmul_op.cpp:40]   --->   Operation 207 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 208 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load" [Matmul_op.cpp:40]   --->   Operation 208 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%A_local_9_addr = getelementptr i32 %A_local_9, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 209 'getelementptr' 'A_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 210 [2/2] (0.67ns)   --->   "%A_local_9_load = load i4 %A_local_9_addr" [Matmul_op.cpp:34]   --->   Operation 210 'load' 'A_local_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_37 : Operation 211 [1/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [Matmul_op.cpp:40]   --->   Operation 211 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 212 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load" [Matmul_op.cpp:40]   --->   Operation 212 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%B_local_9_addr = getelementptr i32 %B_local_9, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 213 'getelementptr' 'B_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 214 [2/2] (0.67ns)   --->   "%B_local_9_load = load i4 %B_local_9_addr" [Matmul_op.cpp:40]   --->   Operation 214 'load' 'B_local_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 215 [1/2] (0.67ns)   --->   "%A_local_9_load = load i4 %A_local_9_addr" [Matmul_op.cpp:34]   --->   Operation 215 'load' 'A_local_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : [1/1] (0.48ns)   --->   Input mux for Operation 216 '%sum_8 = fadd i32 %sum_7, i32 %mul_8'
ST_38 : Operation 216 [4/4] (5.94ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [Matmul_op.cpp:40]   --->   Operation 216 'fadd' 'sum_8' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 217 [1/2] (0.67ns)   --->   "%B_local_9_load = load i4 %B_local_9_addr" [Matmul_op.cpp:40]   --->   Operation 217 'load' 'B_local_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 218 [3/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [Matmul_op.cpp:40]   --->   Operation 218 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.48ns)   --->   Input mux for Operation 219 '%mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load'
ST_39 : Operation 219 [3/3] (6.52ns)   --->   "%mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load" [Matmul_op.cpp:40]   --->   Operation 219 'fmul' 'mul_9' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 220 [2/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [Matmul_op.cpp:40]   --->   Operation 220 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 221 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load" [Matmul_op.cpp:40]   --->   Operation 221 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 222 [1/1] (0.00ns)   --->   "%A_local_10_addr = getelementptr i32 %A_local_10, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 222 'getelementptr' 'A_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 223 [2/2] (0.67ns)   --->   "%A_local_10_load = load i4 %A_local_10_addr" [Matmul_op.cpp:34]   --->   Operation 223 'load' 'A_local_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 224 [1/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [Matmul_op.cpp:40]   --->   Operation 224 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 225 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load" [Matmul_op.cpp:40]   --->   Operation 225 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 226 [1/1] (0.00ns)   --->   "%B_local_10_addr = getelementptr i32 %B_local_10, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 226 'getelementptr' 'B_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 227 [2/2] (0.67ns)   --->   "%B_local_10_load = load i4 %B_local_10_addr" [Matmul_op.cpp:40]   --->   Operation 227 'load' 'B_local_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 228 [1/2] (0.67ns)   --->   "%A_local_10_load = load i4 %A_local_10_addr" [Matmul_op.cpp:34]   --->   Operation 228 'load' 'A_local_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : [1/1] (0.48ns)   --->   Input mux for Operation 229 '%sum_9 = fadd i32 %sum_8, i32 %mul_9'
ST_42 : Operation 229 [4/4] (5.94ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [Matmul_op.cpp:40]   --->   Operation 229 'fadd' 'sum_9' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 230 [1/2] (0.67ns)   --->   "%B_local_10_load = load i4 %B_local_10_addr" [Matmul_op.cpp:40]   --->   Operation 230 'load' 'B_local_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 231 [3/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [Matmul_op.cpp:40]   --->   Operation 231 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (0.48ns)   --->   Input mux for Operation 232 '%mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load'
ST_43 : Operation 232 [3/3] (6.52ns)   --->   "%mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load" [Matmul_op.cpp:40]   --->   Operation 232 'fmul' 'mul_s' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 233 [2/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [Matmul_op.cpp:40]   --->   Operation 233 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 234 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load" [Matmul_op.cpp:40]   --->   Operation 234 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 235 [1/1] (0.00ns)   --->   "%A_local_11_addr = getelementptr i32 %A_local_11, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 235 'getelementptr' 'A_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 236 [2/2] (0.67ns)   --->   "%A_local_11_load = load i4 %A_local_11_addr" [Matmul_op.cpp:34]   --->   Operation 236 'load' 'A_local_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 237 [1/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [Matmul_op.cpp:40]   --->   Operation 237 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 238 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load" [Matmul_op.cpp:40]   --->   Operation 238 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 239 [1/1] (0.00ns)   --->   "%B_local_11_addr = getelementptr i32 %B_local_11, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 239 'getelementptr' 'B_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 240 [2/2] (0.67ns)   --->   "%B_local_11_load = load i4 %B_local_11_addr" [Matmul_op.cpp:40]   --->   Operation 240 'load' 'B_local_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 241 [1/2] (0.67ns)   --->   "%A_local_11_load = load i4 %A_local_11_addr" [Matmul_op.cpp:34]   --->   Operation 241 'load' 'A_local_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : [1/1] (0.48ns)   --->   Input mux for Operation 242 '%sum_10 = fadd i32 %sum_9, i32 %mul_s'
ST_46 : Operation 242 [4/4] (5.94ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [Matmul_op.cpp:40]   --->   Operation 242 'fadd' 'sum_10' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 243 [1/2] (0.67ns)   --->   "%B_local_11_load = load i4 %B_local_11_addr" [Matmul_op.cpp:40]   --->   Operation 243 'load' 'B_local_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 244 [3/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [Matmul_op.cpp:40]   --->   Operation 244 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (0.48ns)   --->   Input mux for Operation 245 '%mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load'
ST_47 : Operation 245 [3/3] (6.52ns)   --->   "%mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load" [Matmul_op.cpp:40]   --->   Operation 245 'fmul' 'mul_10' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 246 [2/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [Matmul_op.cpp:40]   --->   Operation 246 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 247 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load" [Matmul_op.cpp:40]   --->   Operation 247 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%A_local_12_addr = getelementptr i32 %A_local_12, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 248 'getelementptr' 'A_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 249 [2/2] (0.67ns)   --->   "%A_local_12_load = load i4 %A_local_12_addr" [Matmul_op.cpp:34]   --->   Operation 249 'load' 'A_local_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 250 [1/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [Matmul_op.cpp:40]   --->   Operation 250 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 251 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load" [Matmul_op.cpp:40]   --->   Operation 251 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%B_local_12_addr = getelementptr i32 %B_local_12, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 252 'getelementptr' 'B_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [2/2] (0.67ns)   --->   "%B_local_12_load = load i4 %B_local_12_addr" [Matmul_op.cpp:40]   --->   Operation 253 'load' 'B_local_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 254 [1/2] (0.67ns)   --->   "%A_local_12_load = load i4 %A_local_12_addr" [Matmul_op.cpp:34]   --->   Operation 254 'load' 'A_local_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : [1/1] (0.48ns)   --->   Input mux for Operation 255 '%sum_11 = fadd i32 %sum_10, i32 %mul_10'
ST_50 : Operation 255 [4/4] (5.94ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [Matmul_op.cpp:40]   --->   Operation 255 'fadd' 'sum_11' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 256 [1/2] (0.67ns)   --->   "%B_local_12_load = load i4 %B_local_12_addr" [Matmul_op.cpp:40]   --->   Operation 256 'load' 'B_local_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 257 [3/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [Matmul_op.cpp:40]   --->   Operation 257 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (0.48ns)   --->   Input mux for Operation 258 '%mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load'
ST_51 : Operation 258 [3/3] (6.52ns)   --->   "%mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load" [Matmul_op.cpp:40]   --->   Operation 258 'fmul' 'mul_11' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 259 [2/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [Matmul_op.cpp:40]   --->   Operation 259 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load" [Matmul_op.cpp:40]   --->   Operation 260 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 261 [1/1] (0.00ns)   --->   "%A_local_13_addr = getelementptr i32 %A_local_13, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 261 'getelementptr' 'A_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 262 [2/2] (0.67ns)   --->   "%A_local_13_load = load i4 %A_local_13_addr" [Matmul_op.cpp:34]   --->   Operation 262 'load' 'A_local_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 263 [1/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [Matmul_op.cpp:40]   --->   Operation 263 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 264 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load" [Matmul_op.cpp:40]   --->   Operation 264 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 265 [1/1] (0.00ns)   --->   "%B_local_13_addr = getelementptr i32 %B_local_13, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 265 'getelementptr' 'B_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 266 [2/2] (0.67ns)   --->   "%B_local_13_load = load i4 %B_local_13_addr" [Matmul_op.cpp:40]   --->   Operation 266 'load' 'B_local_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 267 [1/2] (0.67ns)   --->   "%A_local_13_load = load i4 %A_local_13_addr" [Matmul_op.cpp:34]   --->   Operation 267 'load' 'A_local_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : [1/1] (0.48ns)   --->   Input mux for Operation 268 '%sum_12 = fadd i32 %sum_11, i32 %mul_11'
ST_54 : Operation 268 [4/4] (5.94ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [Matmul_op.cpp:40]   --->   Operation 268 'fadd' 'sum_12' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 269 [1/2] (0.67ns)   --->   "%B_local_13_load = load i4 %B_local_13_addr" [Matmul_op.cpp:40]   --->   Operation 269 'load' 'B_local_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 270 [3/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [Matmul_op.cpp:40]   --->   Operation 270 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (0.48ns)   --->   Input mux for Operation 271 '%mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load'
ST_55 : Operation 271 [3/3] (6.52ns)   --->   "%mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load" [Matmul_op.cpp:40]   --->   Operation 271 'fmul' 'mul_12' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 272 [2/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [Matmul_op.cpp:40]   --->   Operation 272 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 273 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load" [Matmul_op.cpp:40]   --->   Operation 273 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 274 [1/1] (0.00ns)   --->   "%A_local_14_addr = getelementptr i32 %A_local_14, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 274 'getelementptr' 'A_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 275 [2/2] (0.67ns)   --->   "%A_local_14_load = load i4 %A_local_14_addr" [Matmul_op.cpp:34]   --->   Operation 275 'load' 'A_local_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 276 [1/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [Matmul_op.cpp:40]   --->   Operation 276 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 277 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load" [Matmul_op.cpp:40]   --->   Operation 277 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 278 [1/1] (0.00ns)   --->   "%B_local_14_addr = getelementptr i32 %B_local_14, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 278 'getelementptr' 'B_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 279 [2/2] (0.67ns)   --->   "%B_local_14_load = load i4 %B_local_14_addr" [Matmul_op.cpp:40]   --->   Operation 279 'load' 'B_local_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 280 [1/2] (0.67ns)   --->   "%A_local_14_load = load i4 %A_local_14_addr" [Matmul_op.cpp:34]   --->   Operation 280 'load' 'A_local_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : [1/1] (0.48ns)   --->   Input mux for Operation 281 '%sum_13 = fadd i32 %sum_12, i32 %mul_12'
ST_58 : Operation 281 [4/4] (5.94ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [Matmul_op.cpp:40]   --->   Operation 281 'fadd' 'sum_13' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 282 [1/2] (0.67ns)   --->   "%B_local_14_load = load i4 %B_local_14_addr" [Matmul_op.cpp:40]   --->   Operation 282 'load' 'B_local_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 283 [3/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [Matmul_op.cpp:40]   --->   Operation 283 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (0.48ns)   --->   Input mux for Operation 284 '%mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load'
ST_59 : Operation 284 [3/3] (6.52ns)   --->   "%mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load" [Matmul_op.cpp:40]   --->   Operation 284 'fmul' 'mul_13' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 285 [2/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [Matmul_op.cpp:40]   --->   Operation 285 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 286 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load" [Matmul_op.cpp:40]   --->   Operation 286 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 287 [1/1] (0.00ns)   --->   "%A_local_15_addr = getelementptr i32 %A_local_15, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 287 'getelementptr' 'A_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 288 [2/2] (0.67ns)   --->   "%A_local_15_load = load i4 %A_local_15_addr" [Matmul_op.cpp:34]   --->   Operation 288 'load' 'A_local_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_61 : Operation 289 [1/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [Matmul_op.cpp:40]   --->   Operation 289 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 290 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load" [Matmul_op.cpp:40]   --->   Operation 290 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 291 [1/1] (0.00ns)   --->   "%B_local_15_addr = getelementptr i32 %B_local_15, i64 0, i64 %zext_ln35" [Matmul_op.cpp:40]   --->   Operation 291 'getelementptr' 'B_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 292 [2/2] (0.67ns)   --->   "%B_local_15_load = load i4 %B_local_15_addr" [Matmul_op.cpp:40]   --->   Operation 292 'load' 'B_local_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 293 [1/2] (0.67ns)   --->   "%A_local_15_load = load i4 %A_local_15_addr" [Matmul_op.cpp:34]   --->   Operation 293 'load' 'A_local_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_62 : [1/1] (0.48ns)   --->   Input mux for Operation 294 '%sum_14 = fadd i32 %sum_13, i32 %mul_13'
ST_62 : Operation 294 [4/4] (5.94ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [Matmul_op.cpp:40]   --->   Operation 294 'fadd' 'sum_14' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 295 [1/2] (0.67ns)   --->   "%B_local_15_load = load i4 %B_local_15_addr" [Matmul_op.cpp:40]   --->   Operation 295 'load' 'B_local_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 296 [3/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [Matmul_op.cpp:40]   --->   Operation 296 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (0.48ns)   --->   Input mux for Operation 297 '%mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load'
ST_63 : Operation 297 [3/3] (6.52ns)   --->   "%mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load" [Matmul_op.cpp:40]   --->   Operation 297 'fmul' 'mul_14' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 298 [2/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [Matmul_op.cpp:40]   --->   Operation 298 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 299 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load" [Matmul_op.cpp:40]   --->   Operation 299 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 300 [1/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [Matmul_op.cpp:40]   --->   Operation 300 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 301 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load" [Matmul_op.cpp:40]   --->   Operation 301 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : [1/1] (0.48ns)   --->   Input mux for Operation 302 '%sum_15 = fadd i32 %sum_14, i32 %mul_14'
ST_66 : Operation 302 [4/4] (5.94ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [Matmul_op.cpp:40]   --->   Operation 302 'fadd' 'sum_15' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 303 [3/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [Matmul_op.cpp:40]   --->   Operation 303 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 304 [2/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [Matmul_op.cpp:40]   --->   Operation 304 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 358 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 358 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 7.11>
ST_69 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_3_VITIS_LOOP_35_4_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [Matmul_op.cpp:38]   --->   Operation 307 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Matmul_op.cpp:35]   --->   Operation 308 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 309 [1/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [Matmul_op.cpp:40]   --->   Operation 309 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 310 [1/1] (0.00ns)   --->   "%AB_local_14_addr = getelementptr i32 %AB_local_14, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 310 'getelementptr' 'AB_local_14_addr' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_69 : Operation 311 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_14_addr" [Matmul_op.cpp:42]   --->   Operation 311 'store' 'store_ln42' <Predicate = (trunc_ln36 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 312 'br' 'br_ln42' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_69 : Operation 313 [1/1] (0.00ns)   --->   "%AB_local_13_addr = getelementptr i32 %AB_local_13, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 313 'getelementptr' 'AB_local_13_addr' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_69 : Operation 314 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_13_addr" [Matmul_op.cpp:42]   --->   Operation 314 'store' 'store_ln42' <Predicate = (trunc_ln36 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 315 'br' 'br_ln42' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_69 : Operation 316 [1/1] (0.00ns)   --->   "%AB_local_12_addr = getelementptr i32 %AB_local_12, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 316 'getelementptr' 'AB_local_12_addr' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_69 : Operation 317 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_12_addr" [Matmul_op.cpp:42]   --->   Operation 317 'store' 'store_ln42' <Predicate = (trunc_ln36 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 318 'br' 'br_ln42' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_69 : Operation 319 [1/1] (0.00ns)   --->   "%AB_local_11_addr = getelementptr i32 %AB_local_11, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 319 'getelementptr' 'AB_local_11_addr' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_69 : Operation 320 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_11_addr" [Matmul_op.cpp:42]   --->   Operation 320 'store' 'store_ln42' <Predicate = (trunc_ln36 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 321 'br' 'br_ln42' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_69 : Operation 322 [1/1] (0.00ns)   --->   "%AB_local_10_addr = getelementptr i32 %AB_local_10, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 322 'getelementptr' 'AB_local_10_addr' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_69 : Operation 323 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_10_addr" [Matmul_op.cpp:42]   --->   Operation 323 'store' 'store_ln42' <Predicate = (trunc_ln36 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 324 'br' 'br_ln42' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_69 : Operation 325 [1/1] (0.00ns)   --->   "%AB_local_9_addr = getelementptr i32 %AB_local_9, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 325 'getelementptr' 'AB_local_9_addr' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_69 : Operation 326 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_9_addr" [Matmul_op.cpp:42]   --->   Operation 326 'store' 'store_ln42' <Predicate = (trunc_ln36 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 327 'br' 'br_ln42' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_69 : Operation 328 [1/1] (0.00ns)   --->   "%AB_local_8_addr = getelementptr i32 %AB_local_8, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 328 'getelementptr' 'AB_local_8_addr' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_69 : Operation 329 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_8_addr" [Matmul_op.cpp:42]   --->   Operation 329 'store' 'store_ln42' <Predicate = (trunc_ln36 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 330 'br' 'br_ln42' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_69 : Operation 331 [1/1] (0.00ns)   --->   "%AB_local_7_addr = getelementptr i32 %AB_local_7, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 331 'getelementptr' 'AB_local_7_addr' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_69 : Operation 332 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_7_addr" [Matmul_op.cpp:42]   --->   Operation 332 'store' 'store_ln42' <Predicate = (trunc_ln36 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 333 'br' 'br_ln42' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_69 : Operation 334 [1/1] (0.00ns)   --->   "%AB_local_6_addr = getelementptr i32 %AB_local_6, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 334 'getelementptr' 'AB_local_6_addr' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_69 : Operation 335 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_6_addr" [Matmul_op.cpp:42]   --->   Operation 335 'store' 'store_ln42' <Predicate = (trunc_ln36 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 336 'br' 'br_ln42' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_69 : Operation 337 [1/1] (0.00ns)   --->   "%AB_local_5_addr = getelementptr i32 %AB_local_5, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 337 'getelementptr' 'AB_local_5_addr' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_69 : Operation 338 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_5_addr" [Matmul_op.cpp:42]   --->   Operation 338 'store' 'store_ln42' <Predicate = (trunc_ln36 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 339 'br' 'br_ln42' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_69 : Operation 340 [1/1] (0.00ns)   --->   "%AB_local_4_addr = getelementptr i32 %AB_local_4, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 340 'getelementptr' 'AB_local_4_addr' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_69 : Operation 341 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_4_addr" [Matmul_op.cpp:42]   --->   Operation 341 'store' 'store_ln42' <Predicate = (trunc_ln36 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 342 'br' 'br_ln42' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_69 : Operation 343 [1/1] (0.00ns)   --->   "%AB_local_3_addr = getelementptr i32 %AB_local_3, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 343 'getelementptr' 'AB_local_3_addr' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_69 : Operation 344 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_3_addr" [Matmul_op.cpp:42]   --->   Operation 344 'store' 'store_ln42' <Predicate = (trunc_ln36 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 345 'br' 'br_ln42' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_69 : Operation 346 [1/1] (0.00ns)   --->   "%AB_local_2_addr = getelementptr i32 %AB_local_2, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 346 'getelementptr' 'AB_local_2_addr' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_69 : Operation 347 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_2_addr" [Matmul_op.cpp:42]   --->   Operation 347 'store' 'store_ln42' <Predicate = (trunc_ln36 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 348 'br' 'br_ln42' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_69 : Operation 349 [1/1] (0.00ns)   --->   "%AB_local_1_addr = getelementptr i32 %AB_local_1, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 349 'getelementptr' 'AB_local_1_addr' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_69 : Operation 350 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_1_addr" [Matmul_op.cpp:42]   --->   Operation 350 'store' 'store_ln42' <Predicate = (trunc_ln36 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 351 'br' 'br_ln42' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_69 : Operation 352 [1/1] (0.00ns)   --->   "%AB_local_addr = getelementptr i32 %AB_local, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 352 'getelementptr' 'AB_local_addr' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_69 : Operation 353 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_addr" [Matmul_op.cpp:42]   --->   Operation 353 'store' 'store_ln42' <Predicate = (trunc_ln36 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 354 'br' 'br_ln42' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_69 : Operation 355 [1/1] (0.00ns)   --->   "%AB_local_15_addr = getelementptr i32 %AB_local_15, i64 0, i64 %zext_ln34" [Matmul_op.cpp:34]   --->   Operation 355 'getelementptr' 'AB_local_15_addr' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_69 : Operation 356 [1/1] (0.67ns)   --->   "%store_ln42 = store i32 %sum_15, i4 %AB_local_15_addr" [Matmul_op.cpp:42]   --->   Operation 356 'store' 'store_ln42' <Predicate = (trunc_ln36 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx543.exit" [Matmul_op.cpp:42]   --->   Operation 357 'br' 'br_ln42' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.419ns
The critical path consists of the following:
	'alloca' operation ('j') [49]  (0.000 ns)
	'load' operation ('j_load', Matmul_op.cpp:35) on local variable 'j' [62]  (0.000 ns)
	'icmp' operation ('icmp_ln35', Matmul_op.cpp:35) [66]  (0.789 ns)
	'select' operation ('select_ln34', Matmul_op.cpp:34) [67]  (0.414 ns)
	'add' operation ('add_ln35', Matmul_op.cpp:35) [237]  (0.789 ns)
	'store' operation ('store_ln35', Matmul_op.cpp:35) of variable 'add_ln35', Matmul_op.cpp:35 on local variable 'j' [240]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('A_local_load', Matmul_op.cpp:34) on array 'A_local' [72]  (0.677 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul', Matmul_op.cpp:40) [109]  (6.527 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', Matmul_op.cpp:40) [109]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', Matmul_op.cpp:40) [109]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [110]  (5.948 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_1', Matmul_op.cpp:40) [113]  (6.527 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', Matmul_op.cpp:40) [113]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', Matmul_op.cpp:40) [113]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [114]  (5.948 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_2', Matmul_op.cpp:40) [117]  (6.527 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', Matmul_op.cpp:40) [117]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', Matmul_op.cpp:40) [117]  (7.016 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [118]  (5.948 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_3', Matmul_op.cpp:40) [121]  (6.527 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', Matmul_op.cpp:40) [121]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', Matmul_op.cpp:40) [121]  (7.016 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [122]  (5.948 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_4', Matmul_op.cpp:40) [125]  (6.527 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', Matmul_op.cpp:40) [125]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', Matmul_op.cpp:40) [125]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [126]  (5.948 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_5', Matmul_op.cpp:40) [129]  (6.527 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', Matmul_op.cpp:40) [129]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', Matmul_op.cpp:40) [129]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [130]  (5.948 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_6', Matmul_op.cpp:40) [133]  (6.527 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', Matmul_op.cpp:40) [133]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', Matmul_op.cpp:40) [133]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [134]  (5.948 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_7', Matmul_op.cpp:40) [137]  (6.527 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', Matmul_op.cpp:40) [137]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', Matmul_op.cpp:40) [137]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [138]  (5.948 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_8', Matmul_op.cpp:40) [141]  (6.527 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8', Matmul_op.cpp:40) [141]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8', Matmul_op.cpp:40) [141]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [142]  (5.948 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_9', Matmul_op.cpp:40) [145]  (6.527 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_9', Matmul_op.cpp:40) [145]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_9', Matmul_op.cpp:40) [145]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [146]  (5.948 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_s', Matmul_op.cpp:40) [149]  (6.527 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', Matmul_op.cpp:40) [149]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', Matmul_op.cpp:40) [149]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [150]  (5.948 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_10', Matmul_op.cpp:40) [153]  (6.527 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_10', Matmul_op.cpp:40) [153]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_10', Matmul_op.cpp:40) [153]  (7.016 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [154]  (5.948 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_11', Matmul_op.cpp:40) [157]  (6.527 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_11', Matmul_op.cpp:40) [157]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_11', Matmul_op.cpp:40) [157]  (7.016 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [158]  (5.948 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_12', Matmul_op.cpp:40) [161]  (6.527 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_12', Matmul_op.cpp:40) [161]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_12', Matmul_op.cpp:40) [161]  (7.016 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [162]  (5.948 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_13', Matmul_op.cpp:40) [165]  (6.527 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_13', Matmul_op.cpp:40) [165]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_13', Matmul_op.cpp:40) [165]  (7.016 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [166]  (5.948 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.489 ns)
'fmul' operation ('mul_14', Matmul_op.cpp:40) [169]  (6.527 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_14', Matmul_op.cpp:40) [169]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_14', Matmul_op.cpp:40) [169]  (7.016 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum', Matmul_op.cpp:40) [170]  (5.948 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', Matmul_op.cpp:40) [170]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', Matmul_op.cpp:40) [170]  (6.437 ns)

 <State 69>: 7.114ns
The critical path consists of the following:
	'fadd' operation ('sum', Matmul_op.cpp:40) [170]  (6.437 ns)
	'store' operation ('store_ln42', Matmul_op.cpp:42) of variable 'sum', Matmul_op.cpp:40 on array 'AB_local_14' [174]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
