-- generated by newgenasym Thu Feb 12 15:21:45 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mt47h16m16bg is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	BA0:       INOUT  STD_LOGIC;    
	BA1:       INOUT  STD_LOGIC;    
	\cas#\:    INOUT  STD_LOGIC;    
	CK:        INOUT  STD_LOGIC;    
	\ck#\:     INOUT  STD_LOGIC;    
	CKE:       INOUT  STD_LOGIC;    
	\cs#\:     INOUT  STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	LDM:       INOUT  STD_LOGIC;    
	LDQS:      INOUT  STD_LOGIC;    
	\ldqs#/nu\: INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	ODT:       INOUT  STD_LOGIC;    
	\ras#\:    INOUT  STD_LOGIC;    
	RFU1:      INOUT  STD_LOGIC;    
	RFU2:      INOUT  STD_LOGIC;    
	RFU3:      INOUT  STD_LOGIC;    
	RFU4:      INOUT  STD_LOGIC;    
	UDM:       INOUT  STD_LOGIC;    
	UDQS:      INOUT  STD_LOGIC;    
	\udqs#/nu\: INOUT  STD_LOGIC;    
	VDD_1:     IN     STD_LOGIC;    
	VDD_2:     IN     STD_LOGIC;    
	VDD_3:     IN     STD_LOGIC;    
	VDD_4:     IN     STD_LOGIC;    
	VDD_5:     IN     STD_LOGIC;    
	VDDL:      IN     STD_LOGIC;    
	VDDQ_1:    IN     STD_LOGIC;    
	VDDQ_10:   IN     STD_LOGIC;    
	VDDQ_2:    IN     STD_LOGIC;    
	VDDQ_3:    IN     STD_LOGIC;    
	VDDQ_4:    IN     STD_LOGIC;    
	VDDQ_5:    IN     STD_LOGIC;    
	VDDQ_6:    IN     STD_LOGIC;    
	VDDQ_7:    IN     STD_LOGIC;    
	VDDQ_8:    IN     STD_LOGIC;    
	VDDQ_9:    IN     STD_LOGIC;    
	VREF:      IN     STD_LOGIC;    
	VSS_1:     IN     STD_LOGIC;    
	VSS_2:     IN     STD_LOGIC;    
	VSS_3:     IN     STD_LOGIC;    
	VSS_4:     IN     STD_LOGIC;    
	VSS_5:     IN     STD_LOGIC;    
	VSSDL:     IN     STD_LOGIC;    
	VSSQ_1:    IN     STD_LOGIC;    
	VSSQ_10:   IN     STD_LOGIC;    
	VSSQ_2:    IN     STD_LOGIC;    
	VSSQ_3:    IN     STD_LOGIC;    
	VSSQ_4:    IN     STD_LOGIC;    
	VSSQ_5:    IN     STD_LOGIC;    
	VSSQ_6:    IN     STD_LOGIC;    
	VSSQ_7:    IN     STD_LOGIC;    
	VSSQ_8:    IN     STD_LOGIC;    
	VSSQ_9:    IN     STD_LOGIC;    
	\we#\:     INOUT  STD_LOGIC);
end mt47h16m16bg;
