<!DOCTYPE html>
<html>

	<head>
		<title>David Robideau - MusicShelf</title>
		<link href='Styles/about.css' rel='stylesheet' type='text/css'>
		<link rel="shortcut icon" href="Sprites/David-head-large.png">
		<script type="text/javascript" src="http://ajax.googleapis.com/ajax/libs/jquery/1.7.1/jquery.min.js"></script>
		<script type="text/javascript" src="Scripts/interaction.js"></script>
		<script type="text/javascript" src="Scripts/navigation.js"></script>
	</head>

	<body vlink="blue">
		<div id="jumbotron">
			<h1><a href="index.html" style="color: #000000; text-decoration: none">David Robideau</a></h1>
			<h2>MIPS CPU</h2>
		</div>
		<div id="profile">
			<img src='Sprites/CPU-large.png' style="width:40%;height:40%" id="project-image">
		</div>
		<div id="project">
			<p><a href="https://github.com/robideau/CPRE381-Final">Github</a></p>
			<p>---</p>
			<p id="about-text"></p>
			<p>This is the architecture for a single-cycle MIPS CPU with in-order pipeline and data/hazard control written in VHDL using ModelSim. The CPU can handle a number of basic MIPS instructions and can parse an assembly program from binary code written to a text file.</p>
			<p>---</p>
			<p>I submitted this project in December 2015 for my processor architecture course along with Juan Venegas and Zach Brase.</p>
		</div>
	</body>

	<footer vlink="black">
		<div id="navigation">
			<h4><a href="index.html">Home</a></h4>
			<h4>|</h4>
			<h4><a href="about.html">About</a></h4>
			<h4>|</h4>
			<h4><a href="projects.html">Projects</a></h4>
			<h4>|</h4>
			<h4><a href="contact.html">Contact</a></h4>
			<h4> --- </h4>
			<h4 id="navigation-text">Navigation ></h4>
		</div>
		<div id="legal">
			(c) David Robideau 2016. All rights reserved.
		</div>
	</footer>

</html>