<div id="pf24e" class="pf w0 h0" data-page-no="24e"><div class="pc pc24e w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg24e.png"/><div class="t m0 x9e h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">LPTMR<span class="ff7">x</span><span class="ws0">_CSR field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>Pulse counter input 1 is selected.</div><div class="t m0 x83 h7 y11cc ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Pulse counter input 2 is selected.</div><div class="t m0 x83 h7 y1ff9 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Pulse counter input 3 is selected.</div><div class="t m0 x97 h7 y2d36 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x12c h7 y1177 ff2 fs4 fc0 sc0 ls0">TPP</div><div class="t m0 x83 h7 y2d36 ff2 fs4 fc0 sc0 ls0 ws0">Timer Pin Polarity</div><div class="t m0 x83 h7 y3455 ff2 fs4 fc0 sc0 ls0 ws0">Configures the polarity of the input source in Pulse Counter mode. TPP must be changed only when the</div><div class="t m0 x83 h7 y1628 ff2 fs4 fc0 sc0 ls0 ws0">LPTMR is disabled.</div><div class="t m0 x83 h7 y10bc ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Pulse Counter input source is active-high, and the CNR will increment on the rising-edge.</div><div class="t m0 x83 h7 y1629 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Pulse Counter input source is active-low, and the CNR will increment on the falling-edge.</div><div class="t m0 x97 h7 y175c ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 y117c ff2 fs4 fc0 sc0 ls0">TFC</div><div class="t m0 x83 h7 y175c ff2 fs4 fc0 sc0 ls0 ws0">Timer Free-Running Counter</div><div class="t m0 x83 h7 y3456 ff2 fs4 fc0 sc0 ls0 ws0">When clear, TFC configures the CNR to reset whenever TCF is set. When set, TFC configures the CNR to</div><div class="t m0 x83 h7 y3457 ff2 fs4 fc0 sc0 ls0 ws0">reset on overflow. TFC must be altered only when the LPTMR is disabled.</div><div class="t m0 x83 h7 y3458 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>CNR is reset whenever TCF is set.</div><div class="t m0 x83 h7 y222a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>CNR is reset on overflow.</div><div class="t m0 x97 h7 y1181 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x12c h7 y2938 ff2 fs4 fc0 sc0 ls0">TMS</div><div class="t m0 x83 h7 y1181 ff2 fs4 fc0 sc0 ls0 ws0">Timer Mode Select</div><div class="t m0 x83 h7 y1c63 ff2 fs4 fc0 sc0 ls0 ws0">Configures the mode of the LPTMR. TMS must be altered only when the LPTMR is disabled.</div><div class="t m0 x83 h7 y21c1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Time Counter mode.</div><div class="t m0 x83 h7 y21c2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Pulse Counter mode.</div><div class="t m0 x97 h7 y21c3 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x12c h7 y21c4 ff2 fs4 fc0 sc0 ls0">TEN</div><div class="t m0 x83 h7 y21c3 ff2 fs4 fc0 sc0 ls0 ws0">Timer Enable</div><div class="t m0 x83 h7 y21c5 ff2 fs4 fc0 sc0 ls0 ws0">When TEN is clear, it resets the LPTMR internal logic, including the CNR and TCF. When TEN is set, the</div><div class="t m0 x83 h7 y21c6 ff2 fs4 fc0 sc0 ls0 ws0">LPTMR is enabled. While writing 1 to this field, CSR[5:1] must not be altered.</div><div class="t m0 x83 h7 y21c7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LPTMR is disabled and internal logic is reset.</div><div class="t m0 x83 h7 y21c8 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LPTMR is enabled.</div><div class="t m0 x9 h1b y3459 ff1 fsc fc0 sc0 ls0 ws0">33.3.2<span class="_ _b"> </span>Low Power Timer Prescale Register (LPTMR<span class="ff7 ws24e">x</span>_PSR)</div><div class="t m0 x9 h7 y1132 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4004_0000h base + 4h offset = 4004_0004h</div><div class="t m0 xb9 h1d y345a ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y345b ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y345c ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y345d ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y345e ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v16">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y345f ff2 fsd fc0 sc0 ls1b7">R<span class="fs4 ls26f v11">0<span class="ls0 ws41c ve">PRESCALE<span class="_ _5e"> </span>PBYP PCS</span></span></div><div class="t m0 x91 h1d y3460 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y3461 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">590<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf24f" data-dest-detail='[591,"XYZ",null,685.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:214.417000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf24f" data-dest-detail='[591,"XYZ",null,685.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:214.557000px;bottom:155.667000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf24f" data-dest-detail='[591,"XYZ",null,659.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:385.757000px;bottom:151.167000px;width:48.015000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf24f" data-dest-detail='[591,"XYZ",null,230.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:471.876000px;bottom:151.167000px;width:24.012000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf24f" data-dest-detail='[591,"XYZ",null,138.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:519.101000px;bottom:151.167000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
