{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687624326809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687624326822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 24 22:02:06 2023 " "Processing started: Sat Jun 24 22:02:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687624326822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624326822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624326822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687624328229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687624328230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 APB_CONTROLLER " "Found entity 1: APB_CONTROLLER" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687624346884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624346884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE_INTERFACE " "Found entity 1: AHB_SLAVE_INTERFACE" {  } { { "AHB_SLAVE_INTERFACE.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/AHB_SLAVE_INTERFACE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687624346896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624346896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_top " "Found entity 1: bridge_top" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687624346906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624346906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "haddr2 bridge_top.v(12) " "Verilog HDL Implicit Net warning at bridge_top.v(12): created implicit net for \"haddr2\"" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687624346908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_selx bridge_top.v(13) " "Verilog HDL Implicit Net warning at bridge_top.v(13): created implicit net for \"temp_selx\"" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687624346908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempselx bridge_top.v(16) " "Verilog HDL Implicit Net warning at bridge_top.v(16): created implicit net for \"tempselx\"" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687624346908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bridge_top " "Elaborating entity \"bridge_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687624346989 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hresp bridge_top.v(4) " "Output port \"hresp\" at bridge_top.v(4) has no driver" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687624346998 "|bridge_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_SLAVE_INTERFACE AHB_SLAVE_INTERFACE:A1 " "Elaborating entity \"AHB_SLAVE_INTERFACE\" for hierarchy \"AHB_SLAVE_INTERFACE:A1\"" {  } { { "bridge_top.v" "A1" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687624347036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APB_CONTROLLER APB_CONTROLLER:A2 " "Elaborating entity \"APB_CONTROLLER\" for hierarchy \"APB_CONTROLLER:A2\"" {  } { { "bridge_top.v" "A2" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687624347072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddr_temp APB_CONTROLLER.v(93) " "Verilog HDL Always Construct warning at APB_CONTROLLER.v(93): inferring latch(es) for variable \"paddr_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687624347083 "|bridge_top|APB_CONTROLLER:A2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwrite_temp APB_CONTROLLER.v(93) " "Verilog HDL Always Construct warning at APB_CONTROLLER.v(93): inferring latch(es) for variable \"pwrite_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687624347083 "|bridge_top|APB_CONTROLLER:A2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psel_temp APB_CONTROLLER.v(93) " "Verilog HDL Always Construct warning at APB_CONTROLLER.v(93): inferring latch(es) for variable \"psel_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687624347083 "|bridge_top|APB_CONTROLLER:A2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata_temp APB_CONTROLLER.v(93) " "Verilog HDL Always Construct warning at APB_CONTROLLER.v(93): inferring latch(es) for variable \"pwdata_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687624347083 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[0\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[0\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347094 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[1\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[1\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347094 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[2\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[2\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347094 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[3\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[3\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347094 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[4\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[4\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[5\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[5\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[6\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[6\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[7\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[7\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[8\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[8\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[9\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[9\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[10\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[10\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[11\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[11\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[12\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[12\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347095 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[13\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[13\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347097 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[14\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[14\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347097 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[15\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[15\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347097 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[16\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[16\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347098 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[17\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[17\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347100 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[18\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[18\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347100 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[19\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[19\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347100 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[20\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[20\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347100 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[21\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[21\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347100 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[22\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[22\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347100 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[23\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[23\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347101 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[24\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[24\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347101 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[25\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[25\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347101 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[26\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[26\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347101 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[27\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[27\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347101 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[28\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[28\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347101 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[29\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[29\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347102 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[30\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[30\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347102 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[31\] APB_CONTROLLER.v(93) " "Inferred latch for \"pwdata_temp\[31\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347102 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel_temp\[0\] APB_CONTROLLER.v(93) " "Inferred latch for \"psel_temp\[0\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347102 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel_temp\[1\] APB_CONTROLLER.v(93) " "Inferred latch for \"psel_temp\[1\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347102 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel_temp\[2\] APB_CONTROLLER.v(93) " "Inferred latch for \"psel_temp\[2\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347102 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwrite_temp APB_CONTROLLER.v(93) " "Inferred latch for \"pwrite_temp\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347103 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[0\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[0\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347103 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[1\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[1\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347103 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[2\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[2\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347103 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[3\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[3\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347103 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[4\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[4\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347104 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[5\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[5\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347104 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[6\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[6\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347104 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[7\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[7\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347104 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[8\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[8\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347105 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[9\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[9\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347105 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[10\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[10\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347105 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[11\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[11\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347105 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[12\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[12\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347106 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[13\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[13\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347106 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[14\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[14\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347106 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[15\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[15\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347106 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[16\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[16\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347107 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[17\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[17\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347107 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[18\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[18\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347107 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[19\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[19\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347107 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[20\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[20\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347109 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[21\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[21\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347109 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[22\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[22\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347109 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[23\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[23\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347109 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[24\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[24\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347109 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[25\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[25\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347109 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[26\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[26\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347110 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[27\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[27\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347110 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[28\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[28\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347110 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[29\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[29\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347110 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[30\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[30\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347110 "|bridge_top|APB_CONTROLLER:A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr_temp\[31\] APB_CONTROLLER.v(93) " "Inferred latch for \"paddr_temp\[31\]\" at APB_CONTROLLER.v(93)" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624347110 "|bridge_top|APB_CONTROLLER:A2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687624348254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|pwrite_temp " "Latch APB_CONTROLLER:A2\|pwrite_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hwrite " "Ports D and ENA on the latch are fed by the same signal hwrite" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348278 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[0\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348278 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[1\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348278 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[2\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348278 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[3\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348279 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[4\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348279 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[5\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348279 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[6\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348279 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[7\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348279 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[8\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348279 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[9\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[10\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[11\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[12\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[13\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[14\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[15\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[16\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[17\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348280 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[18\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348281 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[19\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[20\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[21\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[22\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[23\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[24\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[25\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348282 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[26\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348283 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[27\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_CONTROLLER:A2\|present.wwait " "Ports D and ENA on the latch are fed by the same signal APB_CONTROLLER:A2\|present.wwait" {  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348283 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[28\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haddr\[28\] " "Ports D and ENA on the latch are fed by the same signal haddr\[28\]" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348283 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[29\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haddr\[29\] " "Ports D and ENA on the latch are fed by the same signal haddr\[29\]" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348283 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[30\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haddr\[30\] " "Ports D and ENA on the latch are fed by the same signal haddr\[30\]" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348283 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_CONTROLLER:A2\|paddr_temp\[31\] " "Latch APB_CONTROLLER:A2\|paddr_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haddr\[31\] " "Ports D and ENA on the latch are fed by the same signal haddr\[31\]" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687624348283 ""}  } { { "APB_CONTROLLER.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/APB_CONTROLLER.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687624348283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "psel\[0\] GND " "Pin \"psel\[0\]\" is stuck at GND" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687624348348 "|bridge_top|psel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psel\[1\] GND " "Pin \"psel\[1\]\" is stuck at GND" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687624348348 "|bridge_top|psel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psel\[2\] GND " "Pin \"psel\[2\]\" is stuck at GND" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687624348348 "|bridge_top|psel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresp\[0\] GND " "Pin \"hresp\[0\]\" is stuck at GND" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687624348348 "|bridge_top|hresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresp\[1\] GND " "Pin \"hresp\[1\]\" is stuck at GND" {  } { { "bridge_top.v" "" { Text "C:/Users/HP/OneDrive/Desktop/Projects/MavenSilicon_Internship/bridge_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687624348348 "|bridge_top|hresp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687624348348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687624348527 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687624348891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687624349541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687624349541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687624349956 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687624349956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687624349956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687624349956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687624350009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 24 22:02:30 2023 " "Processing ended: Sat Jun 24 22:02:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687624350009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687624350009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687624350009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687624350009 ""}
