// Seed: 3524412984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_7;
  assign id_2 = id_2;
  supply0 id_8;
  wire id_9;
  task id_10;
    begin
      assume #1  (id_7)
      else;
      id_8 = id_3;
    end
  endtask
  wire id_11;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  id_4(
      .id_0(1 == 1'b0), .id_1(1 < 1)
  ); module_0(
      id_3, id_3, id_1, id_3, id_3, id_1
  );
endmodule
