22:57:24 INFO  : Registering command handlers for SDK TCF services
22:57:27 INFO  : Launching XSCT server: xsct -n -interactive /home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/temp_xsdb_launch_script.tcl
22:57:29 INFO  : XSCT server has started successfully.
22:57:29 INFO  : Successfully done setting XSCT server connection channel  
22:57:29 INFO  : Successfully done setting SDK workspace  
22:57:29 INFO  : Processing command line option -hwspec /home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper.hdf.
22:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759472A" && level==0} -index 1' command is executed.
22:59:43 INFO  : FPGA configured successfully with bitstream "/home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/first_zynq_system_wrapper.bit"
21:28:21 INFO  : Launching XSCT server: xsct -n -interactive /home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/temp_xsdb_launch_script.tcl
21:28:22 INFO  : XSCT server has started successfully.
21:28:23 INFO  : Successfully done setting XSCT server connection channel  
21:28:23 INFO  : Successfully done setting SDK workspace  
21:28:26 INFO  : Registering command handlers for SDK TCF services
21:28:26 INFO  : Processing command line option -hwspec /home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper.hdf.
21:28:27 INFO  : Checking for hwspec changes in the project first_zynq_system_wrapper_hw_platform_0.
21:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759472A" && level==0} -index 1' command is executed.
21:28:36 INFO  : FPGA configured successfully with bitstream "/home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/first_zynq_system_wrapper.bit"
21:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759472A" && level==0} -index 1' command is executed.
21:29:09 INFO  : FPGA configured successfully with bitstream "/home/chris/Repos/EmbeddedSystems/Zynq_Book/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/first_zynq_system_wrapper.bit"
