module test;
  reg [31:0] A,B;
  reg Ci;
  wire [31:0] S;
  wire Co;
  
  sumador32bits s32b1(A,B,Ci,S,Co);
  
  initial begin 
    A = 32'b0000000000000000000000000000001; 
    B = 32'b0000000000000000000000000000001; 
    Ci = 1'b0;
    #10 $stop; 
  end 
  initial
    $monitor("At time %t, C = %h, S = %h",
             $time, Co, S);
endmodule