// Seed: 2285114006
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output supply1 id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = id_13;
  assign id_5 = -1'd0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output wand id_11,
    input supply0 id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri0 id_15
);
  assign id_2 = -1'd0;
  logic   id_17;
  integer id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  logic id_19 = id_7;
  always $unsigned(39);
  ;
endmodule
