
Banaszek_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007930  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  08007b00  08007b00  00008b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d5c  08007d5c  00009070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d5c  08007d5c  00008d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d64  08007d64  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d64  08007d64  00008d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d68  08007d68  00008d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007d6c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001af8  20000070  08007ddc  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b68  08007ddc  00009b68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e55d  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000261d  00000000  00000000  000175fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  00019c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097a  00000000  00000000  0001a810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022cf5  00000000  00000000  0001b18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011567  00000000  00000000  0003de7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d303e  00000000  00000000  0004f3e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00122424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003600  00000000  00000000  00122468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00125a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007ae8 	.word	0x08007ae8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08007ae8 	.word	0x08007ae8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <is_onetime_mode>:
/**
 * @brief Sprawdza czy tryb to One Time
 * @param mode Komenda trybu BH1750
 * @retval 1 jeśli One Time, 0 jeśli Continuous
 */
static uint8_t is_onetime_mode(uint8_t mode) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
	return (mode == 0x20 || mode == 0x21 || mode == 0x23);
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	2b20      	cmp	r3, #32
 80005fa:	d005      	beq.n	8000608 <is_onetime_mode+0x1c>
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	2b21      	cmp	r3, #33	@ 0x21
 8000600:	d002      	beq.n	8000608 <is_onetime_mode+0x1c>
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b23      	cmp	r3, #35	@ 0x23
 8000606:	d101      	bne.n	800060c <is_onetime_mode+0x20>
 8000608:	2301      	movs	r3, #1
 800060a:	e000      	b.n	800060e <is_onetime_mode+0x22>
 800060c:	2300      	movs	r3, #0
 800060e:	b2db      	uxtb	r3, r3
}
 8000610:	4618      	mov	r0, r3
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <BH1750_Init_Process>:

/**
 * @brief Automat stanów BH1750 (bez blokowania)
 */
void BH1750_Init_Process(void) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
	if (!measurement_auto.enabled) {
 8000622:	4b81      	ldr	r3, [pc, #516]	@ (8000828 <BH1750_Init_Process+0x20c>)
 8000624:	7a1b      	ldrb	r3, [r3, #8]
 8000626:	2b00      	cmp	r3, #0
 8000628:	f000 80f0 	beq.w	800080c <BH1750_Init_Process+0x1f0>
		return;
	}

	if (I2C_Error) {
 800062c:	4b7f      	ldr	r3, [pc, #508]	@ (800082c <BH1750_Init_Process+0x210>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	2b00      	cmp	r3, #0
 8000634:	d011      	beq.n	800065a <BH1750_Init_Process+0x3e>
		I2C_Error = 0;
 8000636:	4b7d      	ldr	r3, [pc, #500]	@ (800082c <BH1750_Init_Process+0x210>)
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
		bh1750_state = BH1750_STATE_ERROR;
 800063c:	4b7c      	ldr	r3, [pc, #496]	@ (8000830 <BH1750_Init_Process+0x214>)
 800063e:	2206      	movs	r2, #6
 8000640:	701a      	strb	r2, [r3, #0]
		bh1750_state_tick = HAL_GetTick();
 8000642:	f002 faf5 	bl	8002c30 <HAL_GetTick>
 8000646:	4603      	mov	r3, r0
 8000648:	4a7a      	ldr	r2, [pc, #488]	@ (8000834 <BH1750_Init_Process+0x218>)
 800064a:	6013      	str	r3, [r2, #0]
		config_step = 0;
 800064c:	4b7a      	ldr	r3, [pc, #488]	@ (8000838 <BH1750_Init_Process+0x21c>)
 800064e:	2200      	movs	r2, #0
 8000650:	701a      	strb	r2, [r3, #0]
		onetime_meas_phase = 0;
 8000652:	4b7a      	ldr	r3, [pc, #488]	@ (800083c <BH1750_Init_Process+0x220>)
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]
		return;
 8000658:	e0e3      	b.n	8000822 <BH1750_Init_Process+0x206>
	}

	switch (bh1750_state) {
 800065a:	4b75      	ldr	r3, [pc, #468]	@ (8000830 <BH1750_Init_Process+0x214>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	2b06      	cmp	r3, #6
 8000660:	f200 80d6 	bhi.w	8000810 <BH1750_Init_Process+0x1f4>
 8000664:	a201      	add	r2, pc, #4	@ (adr r2, 800066c <BH1750_Init_Process+0x50>)
 8000666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800066a:	bf00      	nop
 800066c:	08000689 	.word	0x08000689
 8000670:	08000697 	.word	0x08000697
 8000674:	0800074f 	.word	0x0800074f
 8000678:	0800077f 	.word	0x0800077f
 800067c:	08000811 	.word	0x08000811
 8000680:	080007b1 	.word	0x080007b1
 8000684:	080007d5 	.word	0x080007d5
		case BH1750_STATE_IDLE: {
			bh1750_state = BH1750_STATE_CONFIGURING;
 8000688:	4b69      	ldr	r3, [pc, #420]	@ (8000830 <BH1750_Init_Process+0x214>)
 800068a:	2201      	movs	r2, #1
 800068c:	701a      	strb	r2, [r3, #0]
			config_step = 0;
 800068e:	4b6a      	ldr	r3, [pc, #424]	@ (8000838 <BH1750_Init_Process+0x21c>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
			break;
 8000694:	e0c5      	b.n	8000822 <BH1750_Init_Process+0x206>
		}
		
		case BH1750_STATE_CONFIGURING: {
			switch (config_step) {
 8000696:	4b68      	ldr	r3, [pc, #416]	@ (8000838 <BH1750_Init_Process+0x21c>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b02      	cmp	r3, #2
 800069c:	d03b      	beq.n	8000716 <BH1750_Init_Process+0xfa>
 800069e:	2b02      	cmp	r3, #2
 80006a0:	dc45      	bgt.n	800072e <BH1750_Init_Process+0x112>
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d002      	beq.n	80006ac <BH1750_Init_Process+0x90>
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d010      	beq.n	80006cc <BH1750_Init_Process+0xb0>
 80006aa:	e040      	b.n	800072e <BH1750_Init_Process+0x112>
				case 0: {
					// Wyślij komendę Power On
						if (HAL_I2C_Master_Transmit_IT(&hi2c1, bh1750_addr << 1, &bh1750_power_on_cmd, 1) == HAL_OK) {
 80006ac:	4b64      	ldr	r3, [pc, #400]	@ (8000840 <BH1750_Init_Process+0x224>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	b299      	uxth	r1, r3
 80006b4:	2301      	movs	r3, #1
 80006b6:	4a63      	ldr	r2, [pc, #396]	@ (8000844 <BH1750_Init_Process+0x228>)
 80006b8:	4863      	ldr	r0, [pc, #396]	@ (8000848 <BH1750_Init_Process+0x22c>)
 80006ba:	f003 f8d3 	bl	8003864 <HAL_I2C_Master_Transmit_IT>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d140      	bne.n	8000746 <BH1750_Init_Process+0x12a>
						config_step = 1;
 80006c4:	4b5c      	ldr	r3, [pc, #368]	@ (8000838 <BH1750_Init_Process+0x21c>)
 80006c6:	2201      	movs	r2, #1
 80006c8:	701a      	strb	r2, [r3, #0]
					}
					break;
 80006ca:	e03c      	b.n	8000746 <BH1750_Init_Process+0x12a>
				}
				case 1: {
					// Tryb Continuous: wyślij komendę trybu w init
					// Tryb One Time: pomiń (będzie wysłane przed każdym pomiarem)
					if (is_onetime_mode(bh1750_current_mode)) {
 80006cc:	4b5f      	ldr	r3, [pc, #380]	@ (800084c <BH1750_Init_Process+0x230>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff8b 	bl	80005ec <is_onetime_mode>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d003      	beq.n	80006e4 <BH1750_Init_Process+0xc8>
						config_step = 2; // Przejdź do następnego kroku bez wysyłania komendy trybu
 80006dc:	4b56      	ldr	r3, [pc, #344]	@ (8000838 <BH1750_Init_Process+0x21c>)
 80006de:	2202      	movs	r2, #2
 80006e0:	701a      	strb	r2, [r3, #0]
						else if ((HAL_GetTick() - bh1750_state_tick) > 500) {
							// Timeout
							I2C_Error = 1;
						}
					}
					break;
 80006e2:	e032      	b.n	800074a <BH1750_Init_Process+0x12e>
						if (BH1750_SetMode(bh1750_current_mode) == HAL_OK) {
 80006e4:	4b59      	ldr	r3, [pc, #356]	@ (800084c <BH1750_Init_Process+0x230>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 f8bd 	bl	8000868 <BH1750_SetMode>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d103      	bne.n	80006fc <BH1750_Init_Process+0xe0>
							config_step = 2;
 80006f4:	4b50      	ldr	r3, [pc, #320]	@ (8000838 <BH1750_Init_Process+0x21c>)
 80006f6:	2202      	movs	r2, #2
 80006f8:	701a      	strb	r2, [r3, #0]
					break;
 80006fa:	e026      	b.n	800074a <BH1750_Init_Process+0x12e>
						else if ((HAL_GetTick() - bh1750_state_tick) > 500) {
 80006fc:	f002 fa98 	bl	8002c30 <HAL_GetTick>
 8000700:	4602      	mov	r2, r0
 8000702:	4b4c      	ldr	r3, [pc, #304]	@ (8000834 <BH1750_Init_Process+0x218>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	1ad3      	subs	r3, r2, r3
 8000708:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800070c:	d91d      	bls.n	800074a <BH1750_Init_Process+0x12e>
							I2C_Error = 1;
 800070e:	4b47      	ldr	r3, [pc, #284]	@ (800082c <BH1750_Init_Process+0x210>)
 8000710:	2201      	movs	r2, #1
 8000712:	701a      	strb	r2, [r3, #0]
					break;
 8000714:	e019      	b.n	800074a <BH1750_Init_Process+0x12e>
				}
				case 2: {
					bh1750_state = BH1750_STATE_POWERUP_WAIT;
 8000716:	4b46      	ldr	r3, [pc, #280]	@ (8000830 <BH1750_Init_Process+0x214>)
 8000718:	2202      	movs	r2, #2
 800071a:	701a      	strb	r2, [r3, #0]
					bh1750_state_tick = HAL_GetTick();
 800071c:	f002 fa88 	bl	8002c30 <HAL_GetTick>
 8000720:	4603      	mov	r3, r0
 8000722:	4a44      	ldr	r2, [pc, #272]	@ (8000834 <BH1750_Init_Process+0x218>)
 8000724:	6013      	str	r3, [r2, #0]
					config_step = 0;
 8000726:	4b44      	ldr	r3, [pc, #272]	@ (8000838 <BH1750_Init_Process+0x21c>)
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]
					break;
 800072c:	e00e      	b.n	800074c <BH1750_Init_Process+0x130>
				}
				default: {
					// Recover from unexpected config_step value
					config_step = 0;
 800072e:	4b42      	ldr	r3, [pc, #264]	@ (8000838 <BH1750_Init_Process+0x21c>)
 8000730:	2200      	movs	r2, #0
 8000732:	701a      	strb	r2, [r3, #0]
					bh1750_state = BH1750_STATE_ERROR;
 8000734:	4b3e      	ldr	r3, [pc, #248]	@ (8000830 <BH1750_Init_Process+0x214>)
 8000736:	2206      	movs	r2, #6
 8000738:	701a      	strb	r2, [r3, #0]
					bh1750_state_tick = HAL_GetTick();
 800073a:	f002 fa79 	bl	8002c30 <HAL_GetTick>
 800073e:	4603      	mov	r3, r0
 8000740:	4a3c      	ldr	r2, [pc, #240]	@ (8000834 <BH1750_Init_Process+0x218>)
 8000742:	6013      	str	r3, [r2, #0]
					break;
 8000744:	e002      	b.n	800074c <BH1750_Init_Process+0x130>
					break;
 8000746:	bf00      	nop
 8000748:	e06b      	b.n	8000822 <BH1750_Init_Process+0x206>
					break;
 800074a:	bf00      	nop
				}
			}
			break;
 800074c:	e069      	b.n	8000822 <BH1750_Init_Process+0x206>
		}
		
		case BH1750_STATE_POWERUP_WAIT: {
			// Tryb One Time: pomiń czekanie (będzie czekanie po wysłaniu komendy trybu w pomiarze)
			if (is_onetime_mode(bh1750_current_mode)) {
 800074e:	4b3f      	ldr	r3, [pc, #252]	@ (800084c <BH1750_Init_Process+0x230>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff4a 	bl	80005ec <is_onetime_mode>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d003      	beq.n	8000766 <BH1750_Init_Process+0x14a>
				bh1750_state = BH1750_STATE_READY;
 800075e:	4b34      	ldr	r3, [pc, #208]	@ (8000830 <BH1750_Init_Process+0x214>)
 8000760:	2204      	movs	r2, #4
 8000762:	701a      	strb	r2, [r3, #0]
			} else if ((HAL_GetTick() - bh1750_state_tick) >= 120) {
				// Tryb Continuous: czekaj 120ms po wysłaniu komendy trybu
				bh1750_state = BH1750_STATE_READY;
			}
			break;
 8000764:	e056      	b.n	8000814 <BH1750_Init_Process+0x1f8>
			} else if ((HAL_GetTick() - bh1750_state_tick) >= 120) {
 8000766:	f002 fa63 	bl	8002c30 <HAL_GetTick>
 800076a:	4602      	mov	r2, r0
 800076c:	4b31      	ldr	r3, [pc, #196]	@ (8000834 <BH1750_Init_Process+0x218>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	1ad3      	subs	r3, r2, r3
 8000772:	2b77      	cmp	r3, #119	@ 0x77
 8000774:	d94e      	bls.n	8000814 <BH1750_Init_Process+0x1f8>
				bh1750_state = BH1750_STATE_READY;
 8000776:	4b2e      	ldr	r3, [pc, #184]	@ (8000830 <BH1750_Init_Process+0x214>)
 8000778:	2204      	movs	r2, #4
 800077a:	701a      	strb	r2, [r3, #0]
			break;
 800077c:	e04a      	b.n	8000814 <BH1750_Init_Process+0x1f8>
		}
		
		case BH1750_STATE_MEASURING: {
			// Czekanie po wysłaniu komendy trybu One Time (120ms dla H-Res/H-Res2, 16ms dla L-Res)
			uint32_t wait_time = (bh1750_current_mode == 0x13 || bh1750_current_mode == 0x23) ? 16 : 120;
 800077e:	4b33      	ldr	r3, [pc, #204]	@ (800084c <BH1750_Init_Process+0x230>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b13      	cmp	r3, #19
 8000784:	d003      	beq.n	800078e <BH1750_Init_Process+0x172>
 8000786:	4b31      	ldr	r3, [pc, #196]	@ (800084c <BH1750_Init_Process+0x230>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b23      	cmp	r3, #35	@ 0x23
 800078c:	d101      	bne.n	8000792 <BH1750_Init_Process+0x176>
 800078e:	2310      	movs	r3, #16
 8000790:	e000      	b.n	8000794 <BH1750_Init_Process+0x178>
 8000792:	2378      	movs	r3, #120	@ 0x78
 8000794:	607b      	str	r3, [r7, #4]
			if ((HAL_GetTick() - bh1750_state_tick) >= wait_time) {
 8000796:	f002 fa4b 	bl	8002c30 <HAL_GetTick>
 800079a:	4602      	mov	r2, r0
 800079c:	4b25      	ldr	r3, [pc, #148]	@ (8000834 <BH1750_Init_Process+0x218>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	1ad3      	subs	r3, r2, r3
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d837      	bhi.n	8000818 <BH1750_Init_Process+0x1fc>
				bh1750_state = BH1750_STATE_READY;
 80007a8:	4b21      	ldr	r3, [pc, #132]	@ (8000830 <BH1750_Init_Process+0x214>)
 80007aa:	2204      	movs	r2, #4
 80007ac:	701a      	strb	r2, [r3, #0]
			}
			break;
 80007ae:	e033      	b.n	8000818 <BH1750_Init_Process+0x1fc>
			break;
		}
		
		case BH1750_STATE_BUSY: {
			// Timeout - jeśli callback nie przyjdzie w rozsądnym czasie
			if ((HAL_GetTick() - bh1750_state_tick) > 500) {
 80007b0:	f002 fa3e 	bl	8002c30 <HAL_GetTick>
 80007b4:	4602      	mov	r2, r0
 80007b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000834 <BH1750_Init_Process+0x218>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80007c0:	d92c      	bls.n	800081c <BH1750_Init_Process+0x200>
				bh1750_state = BH1750_STATE_ERROR;
 80007c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <BH1750_Init_Process+0x214>)
 80007c4:	2206      	movs	r2, #6
 80007c6:	701a      	strb	r2, [r3, #0]
				bh1750_state_tick = HAL_GetTick();
 80007c8:	f002 fa32 	bl	8002c30 <HAL_GetTick>
 80007cc:	4603      	mov	r3, r0
 80007ce:	4a19      	ldr	r2, [pc, #100]	@ (8000834 <BH1750_Init_Process+0x218>)
 80007d0:	6013      	str	r3, [r2, #0]
			}
			break;
 80007d2:	e023      	b.n	800081c <BH1750_Init_Process+0x200>
		}
		
		case BH1750_STATE_ERROR: {
			// Spróbuj ponownie po 2 sekundach
			if ((HAL_GetTick() - bh1750_state_tick) >= 2000) {
 80007d4:	f002 fa2c 	bl	8002c30 <HAL_GetTick>
 80007d8:	4602      	mov	r2, r0
 80007da:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <BH1750_Init_Process+0x218>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80007e4:	d31c      	bcc.n	8000820 <BH1750_Init_Process+0x204>
				// Reset I2C peripheral jeśli jest w błędnym stanie
				if (hi2c1.State != HAL_I2C_STATE_READY) {
 80007e6:	4b18      	ldr	r3, [pc, #96]	@ (8000848 <BH1750_Init_Process+0x22c>)
 80007e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	2b20      	cmp	r3, #32
 80007f0:	d005      	beq.n	80007fe <BH1750_Init_Process+0x1e2>
					HAL_I2C_DeInit(&hi2c1);
 80007f2:	4815      	ldr	r0, [pc, #84]	@ (8000848 <BH1750_Init_Process+0x22c>)
 80007f4:	f002 fff2 	bl	80037dc <HAL_I2C_DeInit>
					HAL_I2C_Init(&hi2c1);
 80007f8:	4813      	ldr	r0, [pc, #76]	@ (8000848 <BH1750_Init_Process+0x22c>)
 80007fa:	f002 feab 	bl	8003554 <HAL_I2C_Init>
				}
				
				bh1750_state = BH1750_STATE_IDLE;
 80007fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <BH1750_Init_Process+0x214>)
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]
				config_step = 0;
 8000804:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <BH1750_Init_Process+0x21c>)
 8000806:	2200      	movs	r2, #0
 8000808:	701a      	strb	r2, [r3, #0]
			}
			break;
 800080a:	e009      	b.n	8000820 <BH1750_Init_Process+0x204>
		return;
 800080c:	bf00      	nop
 800080e:	e008      	b.n	8000822 <BH1750_Init_Process+0x206>
		}
		default:
			break;
 8000810:	bf00      	nop
 8000812:	e006      	b.n	8000822 <BH1750_Init_Process+0x206>
			break;
 8000814:	bf00      	nop
 8000816:	e004      	b.n	8000822 <BH1750_Init_Process+0x206>
			break;
 8000818:	bf00      	nop
 800081a:	e002      	b.n	8000822 <BH1750_Init_Process+0x206>
			break;
 800081c:	bf00      	nop
 800081e:	e000      	b.n	8000822 <BH1750_Init_Process+0x206>
			break;
 8000820:	bf00      	nop
	}
}
 8000822:	3708      	adds	r7, #8
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20000004 	.word	0x20000004
 800082c:	2000008c 	.word	0x2000008c
 8000830:	2000008d 	.word	0x2000008d
 8000834:	20000090 	.word	0x20000090
 8000838:	2000009e 	.word	0x2000009e
 800083c:	20000094 	.word	0x20000094
 8000840:	20000001 	.word	0x20000001
 8000844:	20000010 	.word	0x20000010
 8000848:	20001848 	.word	0x20001848
 800084c:	20000000 	.word	0x20000000

08000850 <BH1750_GetCurrentMode>:

/**
 * @brief Pobranie aktualnego trybu pracy BH1750
 */
uint8_t BH1750_GetCurrentMode(void) {
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
	return bh1750_current_mode;
 8000854:	4b03      	ldr	r3, [pc, #12]	@ (8000864 <BH1750_GetCurrentMode+0x14>)
 8000856:	781b      	ldrb	r3, [r3, #0]
}
 8000858:	4618      	mov	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	20000000 	.word	0x20000000

08000868 <BH1750_SetMode>:

/**
 * @brief Ustawienie trybu pracy BH1750
 */
HAL_StatusTypeDef BH1750_SetMode(uint8_t mode) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
	static uint8_t mode_cmd;
	HAL_StatusTypeDef status;
	
	mode_cmd = mode;
 8000872:	4a0c      	ldr	r2, [pc, #48]	@ (80008a4 <BH1750_SetMode+0x3c>)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	7013      	strb	r3, [r2, #0]
	status = HAL_I2C_Master_Transmit_IT(&hi2c1, bh1750_addr << 1, &mode_cmd, 1);
 8000878:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <BH1750_SetMode+0x40>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	b299      	uxth	r1, r3
 8000880:	2301      	movs	r3, #1
 8000882:	4a08      	ldr	r2, [pc, #32]	@ (80008a4 <BH1750_SetMode+0x3c>)
 8000884:	4809      	ldr	r0, [pc, #36]	@ (80008ac <BH1750_SetMode+0x44>)
 8000886:	f002 ffed 	bl	8003864 <HAL_I2C_Master_Transmit_IT>
 800088a:	4603      	mov	r3, r0
 800088c:	73fb      	strb	r3, [r7, #15]
	
	if (status == HAL_OK) {
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d102      	bne.n	800089a <BH1750_SetMode+0x32>
		bh1750_current_mode = mode;
 8000894:	4a06      	ldr	r2, [pc, #24]	@ (80008b0 <BH1750_SetMode+0x48>)
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	7013      	strb	r3, [r2, #0]
	}
	
	return status;
 800089a:	7bfb      	ldrb	r3, [r7, #15]
}
 800089c:	4618      	mov	r0, r3
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	2000009f 	.word	0x2000009f
 80008a8:	20000001 	.word	0x20000001
 80008ac:	20001848 	.word	0x20001848
 80008b0:	20000000 	.word	0x20000000

080008b4 <Measurement_SetInterval>:

/**
 * @brief Ustawienie interwału pomiaru
 */
void Measurement_SetInterval(uint32_t interval_ms) {
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
	measurement_auto.interval_ms = interval_ms;
 80008bc:	4a04      	ldr	r2, [pc, #16]	@ (80008d0 <Measurement_SetInterval+0x1c>)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	6013      	str	r3, [r2, #0]
}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	20000004 	.word	0x20000004

080008d4 <Measurement_GetInterval>:

/**
 * @brief Pobranie interwału pomiaru
 */
uint32_t Measurement_GetInterval(void) {
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
	return measurement_auto.interval_ms;
 80008d8:	4b03      	ldr	r3, [pc, #12]	@ (80008e8 <Measurement_GetInterval+0x14>)
 80008da:	681b      	ldr	r3, [r3, #0]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	20000004 	.word	0x20000004

080008ec <Measurement_EnableAutoRead>:

/**
 * @brief Włączenie/wyłączenie automatycznego odczytu
 */
void Measurement_EnableAutoRead(uint8_t enable) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
	measurement_auto.enabled = enable;
 80008f6:	4a07      	ldr	r2, [pc, #28]	@ (8000914 <Measurement_EnableAutoRead+0x28>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	7213      	strb	r3, [r2, #8]
	if (enable) {
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d004      	beq.n	800090c <Measurement_EnableAutoRead+0x20>
		measurement_auto.last_measurement = HAL_GetTick();
 8000902:	f002 f995 	bl	8002c30 <HAL_GetTick>
 8000906:	4603      	mov	r3, r0
 8000908:	4a02      	ldr	r2, [pc, #8]	@ (8000914 <Measurement_EnableAutoRead+0x28>)
 800090a:	6053      	str	r3, [r2, #4]
	}
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000004 	.word	0x20000004

08000918 <Measurement_AutoRead_Process>:

/**
 * @brief Przetwarzanie automatycznych pomiarów (główna pętla)
 */
void Measurement_AutoRead_Process(void) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
	if (!measurement_auto.enabled) {
 800091e:	4b71      	ldr	r3, [pc, #452]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 8000920:	7a1b      	ldrb	r3, [r3, #8]
 8000922:	2b00      	cmp	r3, #0
 8000924:	f000 80d2 	beq.w	8000acc <Measurement_AutoRead_Process+0x1b4>
		return;
	}
	
	// Tryb One Time: wyzwolenie pomiaru wysłaniem komendy trybu
	if (is_onetime_mode(bh1750_current_mode)) {
 8000928:	4b6f      	ldr	r3, [pc, #444]	@ (8000ae8 <Measurement_AutoRead_Process+0x1d0>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fe5d 	bl	80005ec <is_onetime_mode>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	f000 8094 	beq.w	8000a62 <Measurement_AutoRead_Process+0x14a>
		if (bh1750_state == BH1750_STATE_READY && onetime_meas_phase == 0) {
 800093a:	4b6c      	ldr	r3, [pc, #432]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	2b04      	cmp	r3, #4
 8000940:	d121      	bne.n	8000986 <Measurement_AutoRead_Process+0x6e>
 8000942:	4b6b      	ldr	r3, [pc, #428]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d11d      	bne.n	8000986 <Measurement_AutoRead_Process+0x6e>
			// Wysłanie komendy trybu do uruchomienia pomiaru (automatycznie zatrzymuje się po 120ms/16ms)
			if (HAL_I2C_Master_Transmit_IT(&hi2c1, bh1750_addr << 1, &bh1750_current_mode, 1) == HAL_OK) {
 800094a:	4b6a      	ldr	r3, [pc, #424]	@ (8000af4 <Measurement_AutoRead_Process+0x1dc>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	b299      	uxth	r1, r3
 8000952:	2301      	movs	r3, #1
 8000954:	4a64      	ldr	r2, [pc, #400]	@ (8000ae8 <Measurement_AutoRead_Process+0x1d0>)
 8000956:	4868      	ldr	r0, [pc, #416]	@ (8000af8 <Measurement_AutoRead_Process+0x1e0>)
 8000958:	f002 ff84 	bl	8003864 <HAL_I2C_Master_Transmit_IT>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	f040 80b6 	bne.w	8000ad0 <Measurement_AutoRead_Process+0x1b8>
				bh1750_state = BH1750_STATE_MEASURING;
 8000964:	4b61      	ldr	r3, [pc, #388]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000966:	2203      	movs	r2, #3
 8000968:	701a      	strb	r2, [r3, #0]
				bh1750_state_tick = HAL_GetTick();
 800096a:	f002 f961 	bl	8002c30 <HAL_GetTick>
 800096e:	4603      	mov	r3, r0
 8000970:	4a62      	ldr	r2, [pc, #392]	@ (8000afc <Measurement_AutoRead_Process+0x1e4>)
 8000972:	6013      	str	r3, [r2, #0]
				onetime_phase_tick = HAL_GetTick();
 8000974:	f002 f95c 	bl	8002c30 <HAL_GetTick>
 8000978:	4603      	mov	r3, r0
 800097a:	4a61      	ldr	r2, [pc, #388]	@ (8000b00 <Measurement_AutoRead_Process+0x1e8>)
 800097c:	6013      	str	r3, [r2, #0]
				onetime_meas_phase = 1;
 800097e:	4b5c      	ldr	r3, [pc, #368]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 8000980:	2201      	movs	r2, #1
 8000982:	701a      	strb	r2, [r3, #0]
			}
			return;
 8000984:	e0a4      	b.n	8000ad0 <Measurement_AutoRead_Process+0x1b8>
		}
		
		if (onetime_meas_phase == 1) {
 8000986:	4b5a      	ldr	r3, [pc, #360]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d121      	bne.n	80009d2 <Measurement_AutoRead_Process+0xba>
			// Czekanie na zakończenie pomiaru (120ms dla H-Res, 16ms dla L-Res)
			if (bh1750_state == BH1750_STATE_READY) {
 800098e:	4b57      	ldr	r3, [pc, #348]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b04      	cmp	r3, #4
 8000994:	d108      	bne.n	80009a8 <Measurement_AutoRead_Process+0x90>
				// Pomiar ukończony, gotowy do odczytu
				onetime_phase_tick = HAL_GetTick();
 8000996:	f002 f94b 	bl	8002c30 <HAL_GetTick>
 800099a:	4603      	mov	r3, r0
 800099c:	4a58      	ldr	r2, [pc, #352]	@ (8000b00 <Measurement_AutoRead_Process+0x1e8>)
 800099e:	6013      	str	r3, [r2, #0]
				onetime_meas_phase = 2;
 80009a0:	4b53      	ldr	r3, [pc, #332]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 80009a2:	2202      	movs	r2, #2
 80009a4:	701a      	strb	r2, [r3, #0]
				// Timeout - pomiar nie ukończony w rozsądnym czasie
				LightBuffer_Put(0.0f);
				measurement_auto.enabled = 0;
				onetime_meas_phase = 0;
			}
			return;
 80009a6:	e095      	b.n	8000ad4 <Measurement_AutoRead_Process+0x1bc>
			} else if ((HAL_GetTick() - onetime_phase_tick) > 500) {
 80009a8:	f002 f942 	bl	8002c30 <HAL_GetTick>
 80009ac:	4602      	mov	r2, r0
 80009ae:	4b54      	ldr	r3, [pc, #336]	@ (8000b00 <Measurement_AutoRead_Process+0x1e8>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	1ad3      	subs	r3, r2, r3
 80009b4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80009b8:	f240 808c 	bls.w	8000ad4 <Measurement_AutoRead_Process+0x1bc>
				LightBuffer_Put(0.0f);
 80009bc:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 8000b04 <Measurement_AutoRead_Process+0x1ec>
 80009c0:	f000 fa26 	bl	8000e10 <LightBuffer_Put>
				measurement_auto.enabled = 0;
 80009c4:	4b47      	ldr	r3, [pc, #284]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	721a      	strb	r2, [r3, #8]
				onetime_meas_phase = 0;
 80009ca:	4b49      	ldr	r3, [pc, #292]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
			return;
 80009d0:	e080      	b.n	8000ad4 <Measurement_AutoRead_Process+0x1bc>
		}
		
		if (onetime_meas_phase == 2) {
 80009d2:	4b47      	ldr	r3, [pc, #284]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b02      	cmp	r3, #2
 80009d8:	d143      	bne.n	8000a62 <Measurement_AutoRead_Process+0x14a>
			// Odczyt wyniku pomiaru
			if (bh1750_state == BH1750_STATE_READY) {
 80009da:	4b44      	ldr	r3, [pc, #272]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	2b04      	cmp	r3, #4
 80009e0:	d128      	bne.n	8000a34 <Measurement_AutoRead_Process+0x11c>
				bh1750_state = BH1750_STATE_BUSY;
 80009e2:	4b42      	ldr	r3, [pc, #264]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 80009e4:	2205      	movs	r2, #5
 80009e6:	701a      	strb	r2, [r3, #0]
				bh1750_state_tick = HAL_GetTick();  // Timestamp dla timeout
 80009e8:	f002 f922 	bl	8002c30 <HAL_GetTick>
 80009ec:	4603      	mov	r3, r0
 80009ee:	4a43      	ldr	r2, [pc, #268]	@ (8000afc <Measurement_AutoRead_Process+0x1e4>)
 80009f0:	6013      	str	r3, [r2, #0]
				HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(&hi2c1, (bh1750_addr << 1) | 0x01, bh1750_read_buffer, 2);
 80009f2:	4b40      	ldr	r3, [pc, #256]	@ (8000af4 <Measurement_AutoRead_Process+0x1dc>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	b21b      	sxth	r3, r3
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	b21b      	sxth	r3, r3
 8000a02:	b299      	uxth	r1, r3
 8000a04:	2302      	movs	r3, #2
 8000a06:	4a40      	ldr	r2, [pc, #256]	@ (8000b08 <Measurement_AutoRead_Process+0x1f0>)
 8000a08:	483b      	ldr	r0, [pc, #236]	@ (8000af8 <Measurement_AutoRead_Process+0x1e0>)
 8000a0a:	f002 ffcd 	bl	80039a8 <HAL_I2C_Master_Receive_IT>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	73fb      	strb	r3, [r7, #15]
				
				if (status != HAL_OK) {
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d05f      	beq.n	8000ad8 <Measurement_AutoRead_Process+0x1c0>
					bh1750_state = BH1750_STATE_READY;
 8000a18:	4b34      	ldr	r3, [pc, #208]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	701a      	strb	r2, [r3, #0]
					LightBuffer_Put(0.0f);
 8000a1e:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8000b04 <Measurement_AutoRead_Process+0x1ec>
 8000a22:	f000 f9f5 	bl	8000e10 <LightBuffer_Put>
					measurement_auto.enabled = 0;
 8000a26:	4b2f      	ldr	r3, [pc, #188]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	721a      	strb	r2, [r3, #8]
					onetime_meas_phase = 0;
 8000a2c:	4b30      	ldr	r3, [pc, #192]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
				LightBuffer_Put(0.0f);
				measurement_auto.enabled = 0;
				onetime_meas_phase = 0;
				bh1750_state = BH1750_STATE_READY;
			}
			return;
 8000a32:	e051      	b.n	8000ad8 <Measurement_AutoRead_Process+0x1c0>
			else if ((HAL_GetTick() - onetime_phase_tick) > 500) {
 8000a34:	f002 f8fc 	bl	8002c30 <HAL_GetTick>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	4b31      	ldr	r3, [pc, #196]	@ (8000b00 <Measurement_AutoRead_Process+0x1e8>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	1ad3      	subs	r3, r2, r3
 8000a40:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a44:	d948      	bls.n	8000ad8 <Measurement_AutoRead_Process+0x1c0>
				LightBuffer_Put(0.0f);
 8000a46:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8000b04 <Measurement_AutoRead_Process+0x1ec>
 8000a4a:	f000 f9e1 	bl	8000e10 <LightBuffer_Put>
				measurement_auto.enabled = 0;
 8000a4e:	4b25      	ldr	r3, [pc, #148]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	721a      	strb	r2, [r3, #8]
				onetime_meas_phase = 0;
 8000a54:	4b26      	ldr	r3, [pc, #152]	@ (8000af0 <Measurement_AutoRead_Process+0x1d8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
				bh1750_state = BH1750_STATE_READY;
 8000a5a:	4b24      	ldr	r3, [pc, #144]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000a5c:	2204      	movs	r2, #4
 8000a5e:	701a      	strb	r2, [r3, #0]
			return;
 8000a60:	e03a      	b.n	8000ad8 <Measurement_AutoRead_Process+0x1c0>
		}
	}
	
	// Tryb Continuous: wyzwolenie okresowych pomiarów
	if (bh1750_state != BH1750_STATE_READY) {
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	d138      	bne.n	8000adc <Measurement_AutoRead_Process+0x1c4>
		return;
	}
	
	uint32_t current_time = HAL_GetTick();
 8000a6a:	f002 f8e1 	bl	8002c30 <HAL_GetTick>
 8000a6e:	60b8      	str	r0, [r7, #8]
	if ((current_time - measurement_auto.last_measurement) >= measurement_auto.interval_ms) {
 8000a70:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	1ad2      	subs	r2, r2, r3
 8000a78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d32e      	bcc.n	8000ade <Measurement_AutoRead_Process+0x1c6>
		measurement_auto.last_measurement = current_time;
 8000a80:	4a18      	ldr	r2, [pc, #96]	@ (8000ae4 <Measurement_AutoRead_Process+0x1cc>)
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	6053      	str	r3, [r2, #4]
		
		// Wysłanie komendy odczytu
		bh1750_state = BH1750_STATE_BUSY;
 8000a86:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000a88:	2205      	movs	r2, #5
 8000a8a:	701a      	strb	r2, [r3, #0]
		bh1750_state_tick = HAL_GetTick();  // Timestamp dla timeout
 8000a8c:	f002 f8d0 	bl	8002c30 <HAL_GetTick>
 8000a90:	4603      	mov	r3, r0
 8000a92:	4a1a      	ldr	r2, [pc, #104]	@ (8000afc <Measurement_AutoRead_Process+0x1e4>)
 8000a94:	6013      	str	r3, [r2, #0]
		HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(&hi2c1, (bh1750_addr << 1) | 0x01, bh1750_read_buffer, 2);
 8000a96:	4b17      	ldr	r3, [pc, #92]	@ (8000af4 <Measurement_AutoRead_Process+0x1dc>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	b21b      	sxth	r3, r3
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	b21b      	sxth	r3, r3
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	b21b      	sxth	r3, r3
 8000aa6:	b299      	uxth	r1, r3
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	4a17      	ldr	r2, [pc, #92]	@ (8000b08 <Measurement_AutoRead_Process+0x1f0>)
 8000aac:	4812      	ldr	r0, [pc, #72]	@ (8000af8 <Measurement_AutoRead_Process+0x1e0>)
 8000aae:	f002 ff7b 	bl	80039a8 <HAL_I2C_Master_Receive_IT>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
		
		if (status != HAL_OK) {
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d010      	beq.n	8000ade <Measurement_AutoRead_Process+0x1c6>
			bh1750_state = BH1750_STATE_READY;
 8000abc:	4b0b      	ldr	r3, [pc, #44]	@ (8000aec <Measurement_AutoRead_Process+0x1d4>)
 8000abe:	2204      	movs	r2, #4
 8000ac0:	701a      	strb	r2, [r3, #0]
			LightBuffer_Put(0.0f);
 8000ac2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8000b04 <Measurement_AutoRead_Process+0x1ec>
 8000ac6:	f000 f9a3 	bl	8000e10 <LightBuffer_Put>
 8000aca:	e008      	b.n	8000ade <Measurement_AutoRead_Process+0x1c6>
		return;
 8000acc:	bf00      	nop
 8000ace:	e006      	b.n	8000ade <Measurement_AutoRead_Process+0x1c6>
			return;
 8000ad0:	bf00      	nop
 8000ad2:	e004      	b.n	8000ade <Measurement_AutoRead_Process+0x1c6>
			return;
 8000ad4:	bf00      	nop
 8000ad6:	e002      	b.n	8000ade <Measurement_AutoRead_Process+0x1c6>
			return;
 8000ad8:	bf00      	nop
 8000ada:	e000      	b.n	8000ade <Measurement_AutoRead_Process+0x1c6>
		return;
 8000adc:	bf00      	nop
		}
	}
}
 8000ade:	3710      	adds	r7, #16
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	20000004 	.word	0x20000004
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	2000008d 	.word	0x2000008d
 8000af0:	20000094 	.word	0x20000094
 8000af4:	20000001 	.word	0x20000001
 8000af8:	20001848 	.word	0x20001848
 8000afc:	20000090 	.word	0x20000090
 8000b00:	20000098 	.word	0x20000098
 8000b04:	00000000 	.word	0x00000000
 8000b08:	2000009c 	.word	0x2000009c

08000b0c <HAL_I2C_MasterRxCpltCallback>:

/**
 * @brief Callback ukończenia odczytu I2C
 */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b086      	sub	sp, #24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	if (hi2c != &hi2c1) {
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a38      	ldr	r2, [pc, #224]	@ (8000bf8 <HAL_I2C_MasterRxCpltCallback+0xec>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d168      	bne.n	8000bee <HAL_I2C_MasterRxCpltCallback+0xe2>
		return;
	}

	// Light measurement reading
	if (bh1750_state == BH1750_STATE_BUSY) {
 8000b1c:	4b37      	ldr	r3, [pc, #220]	@ (8000bfc <HAL_I2C_MasterRxCpltCallback+0xf0>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b05      	cmp	r3, #5
 8000b22:	d165      	bne.n	8000bf0 <HAL_I2C_MasterRxCpltCallback+0xe4>
		uint16_t raw_value = (bh1750_read_buffer[0] << 8) | bh1750_read_buffer[1];
 8000b24:	4b36      	ldr	r3, [pc, #216]	@ (8000c00 <HAL_I2C_MasterRxCpltCallback+0xf4>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b21b      	sxth	r3, r3
 8000b2a:	021b      	lsls	r3, r3, #8
 8000b2c:	b21a      	sxth	r2, r3
 8000b2e:	4b34      	ldr	r3, [pc, #208]	@ (8000c00 <HAL_I2C_MasterRxCpltCallback+0xf4>)
 8000b30:	785b      	ldrb	r3, [r3, #1]
 8000b32:	b21b      	sxth	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	827b      	strh	r3, [r7, #18]
		
		// Select divider based on measurement mode
		float lux_divider;
		switch (bh1750_current_mode) {
 8000b3a:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <HAL_I2C_MasterRxCpltCallback+0xf8>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	3b11      	subs	r3, #17
 8000b40:	2b12      	cmp	r3, #18
 8000b42:	d830      	bhi.n	8000ba6 <HAL_I2C_MasterRxCpltCallback+0x9a>
 8000b44:	a201      	add	r2, pc, #4	@ (adr r2, 8000b4c <HAL_I2C_MasterRxCpltCallback+0x40>)
 8000b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b4a:	bf00      	nop
 8000b4c:	08000b99 	.word	0x08000b99
 8000b50:	08000ba7 	.word	0x08000ba7
 8000b54:	08000b9f 	.word	0x08000b9f
 8000b58:	08000ba7 	.word	0x08000ba7
 8000b5c:	08000ba7 	.word	0x08000ba7
 8000b60:	08000ba7 	.word	0x08000ba7
 8000b64:	08000ba7 	.word	0x08000ba7
 8000b68:	08000ba7 	.word	0x08000ba7
 8000b6c:	08000ba7 	.word	0x08000ba7
 8000b70:	08000ba7 	.word	0x08000ba7
 8000b74:	08000ba7 	.word	0x08000ba7
 8000b78:	08000ba7 	.word	0x08000ba7
 8000b7c:	08000ba7 	.word	0x08000ba7
 8000b80:	08000ba7 	.word	0x08000ba7
 8000b84:	08000ba7 	.word	0x08000ba7
 8000b88:	08000ba7 	.word	0x08000ba7
 8000b8c:	08000b99 	.word	0x08000b99
 8000b90:	08000ba7 	.word	0x08000ba7
 8000b94:	08000b9f 	.word	0x08000b9f
			case 0x11:  // Continuous H-Res Mode2
			case 0x21:  // One Time H-Res Mode2
				lux_divider = 2.4f;  // 0.5 lx resolution
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <HAL_I2C_MasterRxCpltCallback+0xfc>)
 8000b9a:	617b      	str	r3, [r7, #20]
				break;
 8000b9c:	e006      	b.n	8000bac <HAL_I2C_MasterRxCpltCallback+0xa0>
			
			case 0x13:  // Continuous L-Res Mode
			case 0x23:  // One Time L-Res Mode
				lux_divider = 0.5f;  // 4 lx resolution
 8000b9e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000ba2:	617b      	str	r3, [r7, #20]
				break;
 8000ba4:	e002      	b.n	8000bac <HAL_I2C_MasterRxCpltCallback+0xa0>
			
			case 0x10:  // Continuous H-Res Mode
			case 0x20:  // One Time H-Res Mode
			default:
				lux_divider = 1.2f;  // 1 lx resolution
 8000ba6:	4b19      	ldr	r3, [pc, #100]	@ (8000c0c <HAL_I2C_MasterRxCpltCallback+0x100>)
 8000ba8:	617b      	str	r3, [r7, #20]
				break;
 8000baa:	bf00      	nop
		}
		
		// Calculate lux value and add to buffer (both modes)
		float lux = raw_value / lux_divider;
 8000bac:	8a7b      	ldrh	r3, [r7, #18]
 8000bae:	ee07 3a90 	vmov	s15, r3
 8000bb2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000bb6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bbe:	edc7 7a03 	vstr	s15, [r7, #12]
		LightBuffer_Put(lux);
 8000bc2:	ed97 0a03 	vldr	s0, [r7, #12]
 8000bc6:	f000 f923 	bl	8000e10 <LightBuffer_Put>
		
		// For One Time mode: disable automatic reading after single measurement
		if (is_onetime_mode(bh1750_current_mode)) {
 8000bca:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <HAL_I2C_MasterRxCpltCallback+0xf8>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff fd0c 	bl	80005ec <is_onetime_mode>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d005      	beq.n	8000be6 <HAL_I2C_MasterRxCpltCallback+0xda>
			measurement_auto.enabled = 0;
 8000bda:	4b0d      	ldr	r3, [pc, #52]	@ (8000c10 <HAL_I2C_MasterRxCpltCallback+0x104>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	721a      	strb	r2, [r3, #8]
			onetime_meas_phase = 0;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <HAL_I2C_MasterRxCpltCallback+0x108>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	701a      	strb	r2, [r3, #0]
		}
		
		bh1750_state = BH1750_STATE_READY;
 8000be6:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <HAL_I2C_MasterRxCpltCallback+0xf0>)
 8000be8:	2204      	movs	r2, #4
 8000bea:	701a      	strb	r2, [r3, #0]
 8000bec:	e000      	b.n	8000bf0 <HAL_I2C_MasterRxCpltCallback+0xe4>
		return;
 8000bee:	bf00      	nop
	}
}
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20001848 	.word	0x20001848
 8000bfc:	2000008d 	.word	0x2000008d
 8000c00:	2000009c 	.word	0x2000009c
 8000c04:	20000000 	.word	0x20000000
 8000c08:	4019999a 	.word	0x4019999a
 8000c0c:	3f99999a 	.word	0x3f99999a
 8000c10:	20000004 	.word	0x20000004
 8000c14:	20000094 	.word	0x20000094

08000c18 <HAL_I2C_ErrorCallback>:

/**
 * @brief Callback błędu I2C
 */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a06      	ldr	r2, [pc, #24]	@ (8000c3c <HAL_I2C_ErrorCallback+0x24>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d102      	bne.n	8000c2e <HAL_I2C_ErrorCallback+0x16>
		I2C_Error = 1;
 8000c28:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <HAL_I2C_ErrorCallback+0x28>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
	}
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20001848 	.word	0x20001848
 8000c40:	2000008c 	.word	0x2000008c

08000c44 <USART_kbhit>:

/**
 * @brief Check if USART receive buffer has data
 * @retval 1 if data available, 0 if empty
 */
uint8_t USART_kbhit(void) {
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
	if (USART_RX_Empty == USART_RX_Busy) {
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <USART_kbhit+0x20>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b06      	ldr	r3, [pc, #24]	@ (8000c68 <USART_kbhit+0x24>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d101      	bne.n	8000c58 <USART_kbhit+0x14>
		return 0; // Buffer is empty
 8000c54:	2300      	movs	r3, #0
 8000c56:	e000      	b.n	8000c5a <USART_kbhit+0x16>
	} else {
		return 1; // Buffer has data
 8000c58:	2301      	movs	r3, #1
	}
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	20000890 	.word	0x20000890
 8000c68:	20000894 	.word	0x20000894

08000c6c <USART_getchar>:

/**
 * @brief Get one character from USART receive buffer
 * @retval Character from buffer or -1 if empty
 */
int16_t USART_getchar(void) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (USART_RX_Empty != USART_RX_Busy) {
 8000c72:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <USART_getchar+0x4c>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <USART_getchar+0x50>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d014      	beq.n	8000ca8 <USART_getchar+0x3c>
		tmp = USART_RxBuf[USART_RX_Busy];
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <USART_getchar+0x50>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc0 <USART_getchar+0x54>)
 8000c84:	5cd3      	ldrb	r3, [r2, r3]
 8000c86:	80fb      	strh	r3, [r7, #6]
		USART_RX_Busy++;
 8000c88:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <USART_getchar+0x50>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	4a0b      	ldr	r2, [pc, #44]	@ (8000cbc <USART_getchar+0x50>)
 8000c90:	6013      	str	r3, [r2, #0]
		if (USART_RX_Busy >= USART_RXBUF_LEN)
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <USART_getchar+0x50>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c9a:	db02      	blt.n	8000ca2 <USART_getchar+0x36>
			USART_RX_Busy = 0;
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <USART_getchar+0x50>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
		return tmp;
 8000ca2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ca6:	e001      	b.n	8000cac <USART_getchar+0x40>
	} else
		return -1;
 8000ca8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	20000890 	.word	0x20000890
 8000cbc:	20000894 	.word	0x20000894
 8000cc0:	20000688 	.word	0x20000688

08000cc4 <USART_fsend>:

/**
 * @brief Send formatted string via USART
 * @param format: Format string (like printf)
 */
void USART_fsend(char *format, ...) {
 8000cc4:	b40f      	push	{r0, r1, r2, r3}
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8000ccc:	af00      	add	r7, sp, #0
	char tmp_rs[560];
	int i;
	__IO int idx;
	va_list arglist;
	va_start(arglist, format);
 8000cce:	f507 7213 	add.w	r2, r7, #588	@ 0x24c
 8000cd2:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000cd6:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000cda:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_rs, format, arglist);
 8000cdc:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000ce0:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000ce4:	f107 000c 	add.w	r0, r7, #12
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8000cee:	f006 fa73 	bl	80071d8 <vsiprintf>
	va_end(arglist);
	idx = USART_TX_Empty;
 8000cf2:	4b43      	ldr	r3, [pc, #268]	@ (8000e00 <USART_fsend+0x13c>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000cfa:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000cfe:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 8000d00:	2300      	movs	r3, #0
 8000d02:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 8000d06:	e02c      	b.n	8000d62 <USART_fsend+0x9e>
		USART_TxBuf[idx] = tmp_rs[i];
 8000d08:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d0c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8000d16:	f5a2 710d 	sub.w	r1, r2, #564	@ 0x234
 8000d1a:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 8000d1e:	440a      	add	r2, r1
 8000d20:	7811      	ldrb	r1, [r2, #0]
 8000d22:	4a38      	ldr	r2, [pc, #224]	@ (8000e04 <USART_fsend+0x140>)
 8000d24:	54d1      	strb	r1, [r2, r3]
		idx++;
 8000d26:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d2a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	1c5a      	adds	r2, r3, #1
 8000d32:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d36:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d3a:	601a      	str	r2, [r3, #0]
		if (idx >= USART_TXBUF_LEN)
 8000d3c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d40:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000d4a:	db05      	blt.n	8000d58 <USART_fsend+0x94>
			idx = 0;
 8000d4c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d50:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 8000d58:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 8000d62:	f107 030c 	add.w	r3, r7, #12
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fa52 	bl	8000210 <strlen>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d8c8      	bhi.n	8000d08 <USART_fsend+0x44>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d76:	b672      	cpsid	i
}
 8000d78:	bf00      	nop
	}
	__disable_irq();
	if ((USART_TX_Empty == USART_TX_Busy)
 8000d7a:	4b21      	ldr	r3, [pc, #132]	@ (8000e00 <USART_fsend+0x13c>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4b22      	ldr	r3, [pc, #136]	@ (8000e08 <USART_fsend+0x144>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d12a      	bne.n	8000ddc <USART_fsend+0x118>
			&& (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000d86:	4b21      	ldr	r3, [pc, #132]	@ (8000e0c <USART_fsend+0x148>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d90:	2b80      	cmp	r3, #128	@ 0x80
 8000d92:	d123      	bne.n	8000ddc <USART_fsend+0x118>
		USART_TX_Empty = idx;
 8000d94:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d98:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a18      	ldr	r2, [pc, #96]	@ (8000e00 <USART_fsend+0x13c>)
 8000da0:	6013      	str	r3, [r2, #0]
		uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8000da2:	4b19      	ldr	r3, [pc, #100]	@ (8000e08 <USART_fsend+0x144>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a17      	ldr	r2, [pc, #92]	@ (8000e04 <USART_fsend+0x140>)
 8000da8:	5cd2      	ldrb	r2, [r2, r3]
 8000daa:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000dae:	f2a3 233d 	subw	r3, r3, #573	@ 0x23d
 8000db2:	701a      	strb	r2, [r3, #0]
		USART_TX_Busy++;
 8000db4:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <USART_fsend+0x144>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	3301      	adds	r3, #1
 8000dba:	4a13      	ldr	r2, [pc, #76]	@ (8000e08 <USART_fsend+0x144>)
 8000dbc:	6013      	str	r3, [r2, #0]
		if (USART_TX_Busy >= USART_TXBUF_LEN)
 8000dbe:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <USART_fsend+0x144>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000dc6:	db02      	blt.n	8000dce <USART_fsend+0x10a>
			USART_TX_Busy = 0;
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <USART_fsend+0x144>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000dce:	1cfb      	adds	r3, r7, #3
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	480d      	ldr	r0, [pc, #52]	@ (8000e0c <USART_fsend+0x148>)
 8000dd6:	f005 f9fd 	bl	80061d4 <HAL_UART_Transmit_IT>
			&& (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000dda:	e006      	b.n	8000dea <USART_fsend+0x126>
	} else {
		USART_TX_Empty = idx;
 8000ddc:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000de0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a06      	ldr	r2, [pc, #24]	@ (8000e00 <USART_fsend+0x13c>)
 8000de8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000dea:	b662      	cpsie	i
}
 8000dec:	bf00      	nop
	}
	__enable_irq();
}
 8000dee:	bf00      	nop
 8000df0:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 8000df4:	46bd      	mov	sp, r7
 8000df6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dfa:	b004      	add	sp, #16
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000888 	.word	0x20000888
 8000e04:	200000a0 	.word	0x200000a0
 8000e08:	2000088c 	.word	0x2000088c
 8000e0c:	2000189c 	.word	0x2000189c

08000e10 <LightBuffer_Put>:

uint8_t LightBuffer_Put(float lux) {
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	ed87 0a01 	vstr	s0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e1a:	b672      	cpsid	i
}
 8000e1c:	bf00      	nop
	__disable_irq();

	LightBuffer[LightBuffer_WritePos].lux = lux;
 8000e1e:	4b15      	ldr	r3, [pc, #84]	@ (8000e74 <LightBuffer_Put+0x64>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a15      	ldr	r2, [pc, #84]	@ (8000e78 <LightBuffer_Put+0x68>)
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	4413      	add	r3, r2
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	601a      	str	r2, [r3, #0]
	LightBuffer_WritePos = (LightBuffer_WritePos + 1) % LIGHT_BUFFER_SIZE;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <LightBuffer_Put+0x64>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	1c5a      	adds	r2, r3, #1
 8000e32:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <LightBuffer_Put+0x6c>)
 8000e34:	fba3 1302 	umull	r1, r3, r3, r2
 8000e38:	099b      	lsrs	r3, r3, #6
 8000e3a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e3e:	fb01 f303 	mul.w	r3, r1, r3
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	4a0b      	ldr	r2, [pc, #44]	@ (8000e74 <LightBuffer_Put+0x64>)
 8000e46:	6013      	str	r3, [r2, #0]
	if (LightBuffer_Count < LIGHT_BUFFER_SIZE) {
 8000e48:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <LightBuffer_Put+0x70>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e50:	d204      	bcs.n	8000e5c <LightBuffer_Put+0x4c>
		LightBuffer_Count++;
 8000e52:	4b0b      	ldr	r3, [pc, #44]	@ (8000e80 <LightBuffer_Put+0x70>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	3301      	adds	r3, #1
 8000e58:	4a09      	ldr	r2, [pc, #36]	@ (8000e80 <LightBuffer_Put+0x70>)
 8000e5a:	6013      	str	r3, [r2, #0]
	}
	LightBuffer_DataAvailable = 1;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <LightBuffer_Put+0x74>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e62:	b662      	cpsie	i
}
 8000e64:	bf00      	nop
	__enable_irq();
	return 1;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	2000183c 	.word	0x2000183c
 8000e78:	2000089c 	.word	0x2000089c
 8000e7c:	10624dd3 	.word	0x10624dd3
 8000e80:	20001840 	.word	0x20001840
 8000e84:	20001844 	.word	0x20001844

08000e88 <LightBuffer_GetCount>:
			? (LIGHT_BUFFER_SIZE - 1)
			: (LightBuffer_WritePos - 1);
	return &LightBuffer[latest_index];
}

uint32_t LightBuffer_GetCount(void) {
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
	return LightBuffer_Count;
 8000e8c:	4b03      	ldr	r3, [pc, #12]	@ (8000e9c <LightBuffer_GetCount+0x14>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	20001840 	.word	0x20001840

08000ea0 <LightBuffer_GetByOffset>:

measurement_entry_t* LightBuffer_GetByOffset(uint16_t offset) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80fb      	strh	r3, [r7, #6]
	if (!LightBuffer_DataAvailable) {
 8000eaa:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <LightBuffer_GetByOffset+0x64>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d101      	bne.n	8000eb8 <LightBuffer_GetByOffset+0x18>
		return NULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	e01f      	b.n	8000ef8 <LightBuffer_GetByOffset+0x58>
	}
	uint32_t count = LightBuffer_Count;
 8000eb8:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <LightBuffer_GetByOffset+0x68>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	60fb      	str	r3, [r7, #12]
	if (count == 0 || offset >= count) {
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d003      	beq.n	8000ecc <LightBuffer_GetByOffset+0x2c>
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d801      	bhi.n	8000ed0 <LightBuffer_GetByOffset+0x30>
		return NULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e013      	b.n	8000ef8 <LightBuffer_GetByOffset+0x58>
	}
	uint32_t actual_index = (LightBuffer_WritePos - 1 - offset + LIGHT_BUFFER_SIZE)
 8000ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <LightBuffer_GetByOffset+0x6c>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8000edc:	4a0c      	ldr	r2, [pc, #48]	@ (8000f10 <LightBuffer_GetByOffset+0x70>)
 8000ede:	fba2 1203 	umull	r1, r2, r2, r3
 8000ee2:	0992      	lsrs	r2, r2, #6
 8000ee4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ee8:	fb01 f202 	mul.w	r2, r1, r2
 8000eec:	1a9b      	subs	r3, r3, r2
 8000eee:	60bb      	str	r3, [r7, #8]
			% LIGHT_BUFFER_SIZE;
	return &LightBuffer[actual_index];
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	4a07      	ldr	r2, [pc, #28]	@ (8000f14 <LightBuffer_GetByOffset+0x74>)
 8000ef6:	4413      	add	r3, r2
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	20001844 	.word	0x20001844
 8000f08:	20001840 	.word	0x20001840
 8000f0c:	2000183c 	.word	0x2000183c
 8000f10:	10624dd3 	.word	0x10624dd3
 8000f14:	2000089c 	.word	0x2000089c

08000f18 <LightBuffer_GetByIndexOldest>:

measurement_entry_t* LightBuffer_GetByIndexOldest(uint16_t index) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	80fb      	strh	r3, [r7, #6]
	uint32_t count = LightBuffer_Count;
 8000f22:	4b0d      	ldr	r3, [pc, #52]	@ (8000f58 <LightBuffer_GetByIndexOldest+0x40>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	60fb      	str	r3, [r7, #12]
	if (count == 0 || index >= count) {
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d003      	beq.n	8000f36 <LightBuffer_GetByIndexOldest+0x1e>
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d801      	bhi.n	8000f3a <LightBuffer_GetByIndexOldest+0x22>
		return NULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e00a      	b.n	8000f50 <LightBuffer_GetByIndexOldest+0x38>
	}
	uint32_t offset_from_latest = (count - 1U) - index;
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	3b01      	subs	r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
	return LightBuffer_GetByOffset((uint16_t)offset_from_latest);
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ffa9 	bl	8000ea0 <LightBuffer_GetByOffset>
 8000f4e:	4603      	mov	r3, r0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20001840 	.word	0x20001840

08000f5c <Measurement_FillTestData>:

void Measurement_FillTestData(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
	for (uint16_t i = 1; i <= 2500; i++) {
 8000f62:	2301      	movs	r3, #1
 8000f64:	80fb      	strh	r3, [r7, #6]
 8000f66:	e011      	b.n	8000f8c <Measurement_FillTestData+0x30>
		float lux_value = 100.0f + (float)i;
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f72:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000fa0 <Measurement_FillTestData+0x44>
 8000f76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f7a:	edc7 7a00 	vstr	s15, [r7]
		LightBuffer_Put(lux_value);
 8000f7e:	ed97 0a00 	vldr	s0, [r7]
 8000f82:	f7ff ff45 	bl	8000e10 <LightBuffer_Put>
	for (uint16_t i = 1; i <= 2500; i++) {
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	80fb      	strh	r3, [r7, #6]
 8000f8c:	88fb      	ldrh	r3, [r7, #6]
 8000f8e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d9e8      	bls.n	8000f68 <Measurement_FillTestData+0xc>
	}
}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	42c80000 	.word	0x42c80000

08000fa4 <is_hex_char>:
/**
 * @brief Check if character is valid hex (0-9, A-F, a-f)
 * @param c: Character to check
 * @retval 1 if valid hex, 0 otherwise
 */
uint8_t is_hex_char(char c) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	return (c >= '0' && c <= '9') || (c >= 'A' && c <= 'F') || (c >= 'a' && c <= 'f');
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b2f      	cmp	r3, #47	@ 0x2f
 8000fb2:	d902      	bls.n	8000fba <is_hex_char+0x16>
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2b39      	cmp	r3, #57	@ 0x39
 8000fb8:	d90b      	bls.n	8000fd2 <is_hex_char+0x2e>
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b40      	cmp	r3, #64	@ 0x40
 8000fbe:	d902      	bls.n	8000fc6 <is_hex_char+0x22>
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	2b46      	cmp	r3, #70	@ 0x46
 8000fc4:	d905      	bls.n	8000fd2 <is_hex_char+0x2e>
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b60      	cmp	r3, #96	@ 0x60
 8000fca:	d904      	bls.n	8000fd6 <is_hex_char+0x32>
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	2b66      	cmp	r3, #102	@ 0x66
 8000fd0:	d801      	bhi.n	8000fd6 <is_hex_char+0x32>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <is_hex_char+0x34>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	b2db      	uxtb	r3, r3
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <hex2byte>:
 * @brief Convert two hex characters to byte
 * @param hi: High nibble character
 * @param lo: Low nibble character
 * @retval Converted byte value
 */
uint8_t hex2byte(char hi, char lo) {
 8000fe6:	b480      	push	{r7}
 8000fe8:	b085      	sub	sp, #20
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	460a      	mov	r2, r1
 8000ff0:	71fb      	strb	r3, [r7, #7]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	71bb      	strb	r3, [r7, #6]
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	2b2f      	cmp	r3, #47	@ 0x2f
 8000ffa:	d906      	bls.n	800100a <hex2byte+0x24>
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	2b39      	cmp	r3, #57	@ 0x39
 8001000:	d803      	bhi.n	800100a <hex2byte+0x24>
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	3b30      	subs	r3, #48	@ 0x30
 8001006:	b2db      	uxtb	r3, r3
 8001008:	e014      	b.n	8001034 <hex2byte+0x4e>
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	2b40      	cmp	r3, #64	@ 0x40
 800100e:	d906      	bls.n	800101e <hex2byte+0x38>
					(hi >= 'A' && hi <= 'F') ? hi - 'A' + 10 :
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	2b46      	cmp	r3, #70	@ 0x46
 8001014:	d803      	bhi.n	800101e <hex2byte+0x38>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	3b37      	subs	r3, #55	@ 0x37
 800101a:	b2db      	uxtb	r3, r3
 800101c:	e00a      	b.n	8001034 <hex2byte+0x4e>
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	2b60      	cmp	r3, #96	@ 0x60
 8001022:	d906      	bls.n	8001032 <hex2byte+0x4c>
					(hi >= 'a' && hi <= 'f') ? hi - 'a' + 10 : 0;
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	2b66      	cmp	r3, #102	@ 0x66
 8001028:	d803      	bhi.n	8001032 <hex2byte+0x4c>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	3b57      	subs	r3, #87	@ 0x57
 800102e:	b2db      	uxtb	r3, r3
 8001030:	e000      	b.n	8001034 <hex2byte+0x4e>
 8001032:	2300      	movs	r3, #0
 8001034:	73fb      	strb	r3, [r7, #15]
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	2b2f      	cmp	r3, #47	@ 0x2f
 800103a:	d906      	bls.n	800104a <hex2byte+0x64>
 800103c:	79bb      	ldrb	r3, [r7, #6]
 800103e:	2b39      	cmp	r3, #57	@ 0x39
 8001040:	d803      	bhi.n	800104a <hex2byte+0x64>
 8001042:	79bb      	ldrb	r3, [r7, #6]
 8001044:	3b30      	subs	r3, #48	@ 0x30
 8001046:	b2db      	uxtb	r3, r3
 8001048:	e014      	b.n	8001074 <hex2byte+0x8e>
 800104a:	79bb      	ldrb	r3, [r7, #6]
 800104c:	2b40      	cmp	r3, #64	@ 0x40
 800104e:	d906      	bls.n	800105e <hex2byte+0x78>
					(lo >= 'A' && lo <= 'F') ? lo - 'A' + 10 :
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	2b46      	cmp	r3, #70	@ 0x46
 8001054:	d803      	bhi.n	800105e <hex2byte+0x78>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8001056:	79bb      	ldrb	r3, [r7, #6]
 8001058:	3b37      	subs	r3, #55	@ 0x37
 800105a:	b2db      	uxtb	r3, r3
 800105c:	e00a      	b.n	8001074 <hex2byte+0x8e>
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	2b60      	cmp	r3, #96	@ 0x60
 8001062:	d906      	bls.n	8001072 <hex2byte+0x8c>
					(lo >= 'a' && lo <= 'f') ? lo - 'a' + 10 : 0;
 8001064:	79bb      	ldrb	r3, [r7, #6]
 8001066:	2b66      	cmp	r3, #102	@ 0x66
 8001068:	d803      	bhi.n	8001072 <hex2byte+0x8c>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 800106a:	79bb      	ldrb	r3, [r7, #6]
 800106c:	3b57      	subs	r3, #87	@ 0x57
 800106e:	b2db      	uxtb	r3, r3
 8001070:	e000      	b.n	8001074 <hex2byte+0x8e>
 8001072:	2300      	movs	r3, #0
 8001074:	73bb      	strb	r3, [r7, #14]
	return (high << 4) | low;
 8001076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107a:	011b      	lsls	r3, r3, #4
 800107c:	b25a      	sxtb	r2, r3
 800107e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001082:	4313      	orrs	r3, r2
 8001084:	b25b      	sxtb	r3, r3
 8001086:	b2db      	uxtb	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <crc8>:
 * @brief Calculate CRC-8 (polynomial 0x07)
 * @param data: Pointer to data buffer
 * @param len: Length of data
 * @retval CRC-8 value
 */
uint8_t crc8(uint8_t *data, uint16_t len) {
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0x00;
 80010a0:	2300      	movs	r3, #0
 80010a2:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++) {
 80010a4:	2300      	movs	r3, #0
 80010a6:	81bb      	strh	r3, [r7, #12]
 80010a8:	e022      	b.n	80010f0 <crc8+0x5c>
		crc ^= data[i];
 80010aa:	89bb      	ldrh	r3, [r7, #12]
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	4413      	add	r3, r2
 80010b0:	781a      	ldrb	r2, [r3, #0]
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	4053      	eors	r3, r2
 80010b6:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 80010b8:	2300      	movs	r3, #0
 80010ba:	72fb      	strb	r3, [r7, #11]
 80010bc:	e012      	b.n	80010e4 <crc8+0x50>
			if (crc & 0x80)
 80010be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	da08      	bge.n	80010d8 <crc8+0x44>
				crc = (crc << 1) ^ 0x07;
 80010c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	f083 0307 	eor.w	r3, r3, #7
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	73fb      	strb	r3, [r7, #15]
 80010d6:	e002      	b.n	80010de <crc8+0x4a>
			else
				crc <<= 1;
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	3301      	adds	r3, #1
 80010e2:	72fb      	strb	r3, [r7, #11]
 80010e4:	7afb      	ldrb	r3, [r7, #11]
 80010e6:	2b07      	cmp	r3, #7
 80010e8:	d9e9      	bls.n	80010be <crc8+0x2a>
	for (uint16_t i = 0; i < len; i++) {
 80010ea:	89bb      	ldrh	r3, [r7, #12]
 80010ec:	3301      	adds	r3, #1
 80010ee:	81bb      	strh	r3, [r7, #12]
 80010f0:	89ba      	ldrh	r2, [r7, #12]
 80010f2:	887b      	ldrh	r3, [r7, #2]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d3d8      	bcc.n	80010aa <crc8+0x16>
		}
	}
	return crc;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3714      	adds	r7, #20
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
	...

08001108 <byte2hex>:
/**
 * @brief Convert byte to two hex characters
 * @param byte: Byte to convert
 * @param hex: Output buffer (must be at least 2 bytes)
 */
void byte2hex(uint8_t byte, char *hex) {
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	6039      	str	r1, [r7, #0]
 8001112:	71fb      	strb	r3, [r7, #7]
	static const char hex_chars[] = "0123456789ABCDEF";
	hex[0] = hex_chars[(byte >> 4) & 0x0F];
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	091b      	lsrs	r3, r3, #4
 8001118:	b2db      	uxtb	r3, r3
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	4a09      	ldr	r2, [pc, #36]	@ (8001144 <byte2hex+0x3c>)
 8001120:	5cd2      	ldrb	r2, [r2, r3]
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	701a      	strb	r2, [r3, #0]
	hex[1] = hex_chars[byte & 0x0F];
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	f003 020f 	and.w	r2, r3, #15
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	4904      	ldr	r1, [pc, #16]	@ (8001144 <byte2hex+0x3c>)
 8001132:	5c8a      	ldrb	r2, [r1, r2]
 8001134:	701a      	strb	r2, [r3, #0]
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	08007bfc 	.word	0x08007bfc

08001148 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  if (huart == &huart2) {
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a13      	ldr	r2, [pc, #76]	@ (80011a0 <HAL_UART_TxCpltCallback+0x58>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d11e      	bne.n	8001196 <HAL_UART_TxCpltCallback+0x4e>
    if (USART_TX_Empty != USART_TX_Busy) {
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <HAL_UART_TxCpltCallback+0x5c>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <HAL_UART_TxCpltCallback+0x60>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	429a      	cmp	r2, r3
 8001162:	d018      	beq.n	8001196 <HAL_UART_TxCpltCallback+0x4e>
      uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8001164:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <HAL_UART_TxCpltCallback+0x60>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a10      	ldr	r2, [pc, #64]	@ (80011ac <HAL_UART_TxCpltCallback+0x64>)
 800116a:	5cd3      	ldrb	r3, [r2, r3]
 800116c:	73fb      	strb	r3, [r7, #15]
      USART_TX_Busy++;
 800116e:	4b0e      	ldr	r3, [pc, #56]	@ (80011a8 <HAL_UART_TxCpltCallback+0x60>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	3301      	adds	r3, #1
 8001174:	4a0c      	ldr	r2, [pc, #48]	@ (80011a8 <HAL_UART_TxCpltCallback+0x60>)
 8001176:	6013      	str	r3, [r2, #0]
      if (USART_TX_Busy >= USART_TXBUF_LEN)
 8001178:	4b0b      	ldr	r3, [pc, #44]	@ (80011a8 <HAL_UART_TxCpltCallback+0x60>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8001180:	db02      	blt.n	8001188 <HAL_UART_TxCpltCallback+0x40>
        USART_TX_Busy = 0;
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <HAL_UART_TxCpltCallback+0x60>)
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8001188:	f107 030f 	add.w	r3, r7, #15
 800118c:	2201      	movs	r2, #1
 800118e:	4619      	mov	r1, r3
 8001190:	4803      	ldr	r0, [pc, #12]	@ (80011a0 <HAL_UART_TxCpltCallback+0x58>)
 8001192:	f005 f81f 	bl	80061d4 <HAL_UART_Transmit_IT>
    }
  }
}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	2000189c 	.word	0x2000189c
 80011a4:	20000888 	.word	0x20000888
 80011a8:	2000088c 	.word	0x2000088c
 80011ac:	200000a0 	.word	0x200000a0

080011b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  if (huart == &huart2) {
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a14      	ldr	r2, [pc, #80]	@ (800120c <HAL_UART_RxCpltCallback+0x5c>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d121      	bne.n	8001204 <HAL_UART_RxCpltCallback+0x54>
    int next_head = (USART_RX_Empty + 1) % USART_RXBUF_LEN;
 80011c0:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <HAL_UART_RxCpltCallback+0x60>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	3301      	adds	r3, #1
 80011c6:	425a      	negs	r2, r3
 80011c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80011d0:	bf58      	it	pl
 80011d2:	4253      	negpl	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
    if (next_head == USART_RX_Busy) {
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <HAL_UART_RxCpltCallback+0x64>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d103      	bne.n	80011e8 <HAL_UART_RxCpltCallback+0x38>
      USART_RxBufOverflow = 1;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <HAL_UART_RxCpltCallback+0x68>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	701a      	strb	r2, [r3, #0]
 80011e6:	e008      	b.n	80011fa <HAL_UART_RxCpltCallback+0x4a>
    } else {
      USART_RxBuf[USART_RX_Empty] = rx_byte;
 80011e8:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <HAL_UART_RxCpltCallback+0x60>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a0b      	ldr	r2, [pc, #44]	@ (800121c <HAL_UART_RxCpltCallback+0x6c>)
 80011ee:	7811      	ldrb	r1, [r2, #0]
 80011f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001220 <HAL_UART_RxCpltCallback+0x70>)
 80011f2:	54d1      	strb	r1, [r2, r3]
      USART_RX_Empty = next_head;
 80011f4:	4a06      	ldr	r2, [pc, #24]	@ (8001210 <HAL_UART_RxCpltCallback+0x60>)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	6013      	str	r3, [r2, #0]
    }
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80011fa:	2201      	movs	r2, #1
 80011fc:	4907      	ldr	r1, [pc, #28]	@ (800121c <HAL_UART_RxCpltCallback+0x6c>)
 80011fe:	4803      	ldr	r0, [pc, #12]	@ (800120c <HAL_UART_RxCpltCallback+0x5c>)
 8001200:	f005 f81e 	bl	8006240 <HAL_UART_Receive_IT>
  }
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2000189c 	.word	0x2000189c
 8001210:	20000890 	.word	0x20000890
 8001214:	20000894 	.word	0x20000894
 8001218:	20000898 	.word	0x20000898
 800121c:	200018e4 	.word	0x200018e4
 8001220:	20000688 	.word	0x20000688

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001228:	f001 fc9c 	bl	8002b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122c:	f000 f82c 	bl	8001288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001230:	f000 f8f4 	bl	800141c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001234:	f000 f8c8 	bl	80013c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001238:	f000 f898 	bl	800136c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	USART_fsend("\r\nSYSTEM START\r\n");
 800123c:	480d      	ldr	r0, [pc, #52]	@ (8001274 <main+0x50>)
 800123e:	f7ff fd41 	bl	8000cc4 <USART_fsend>
	Measurement_FillTestData();
 8001242:	f7ff fe8b 	bl	8000f5c <Measurement_FillTestData>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001246:	2201      	movs	r2, #1
 8001248:	490b      	ldr	r1, [pc, #44]	@ (8001278 <main+0x54>)
 800124a:	480c      	ldr	r0, [pc, #48]	@ (800127c <main+0x58>)
 800124c:	f004 fff8 	bl	8006240 <HAL_UART_Receive_IT>
	while (1) {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		process_uart_buffer();
 8001250:	f001 fa66 	bl	8002720 <process_uart_buffer>
		BH1750_Init_Process();
 8001254:	f7ff f9e2 	bl	800061c <BH1750_Init_Process>
		Measurement_AutoRead_Process(); 
 8001258:	f7ff fb5e 	bl	8000918 <Measurement_AutoRead_Process>

		if(USART_RxBufOverflow) {
 800125c:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <main+0x5c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0f4      	beq.n	8001250 <main+0x2c>
			USART_fsend("\r\nERROR: USART RX buffer overflow!\r\n");
 8001266:	4807      	ldr	r0, [pc, #28]	@ (8001284 <main+0x60>)
 8001268:	f7ff fd2c 	bl	8000cc4 <USART_fsend>
			USART_RxBufOverflow = 0;
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <main+0x5c>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
		process_uart_buffer();
 8001272:	e7ed      	b.n	8001250 <main+0x2c>
 8001274:	08007b00 	.word	0x08007b00
 8001278:	200018e4 	.word	0x200018e4
 800127c:	2000189c 	.word	0x2000189c
 8001280:	20000898 	.word	0x20000898
 8001284:	08007b14 	.word	0x08007b14

08001288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b094      	sub	sp, #80	@ 0x50
 800128c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	2234      	movs	r2, #52	@ 0x34
 8001294:	2100      	movs	r1, #0
 8001296:	4618      	mov	r0, r3
 8001298:	f005 ffa8 	bl	80071ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ac:	2300      	movs	r3, #0
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001364 <SystemClock_Config+0xdc>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001364 <SystemClock_Config+0xdc>)
 80012b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80012bc:	4b29      	ldr	r3, [pc, #164]	@ (8001364 <SystemClock_Config+0xdc>)
 80012be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012c8:	2300      	movs	r3, #0
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	4b26      	ldr	r3, [pc, #152]	@ (8001368 <SystemClock_Config+0xe0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a25      	ldr	r2, [pc, #148]	@ (8001368 <SystemClock_Config+0xe0>)
 80012d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	4b23      	ldr	r3, [pc, #140]	@ (8001368 <SystemClock_Config+0xe0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012e0:	603b      	str	r3, [r7, #0]
 80012e2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e4:	2302      	movs	r3, #2
 80012e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ec:	2310      	movs	r3, #16
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f0:	2302      	movs	r3, #2
 80012f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012f4:	2300      	movs	r3, #0
 80012f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012f8:	2308      	movs	r3, #8
 80012fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80012fc:	23b4      	movs	r3, #180	@ 0xb4
 80012fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001300:	2302      	movs	r3, #2
 8001302:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001304:	2302      	movs	r3, #2
 8001306:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	4618      	mov	r0, r3
 8001312:	f004 fc71 	bl	8005bf8 <HAL_RCC_OscConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800131c:	f000 f8ec 	bl	80014f8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001320:	f004 f8d0 	bl	80054c4 <HAL_PWREx_EnableOverDrive>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800132a:	f000 f8e5 	bl	80014f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800132e:	230f      	movs	r3, #15
 8001330:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001332:	2302      	movs	r3, #2
 8001334:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800133a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800133e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001340:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001344:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001346:	f107 0308 	add.w	r3, r7, #8
 800134a:	2105      	movs	r1, #5
 800134c:	4618      	mov	r0, r3
 800134e:	f004 f909 	bl	8005564 <HAL_RCC_ClockConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001358:	f000 f8ce 	bl	80014f8 <Error_Handler>
  }
}
 800135c:	bf00      	nop
 800135e:	3750      	adds	r7, #80	@ 0x50
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40023800 	.word	0x40023800
 8001368:	40007000 	.word	0x40007000

0800136c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
	
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001370:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <MX_I2C1_Init+0x50>)
 8001372:	4a13      	ldr	r2, [pc, #76]	@ (80013c0 <MX_I2C1_Init+0x54>)
 8001374:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001376:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <MX_I2C1_Init+0x50>)
 8001378:	4a12      	ldr	r2, [pc, #72]	@ (80013c4 <MX_I2C1_Init+0x58>)
 800137a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800137c:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <MX_I2C1_Init+0x50>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <MX_I2C1_Init+0x50>)
 8001384:	2200      	movs	r2, #0
 8001386:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001388:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <MX_I2C1_Init+0x50>)
 800138a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800138e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001390:	4b0a      	ldr	r3, [pc, #40]	@ (80013bc <MX_I2C1_Init+0x50>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_I2C1_Init+0x50>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800139c:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <MX_I2C1_Init+0x50>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_I2C1_Init+0x50>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013a8:	4804      	ldr	r0, [pc, #16]	@ (80013bc <MX_I2C1_Init+0x50>)
 80013aa:	f002 f8d3 	bl	8003554 <HAL_I2C_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013b4:	f000 f8a0 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20001848 	.word	0x20001848
 80013c0:	40005400 	.word	0x40005400
 80013c4:	000186a0 	.word	0x000186a0

080013c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013cc:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013ce:	4a12      	ldr	r2, [pc, #72]	@ (8001418 <MX_USART2_UART_Init+0x50>)
 80013d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013ee:	220c      	movs	r2, #12
 80013f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 8001400:	f004 fe98 	bl	8006134 <HAL_UART_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800140a:	f000 f875 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	2000189c 	.word	0x2000189c
 8001418:	40004400 	.word	0x40004400

0800141c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	@ 0x28
 8001420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
 8001430:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	4b2d      	ldr	r3, [pc, #180]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a2c      	ldr	r2, [pc, #176]	@ (80014ec <MX_GPIO_Init+0xd0>)
 800143c:	f043 0304 	orr.w	r3, r3, #4
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a25      	ldr	r2, [pc, #148]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001458:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b23      	ldr	r3, [pc, #140]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a1e      	ldr	r2, [pc, #120]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <MX_GPIO_Init+0xd0>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	4b18      	ldr	r3, [pc, #96]	@ (80014ec <MX_GPIO_Init+0xd0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a17      	ldr	r2, [pc, #92]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b15      	ldr	r3, [pc, #84]	@ (80014ec <MX_GPIO_Init+0xd0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2120      	movs	r1, #32
 80014a6:	4812      	ldr	r0, [pc, #72]	@ (80014f0 <MX_GPIO_Init+0xd4>)
 80014a8:	f002 f83a 	bl	8003520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	480c      	ldr	r0, [pc, #48]	@ (80014f4 <MX_GPIO_Init+0xd8>)
 80014c4:	f001 fda4 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014c8:	2320      	movs	r3, #32
 80014ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	4619      	mov	r1, r3
 80014de:	4804      	ldr	r0, [pc, #16]	@ (80014f0 <MX_GPIO_Init+0xd4>)
 80014e0:	f001 fd96 	bl	8003010 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014e4:	bf00      	nop
 80014e6:	3728      	adds	r7, #40	@ 0x28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40023800 	.word	0x40023800
 80014f0:	40020000 	.word	0x40020000
 80014f4:	40020800 	.word	0x40020800

080014f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014fc:	b672      	cpsid	i
}
 80014fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <Error_Handler+0x8>

08001504 <is_digits_only>:
static uint16_t pos = 0;

/**
 * @brief Check if string contains only digits
 */
uint8_t is_digits_only(const char *str, uint16_t len) {
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 8001510:	2300      	movs	r3, #0
 8001512:	81fb      	strh	r3, [r7, #14]
 8001514:	e010      	b.n	8001538 <is_digits_only+0x34>
		if (str[i] < '0' || str[i] > '9') {
 8001516:	89fb      	ldrh	r3, [r7, #14]
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	4413      	add	r3, r2
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001520:	d905      	bls.n	800152e <is_digits_only+0x2a>
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	4413      	add	r3, r2
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b39      	cmp	r3, #57	@ 0x39
 800152c:	d901      	bls.n	8001532 <is_digits_only+0x2e>
			return 0;
 800152e:	2300      	movs	r3, #0
 8001530:	e007      	b.n	8001542 <is_digits_only+0x3e>
	for (uint16_t i = 0; i < len; i++) {
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	3301      	adds	r3, #1
 8001536:	81fb      	strh	r3, [r7, #14]
 8001538:	89fa      	ldrh	r2, [r7, #14]
 800153a:	887b      	ldrh	r3, [r7, #2]
 800153c:	429a      	cmp	r2, r3
 800153e:	d3ea      	bcc.n	8001516 <is_digits_only+0x12>
		}
	}
	return 1;
 8001540:	2301      	movs	r3, #1
}
 8001542:	4618      	mov	r0, r3
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <is_addr_char_valid>:

/**
 * @brief Check if character is valid for address field
 */
uint8_t is_addr_char_valid(char c) {
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	71fb      	strb	r3, [r7, #7]
	return (c >= 0x21 && c <= 0x7E && c != '&' && c != '*');
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	2b20      	cmp	r3, #32
 800155c:	d90a      	bls.n	8001574 <is_addr_char_valid+0x26>
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b7e      	cmp	r3, #126	@ 0x7e
 8001562:	d807      	bhi.n	8001574 <is_addr_char_valid+0x26>
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	2b26      	cmp	r3, #38	@ 0x26
 8001568:	d004      	beq.n	8001574 <is_addr_char_valid+0x26>
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	2b2a      	cmp	r3, #42	@ 0x2a
 800156e:	d001      	beq.n	8001574 <is_addr_char_valid+0x26>
 8001570:	2301      	movs	r3, #1
 8001572:	e000      	b.n	8001576 <is_addr_char_valid+0x28>
 8001574:	2300      	movs	r3, #0
 8001576:	b2db      	uxtb	r3, r3
}
 8001578:	4618      	mov	r0, r3
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <send_response_frame>:

/**
 * @brief Send response frame
 */
void send_response_frame(const char *src_addr, const char *dst_addr, const char *id, const char *data) {
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800158a:	af00      	add	r7, sp, #0
 800158c:	f507 7418 	add.w	r4, r7, #608	@ 0x260
 8001590:	f5a4 7415 	sub.w	r4, r4, #596	@ 0x254
 8001594:	6020      	str	r0, [r4, #0]
 8001596:	f507 7018 	add.w	r0, r7, #608	@ 0x260
 800159a:	f5a0 7016 	sub.w	r0, r0, #600	@ 0x258
 800159e:	6001      	str	r1, [r0, #0]
 80015a0:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 80015a4:	f5a1 7117 	sub.w	r1, r1, #604	@ 0x25c
 80015a8:	600a      	str	r2, [r1, #0]
 80015aa:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80015ae:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 80015b2:	6013      	str	r3, [r2, #0]
	char frame[271];
	uint16_t pos = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	uint8_t crc_buf[300];
	uint16_t crc_pos = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	frame[pos++] = '&';
 80015c0:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80015c4:	1c5a      	adds	r2, r3, #1
 80015c6:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 80015ca:	461a      	mov	r2, r3
 80015cc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015d0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015d4:	2126      	movs	r1, #38	@ 0x26
 80015d6:	5499      	strb	r1, [r3, r2]
	
	memcpy(&frame[pos], src_addr, 3);
 80015d8:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80015dc:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80015e0:	18d0      	adds	r0, r2, r3
 80015e2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015e6:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80015ea:	2203      	movs	r2, #3
 80015ec:	6819      	ldr	r1, [r3, #0]
 80015ee:	f005 fe31 	bl	8007254 <memcpy>
	pos += 3;
 80015f2:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80015f6:	3303      	adds	r3, #3
 80015f8:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], src_addr, 3);
 80015fc:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001600:	f107 021c 	add.w	r2, r7, #28
 8001604:	18d0      	adds	r0, r2, r3
 8001606:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800160a:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800160e:	2203      	movs	r2, #3
 8001610:	6819      	ldr	r1, [r3, #0]
 8001612:	f005 fe1f 	bl	8007254 <memcpy>
	crc_pos += 3;
 8001616:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 800161a:	3303      	adds	r3, #3
 800161c:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	memcpy(&frame[pos], dst_addr, 3);
 8001620:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001624:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8001628:	18d0      	adds	r0, r2, r3
 800162a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800162e:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8001632:	2203      	movs	r2, #3
 8001634:	6819      	ldr	r1, [r3, #0]
 8001636:	f005 fe0d 	bl	8007254 <memcpy>
	pos += 3;
 800163a:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800163e:	3303      	adds	r3, #3
 8001640:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], dst_addr, 3);
 8001644:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001648:	f107 021c 	add.w	r2, r7, #28
 800164c:	18d0      	adds	r0, r2, r3
 800164e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001652:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8001656:	2203      	movs	r2, #3
 8001658:	6819      	ldr	r1, [r3, #0]
 800165a:	f005 fdfb 	bl	8007254 <memcpy>
	crc_pos += 3;
 800165e:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001662:	3303      	adds	r3, #3
 8001664:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	memcpy(&frame[pos], id, 2);
 8001668:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800166c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8001670:	4413      	add	r3, r2
 8001672:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001676:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 800167a:	6812      	ldr	r2, [r2, #0]
 800167c:	8812      	ldrh	r2, [r2, #0]
 800167e:	b292      	uxth	r2, r2
 8001680:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8001682:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001686:	3302      	adds	r3, #2
 8001688:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], id, 2);
 800168c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001690:	f107 021c 	add.w	r2, r7, #28
 8001694:	4413      	add	r3, r2
 8001696:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800169a:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	8812      	ldrh	r2, [r2, #0]
 80016a2:	b292      	uxth	r2, r2
 80016a4:	801a      	strh	r2, [r3, #0]
	crc_pos += 2;
 80016a6:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80016aa:	3302      	adds	r3, #2
 80016ac:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	uint16_t data_len = strlen(data);
 80016b0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80016b4:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80016b8:	6818      	ldr	r0, [r3, #0]
 80016ba:	f7fe fda9 	bl	8000210 <strlen>
 80016be:	4603      	mov	r3, r0
 80016c0:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	if (data_len > 256) {
 80016c4:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80016c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016cc:	f200 80da 	bhi.w	8001884 <send_response_frame+0x300>
		return;
	}
	char len_str[4];
	len_str[0] = '0' + (data_len / 100) % 10;
 80016d0:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80016d4:	4a6e      	ldr	r2, [pc, #440]	@ (8001890 <send_response_frame+0x30c>)
 80016d6:	fba2 2303 	umull	r2, r3, r2, r3
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	b29a      	uxth	r2, r3
 80016de:	4b6d      	ldr	r3, [pc, #436]	@ (8001894 <send_response_frame+0x310>)
 80016e0:	fba3 1302 	umull	r1, r3, r3, r2
 80016e4:	08d9      	lsrs	r1, r3, #3
 80016e6:	460b      	mov	r3, r1
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	440b      	add	r3, r1
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	3330      	adds	r3, #48	@ 0x30
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80016fc:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001700:	701a      	strb	r2, [r3, #0]
	len_str[1] = '0' + (data_len / 10) % 10;
 8001702:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001706:	4a63      	ldr	r2, [pc, #396]	@ (8001894 <send_response_frame+0x310>)
 8001708:	fba2 2303 	umull	r2, r3, r2, r3
 800170c:	08db      	lsrs	r3, r3, #3
 800170e:	b29a      	uxth	r2, r3
 8001710:	4b60      	ldr	r3, [pc, #384]	@ (8001894 <send_response_frame+0x310>)
 8001712:	fba3 1302 	umull	r1, r3, r3, r2
 8001716:	08d9      	lsrs	r1, r3, #3
 8001718:	460b      	mov	r3, r1
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	b29b      	uxth	r3, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	3330      	adds	r3, #48	@ 0x30
 8001728:	b2da      	uxtb	r2, r3
 800172a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800172e:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001732:	705a      	strb	r2, [r3, #1]
	len_str[2] = '0' + data_len % 10;
 8001734:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8001738:	4b56      	ldr	r3, [pc, #344]	@ (8001894 <send_response_frame+0x310>)
 800173a:	fba3 1302 	umull	r1, r3, r3, r2
 800173e:	08d9      	lsrs	r1, r3, #3
 8001740:	460b      	mov	r3, r1
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	b29b      	uxth	r3, r3
 800174c:	b2db      	uxtb	r3, r3
 800174e:	3330      	adds	r3, #48	@ 0x30
 8001750:	b2da      	uxtb	r2, r3
 8001752:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001756:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800175a:	709a      	strb	r2, [r3, #2]
	len_str[3] = 0;
 800175c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001760:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001764:	2200      	movs	r2, #0
 8001766:	70da      	strb	r2, [r3, #3]
	memcpy(&frame[pos], len_str, 3);
 8001768:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800176c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8001770:	4413      	add	r3, r2
 8001772:	f107 0118 	add.w	r1, r7, #24
 8001776:	2203      	movs	r2, #3
 8001778:	4618      	mov	r0, r3
 800177a:	f005 fd6b 	bl	8007254 <memcpy>
	pos += 3;
 800177e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001782:	3303      	adds	r3, #3
 8001784:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], len_str, 3);
 8001788:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 800178c:	f107 021c 	add.w	r2, r7, #28
 8001790:	4413      	add	r3, r2
 8001792:	f107 0118 	add.w	r1, r7, #24
 8001796:	2203      	movs	r2, #3
 8001798:	4618      	mov	r0, r3
 800179a:	f005 fd5b 	bl	8007254 <memcpy>
	crc_pos += 3;
 800179e:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80017a2:	3303      	adds	r3, #3
 80017a4:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	memcpy(&frame[pos], data, data_len);
 80017a8:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80017ac:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80017b0:	18d0      	adds	r0, r2, r3
 80017b2:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 80017b6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017ba:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80017be:	6819      	ldr	r1, [r3, #0]
 80017c0:	f005 fd48 	bl	8007254 <memcpy>
	pos += data_len;
 80017c4:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 80017c8:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80017cc:	4413      	add	r3, r2
 80017ce:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], data, data_len);
 80017d2:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80017d6:	f107 021c 	add.w	r2, r7, #28
 80017da:	18d0      	adds	r0, r2, r3
 80017dc:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 80017e0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017e4:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80017e8:	6819      	ldr	r1, [r3, #0]
 80017ea:	f005 fd33 	bl	8007254 <memcpy>
	crc_pos += data_len;
 80017ee:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 80017f2:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80017f6:	4413      	add	r3, r2
 80017f8:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	uint8_t crc = crc8(crc_buf, crc_pos);
 80017fc:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8001800:	f107 031c 	add.w	r3, r7, #28
 8001804:	4611      	mov	r1, r2
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fc44 	bl	8001094 <crc8>
 800180c:	4603      	mov	r3, r0
 800180e:	f887 3259 	strb.w	r3, [r7, #601]	@ 0x259
	char crc_hex[3];
	byte2hex(crc, crc_hex);
 8001812:	f107 0214 	add.w	r2, r7, #20
 8001816:	f897 3259 	ldrb.w	r3, [r7, #601]	@ 0x259
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fc73 	bl	8001108 <byte2hex>
	crc_hex[2] = 0;
 8001822:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001826:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800182a:	2200      	movs	r2, #0
 800182c:	709a      	strb	r2, [r3, #2]
	
	memcpy(&frame[pos], crc_hex, 2);
 800182e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001832:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8001836:	4413      	add	r3, r2
 8001838:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800183c:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 8001840:	8812      	ldrh	r2, [r2, #0]
 8001842:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8001844:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001848:	3302      	adds	r3, #2
 800184a:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	
	frame[pos++] = '*';
 800184e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001852:	1c5a      	adds	r2, r3, #1
 8001854:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 8001858:	461a      	mov	r2, r3
 800185a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800185e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001862:	212a      	movs	r1, #42	@ 0x2a
 8001864:	5499      	strb	r1, [r3, r2]
	frame[pos] = 0;
 8001866:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800186a:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800186e:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001872:	2100      	movs	r1, #0
 8001874:	54d1      	strb	r1, [r2, r3]
	
	USART_fsend("%s", frame);
 8001876:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800187a:	4619      	mov	r1, r3
 800187c:	4806      	ldr	r0, [pc, #24]	@ (8001898 <send_response_frame+0x314>)
 800187e:	f7ff fa21 	bl	8000cc4 <USART_fsend>
 8001882:	e000      	b.n	8001886 <send_response_frame+0x302>
		return;
 8001884:	bf00      	nop
}
 8001886:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 800188a:	46bd      	mov	sp, r7
 800188c:	bd90      	pop	{r4, r7, pc}
 800188e:	bf00      	nop
 8001890:	51eb851f 	.word	0x51eb851f
 8001894:	cccccccd 	.word	0xcccccccd
 8001898:	08007b3c 	.word	0x08007b3c

0800189c <handle_command>:

/**
 * @brief Handle received command
 */
void handle_command(char *cmd, const char *src_addr, const char *dst_addr, const char *id) {
 800189c:	b590      	push	{r4, r7, lr}
 800189e:	b0dd      	sub	sp, #372	@ 0x174
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	f507 74b8 	add.w	r4, r7, #368	@ 0x170
 80018a6:	f5a4 74b2 	sub.w	r4, r4, #356	@ 0x164
 80018aa:	6020      	str	r0, [r4, #0]
 80018ac:	f507 70b8 	add.w	r0, r7, #368	@ 0x170
 80018b0:	f5a0 70b4 	sub.w	r0, r0, #360	@ 0x168
 80018b4:	6001      	str	r1, [r0, #0]
 80018b6:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 80018ba:	f5a1 71b6 	sub.w	r1, r1, #364	@ 0x16c
 80018be:	600a      	str	r2, [r1, #0]
 80018c0:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80018c4:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 80018c8:	6013      	str	r3, [r2, #0]
	const char *device_addr = dst_addr;
 80018ca:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80018ce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	
	const uint16_t MIN_INTERVAL = 1;
 80018d8:	2301      	movs	r3, #1
 80018da:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
	const uint16_t MAX_INTERVAL = 9999;
 80018de:	f242 730f 	movw	r3, #9999	@ 0x270f
 80018e2:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
	
	if (strlen(cmd) < 2 || !is_digits_only(cmd, 2)) {
 80018e6:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80018ea:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80018ee:	6818      	ldr	r0, [r3, #0]
 80018f0:	f7fe fc8e 	bl	8000210 <strlen>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d90a      	bls.n	8001910 <handle_command+0x74>
 80018fa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80018fe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001902:	2102      	movs	r1, #2
 8001904:	6818      	ldr	r0, [r3, #0]
 8001906:	f7ff fdfd 	bl	8001504 <is_digits_only>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d104      	bne.n	800191a <handle_command+0x7e>
		USART_fsend("ERR: INVALID CMD\r\n");
 8001910:	48a3      	ldr	r0, [pc, #652]	@ (8001ba0 <handle_command+0x304>)
 8001912:	f7ff f9d7 	bl	8000cc4 <USART_fsend>
		return;
 8001916:	f000 bd30 	b.w	800237a <handle_command+0xade>
	}
	
	uint8_t cmd_code = (cmd[0] - '0') * 10 + (cmd[1] - '0');
 800191a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800191e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	3b30      	subs	r3, #48	@ 0x30
 8001928:	b2db      	uxtb	r3, r3
 800192a:	461a      	mov	r2, r3
 800192c:	0092      	lsls	r2, r2, #2
 800192e:	4413      	add	r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	b2da      	uxtb	r2, r3
 8001934:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001938:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	3301      	adds	r3, #1
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	4413      	add	r3, r2
 8001944:	b2db      	uxtb	r3, r3
 8001946:	3b30      	subs	r3, #48	@ 0x30
 8001948:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
	const char *params = (strlen(cmd) > 2) ? &cmd[2] : "";
 800194c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001950:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001954:	6818      	ldr	r0, [r3, #0]
 8001956:	f7fe fc5b 	bl	8000210 <strlen>
 800195a:	4603      	mov	r3, r0
 800195c:	2b02      	cmp	r3, #2
 800195e:	d906      	bls.n	800196e <handle_command+0xd2>
 8001960:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001964:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	3302      	adds	r3, #2
 800196c:	e000      	b.n	8001970 <handle_command+0xd4>
 800196e:	4b8d      	ldr	r3, [pc, #564]	@ (8001ba4 <handle_command+0x308>)
 8001970:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
	
	// 10 - START
	if (cmd_code == 10) {
 8001974:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001978:	2b0a      	cmp	r3, #10
 800197a:	d113      	bne.n	80019a4 <handle_command+0x108>
		Measurement_EnableAutoRead(1);
 800197c:	2001      	movs	r0, #1
 800197e:	f7fe ffb5 	bl	80008ec <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00");
 8001982:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001986:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800198a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800198e:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001992:	4b85      	ldr	r3, [pc, #532]	@ (8001ba8 <handle_command+0x30c>)
 8001994:	6812      	ldr	r2, [r2, #0]
 8001996:	6809      	ldr	r1, [r1, #0]
 8001998:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800199c:	f7ff fdf2 	bl	8001584 <send_response_frame>
 80019a0:	f000 bceb 	b.w	800237a <handle_command+0xade>
	}
	// 11 - STOP
	else if (cmd_code == 11) {
 80019a4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80019a8:	2b0b      	cmp	r3, #11
 80019aa:	d113      	bne.n	80019d4 <handle_command+0x138>
		Measurement_EnableAutoRead(0);
 80019ac:	2000      	movs	r0, #0
 80019ae:	f7fe ff9d 	bl	80008ec <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00");
 80019b2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019b6:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80019ba:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019be:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80019c2:	4b79      	ldr	r3, [pc, #484]	@ (8001ba8 <handle_command+0x30c>)
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	6809      	ldr	r1, [r1, #0]
 80019c8:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 80019cc:	f7ff fdda 	bl	8001584 <send_response_frame>
 80019d0:	f000 bcd3 	b.w	800237a <handle_command+0xade>
	}
	// 12 - DOWNLOAD (last measurement)
	else if (cmd_code == 12) {
 80019d4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80019d8:	2b0c      	cmp	r3, #12
 80019da:	f040 80c4 	bne.w	8001b66 <handle_command+0x2ca>
		uint16_t count = (uint16_t)LightBuffer_GetCount();
 80019de:	f7ff fa53 	bl	8000e88 <LightBuffer_GetCount>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
		if (count == 0) {
 80019e8:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d110      	bne.n	8001a12 <handle_command+0x176>
			send_response_frame(device_addr, src_addr, id, "03");
 80019f0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019f4:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80019f8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019fc:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a00:	4b6a      	ldr	r3, [pc, #424]	@ (8001bac <handle_command+0x310>)
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	6809      	ldr	r1, [r1, #0]
 8001a06:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001a0a:	f7ff fdbb 	bl	8001584 <send_response_frame>
			return;
 8001a0e:	f000 bcb4 	b.w	800237a <handle_command+0xade>
		}
		measurement_entry_t *entry = LightBuffer_GetByIndexOldest(count - 1);
 8001a12:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8001a16:	3b01      	subs	r3, #1
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fa7c 	bl	8000f18 <LightBuffer_GetByIndexOldest>
 8001a20:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
		if (!entry) {
 8001a24:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d110      	bne.n	8001a4e <handle_command+0x1b2>
			send_response_frame(device_addr, src_addr, id, "03");
 8001a2c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a30:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a34:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a38:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a3c:	4b5b      	ldr	r3, [pc, #364]	@ (8001bac <handle_command+0x310>)
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	6809      	ldr	r1, [r1, #0]
 8001a42:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001a46:	f7ff fd9d 	bl	8001584 <send_response_frame>
			return;
 8001a4a:	f000 bc96 	b.w	800237a <handle_command+0xade>
		}
		uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 8001a4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a62:	ee17 3a90 	vmov	r3, s15
 8001a66:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		if (lux_val > 65535) {
 8001a6a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001a6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a72:	d303      	bcc.n	8001a7c <handle_command+0x1e0>
			lux_val = 65535;
 8001a74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a78:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		}
		char response[6];
		response[0] = '0' + (lux_val / 10000) % 10;
 8001a7c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001a80:	4a4b      	ldr	r2, [pc, #300]	@ (8001bb0 <handle_command+0x314>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	0b59      	lsrs	r1, r3, #13
 8001a88:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb4 <handle_command+0x318>)
 8001a8a:	fba3 2301 	umull	r2, r3, r3, r1
 8001a8e:	08da      	lsrs	r2, r3, #3
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	1aca      	subs	r2, r1, r3
 8001a9a:	b2d3      	uxtb	r3, r2
 8001a9c:	3330      	adds	r3, #48	@ 0x30
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
		response[1] = '0' + (lux_val / 1000) % 10;
 8001aa4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001aa8:	4a43      	ldr	r2, [pc, #268]	@ (8001bb8 <handle_command+0x31c>)
 8001aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001aae:	0999      	lsrs	r1, r3, #6
 8001ab0:	4b40      	ldr	r3, [pc, #256]	@ (8001bb4 <handle_command+0x318>)
 8001ab2:	fba3 2301 	umull	r2, r3, r3, r1
 8001ab6:	08da      	lsrs	r2, r3, #3
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	1aca      	subs	r2, r1, r3
 8001ac2:	b2d3      	uxtb	r3, r2
 8001ac4:	3330      	adds	r3, #48	@ 0x30
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
		response[2] = '0' + (lux_val / 100) % 10;
 8001acc:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001ad0:	4a3a      	ldr	r2, [pc, #232]	@ (8001bbc <handle_command+0x320>)
 8001ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad6:	0959      	lsrs	r1, r3, #5
 8001ad8:	4b36      	ldr	r3, [pc, #216]	@ (8001bb4 <handle_command+0x318>)
 8001ada:	fba3 2301 	umull	r2, r3, r3, r1
 8001ade:	08da      	lsrs	r2, r3, #3
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	1aca      	subs	r2, r1, r3
 8001aea:	b2d3      	uxtb	r3, r2
 8001aec:	3330      	adds	r3, #48	@ 0x30
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
		response[3] = '0' + (lux_val / 10) % 10;
 8001af4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001af8:	4a2e      	ldr	r2, [pc, #184]	@ (8001bb4 <handle_command+0x318>)
 8001afa:	fba2 2303 	umull	r2, r3, r2, r3
 8001afe:	08d9      	lsrs	r1, r3, #3
 8001b00:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb4 <handle_command+0x318>)
 8001b02:	fba3 2301 	umull	r2, r3, r3, r1
 8001b06:	08da      	lsrs	r2, r3, #3
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	1aca      	subs	r2, r1, r3
 8001b12:	b2d3      	uxtb	r3, r2
 8001b14:	3330      	adds	r3, #48	@ 0x30
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
		response[4] = '0' + lux_val % 10;
 8001b1c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001b20:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <handle_command+0x318>)
 8001b22:	fba3 2301 	umull	r2, r3, r3, r1
 8001b26:	08da      	lsrs	r2, r3, #3
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	1aca      	subs	r2, r1, r3
 8001b32:	b2d3      	uxtb	r3, r2
 8001b34:	3330      	adds	r3, #48	@ 0x30
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
		response[5] = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125
		send_response_frame(device_addr, src_addr, id, response);
 8001b42:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b46:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001b4a:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001b4e:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001b52:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	6809      	ldr	r1, [r1, #0]
 8001b5a:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001b5e:	f7ff fd11 	bl	8001584 <send_response_frame>
 8001b62:	f000 bc0a 	b.w	800237a <handle_command+0xade>
	}
	// 13 - VIEW (+ xxxzzz parameters)
	else if (cmd_code == 13) {
 8001b66:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001b6a:	2b0d      	cmp	r3, #13
 8001b6c:	f040 822a 	bne.w	8001fc4 <handle_command+0x728>
		if (strlen(params) < 6) {
 8001b70:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8001b74:	f7fe fb4c 	bl	8000210 <strlen>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b05      	cmp	r3, #5
 8001b7c:	d822      	bhi.n	8001bc4 <handle_command+0x328>
			send_response_frame(device_addr, src_addr, id, "01");
 8001b7e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001b82:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001b86:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001b8a:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc0 <handle_command+0x324>)
 8001b90:	6812      	ldr	r2, [r2, #0]
 8001b92:	6809      	ldr	r1, [r1, #0]
 8001b94:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001b98:	f7ff fcf4 	bl	8001584 <send_response_frame>
			return;
 8001b9c:	e3ed      	b.n	800237a <handle_command+0xade>
 8001b9e:	bf00      	nop
 8001ba0:	08007b40 	.word	0x08007b40
 8001ba4:	08007b54 	.word	0x08007b54
 8001ba8:	08007b58 	.word	0x08007b58
 8001bac:	08007b5c 	.word	0x08007b5c
 8001bb0:	d1b71759 	.word	0xd1b71759
 8001bb4:	cccccccd 	.word	0xcccccccd
 8001bb8:	10624dd3 	.word	0x10624dd3
 8001bbc:	51eb851f 	.word	0x51eb851f
 8001bc0:	08007b60 	.word	0x08007b60
		}
		uint16_t start_offset = (params[0] - '0') * 100 + (params[1] - '0') * 10 + (params[2] - '0');
 8001bc4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	3b30      	subs	r3, #48	@ 0x30
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	461a      	mov	r2, r3
 8001bd0:	0092      	lsls	r2, r2, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	0091      	lsls	r1, r2, #2
 8001bd8:	461a      	mov	r2, r3
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4413      	add	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001be6:	3301      	adds	r3, #1
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	3b30      	subs	r3, #48	@ 0x30
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	4619      	mov	r1, r3
 8001bf0:	0089      	lsls	r1, r1, #2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	4413      	add	r3, r2
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001c00:	3202      	adds	r2, #2
 8001c02:	7812      	ldrb	r2, [r2, #0]
 8001c04:	4413      	add	r3, r2
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	3b30      	subs	r3, #48	@ 0x30
 8001c0a:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
		uint16_t count_req = (params[3] - '0') * 100 + (params[4] - '0') * 10 + (params[5] - '0');
 8001c0e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001c12:	3303      	adds	r3, #3
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	3b30      	subs	r3, #48	@ 0x30
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	0092      	lsls	r2, r2, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	461a      	mov	r2, r3
 8001c22:	0091      	lsls	r1, r2, #2
 8001c24:	461a      	mov	r2, r3
 8001c26:	460b      	mov	r3, r1
 8001c28:	4413      	add	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001c32:	3304      	adds	r3, #4
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	3b30      	subs	r3, #48	@ 0x30
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	0089      	lsls	r1, r1, #2
 8001c3e:	440b      	add	r3, r1
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	4413      	add	r3, r2
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001c4c:	3205      	adds	r2, #5
 8001c4e:	7812      	ldrb	r2, [r2, #0]
 8001c50:	4413      	add	r3, r2
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	3b30      	subs	r3, #48	@ 0x30
 8001c56:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
		if (count_req == 0) {
 8001c5a:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10f      	bne.n	8001c82 <handle_command+0x3e6>
			send_response_frame(device_addr, src_addr, id, "01");
 8001c62:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c66:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001c6a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c6e:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001c72:	4bce      	ldr	r3, [pc, #824]	@ (8001fac <handle_command+0x710>)
 8001c74:	6812      	ldr	r2, [r2, #0]
 8001c76:	6809      	ldr	r1, [r1, #0]
 8001c78:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001c7c:	f7ff fc82 	bl	8001584 <send_response_frame>
			return;
 8001c80:	e37b      	b.n	800237a <handle_command+0xade>
		}
		uint16_t count = (uint16_t)LightBuffer_GetCount();
 8001c82:	f7ff f901 	bl	8000e88 <LightBuffer_GetCount>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		
		if (start_offset >= count) {
 8001c8c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8001c90:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d30f      	bcc.n	8001cb8 <handle_command+0x41c>
			send_response_frame(device_addr, src_addr, id, "03");
 8001c98:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c9c:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001ca0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ca4:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001ca8:	4bc1      	ldr	r3, [pc, #772]	@ (8001fb0 <handle_command+0x714>)
 8001caa:	6812      	ldr	r2, [r2, #0]
 8001cac:	6809      	ldr	r1, [r1, #0]
 8001cae:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001cb2:	f7ff fc67 	bl	8001584 <send_response_frame>
			return;
 8001cb6:	e360      	b.n	800237a <handle_command+0xade>
		}
		
		#define MAX_MEASUREMENTS_PER_FRAME 50
		char data_out[256];
		uint16_t measurements_sent = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
		
		while (measurements_sent < count_req) {
 8001cbe:	e16c      	b.n	8001f9a <handle_command+0x6fe>
			uint16_t current_offset = start_offset + measurements_sent;
 8001cc0:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8001cc4:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8001cc8:	4413      	add	r3, r2
 8001cca:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
			uint16_t batch_size = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint16_t data_pos = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			
			data_out[data_pos++] = '0' + (current_offset / 100) % 10;
 8001cda:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001cde:	4ab5      	ldr	r2, [pc, #724]	@ (8001fb4 <handle_command+0x718>)
 8001ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4bb3      	ldr	r3, [pc, #716]	@ (8001fb8 <handle_command+0x71c>)
 8001cea:	fba3 1302 	umull	r1, r3, r3, r2
 8001cee:	08d9      	lsrs	r1, r3, #3
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001d02:	1c59      	adds	r1, r3, #1
 8001d04:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d14:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001d18:	545a      	strb	r2, [r3, r1]
			data_out[data_pos++] = '0' + (current_offset / 10) % 10;
 8001d1a:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001d1e:	4aa6      	ldr	r2, [pc, #664]	@ (8001fb8 <handle_command+0x71c>)
 8001d20:	fba2 2303 	umull	r2, r3, r2, r3
 8001d24:	08db      	lsrs	r3, r3, #3
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	4ba3      	ldr	r3, [pc, #652]	@ (8001fb8 <handle_command+0x71c>)
 8001d2a:	fba3 1302 	umull	r1, r3, r3, r2
 8001d2e:	08d9      	lsrs	r1, r3, #3
 8001d30:	460b      	mov	r3, r1
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001d42:	1c59      	adds	r1, r3, #1
 8001d44:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d54:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001d58:	545a      	strb	r2, [r3, r1]
			data_out[data_pos++] = '0' + current_offset % 10;
 8001d5a:	f8b7 213a 	ldrh.w	r2, [r7, #314]	@ 0x13a
 8001d5e:	4b96      	ldr	r3, [pc, #600]	@ (8001fb8 <handle_command+0x71c>)
 8001d60:	fba3 1302 	umull	r1, r3, r3, r2
 8001d64:	08d9      	lsrs	r1, r3, #3
 8001d66:	460b      	mov	r3, r1
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001d78:	1c59      	adds	r1, r3, #1
 8001d7a:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d8a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001d8e:	545a      	strb	r2, [r3, r1]
			
			for (uint16_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001d90:	2300      	movs	r3, #0
 8001d92:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
 8001d96:	e0d4      	b.n	8001f42 <handle_command+0x6a6>
				int32_t idx = (int32_t)count - 1 - (int32_t)current_offset - (int32_t)i;
 8001d98:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001d9c:	1e5a      	subs	r2, r3, #1
 8001d9e:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001da2:	1ad2      	subs	r2, r2, r3
 8001da4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
				if (idx < 0) {
 8001dae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f2c0 80d1 	blt.w	8001f5a <handle_command+0x6be>
					break;
				}
				measurement_entry_t *entry = LightBuffer_GetByIndexOldest((uint16_t)idx);
 8001db8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff f8aa 	bl	8000f18 <LightBuffer_GetByIndexOldest>
 8001dc4:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
				if (!entry) {
 8001dc8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80c6 	beq.w	8001f5e <handle_command+0x6c2>
					break;
				}
				uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 8001dd2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001dd6:	edd3 7a00 	vldr	s15, [r3]
 8001dda:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001dde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001de6:	ee17 3a90 	vmov	r3, s15
 8001dea:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
				if (lux_val > 65535) {
 8001dee:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001df6:	d303      	bcc.n	8001e00 <handle_command+0x564>
					lux_val = 65535;
 8001df8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dfc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
				}
				data_out[data_pos++] = '0' + (lux_val / 10000) % 10;
 8001e00:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001e04:	4a6d      	ldr	r2, [pc, #436]	@ (8001fbc <handle_command+0x720>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	0b59      	lsrs	r1, r3, #13
 8001e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb8 <handle_command+0x71c>)
 8001e0e:	fba3 2301 	umull	r2, r3, r3, r1
 8001e12:	08da      	lsrs	r2, r3, #3
 8001e14:	4613      	mov	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4413      	add	r3, r2
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	1aca      	subs	r2, r1, r3
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001e24:	1c59      	adds	r1, r3, #1
 8001e26:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001e36:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001e3a:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 1000) % 10;
 8001e3c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001e40:	4a5f      	ldr	r2, [pc, #380]	@ (8001fc0 <handle_command+0x724>)
 8001e42:	fba2 2303 	umull	r2, r3, r2, r3
 8001e46:	0999      	lsrs	r1, r3, #6
 8001e48:	4b5b      	ldr	r3, [pc, #364]	@ (8001fb8 <handle_command+0x71c>)
 8001e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8001e4e:	08da      	lsrs	r2, r3, #3
 8001e50:	4613      	mov	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	1aca      	subs	r2, r1, r3
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001e60:	1c59      	adds	r1, r3, #1
 8001e62:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001e66:	4619      	mov	r1, r3
 8001e68:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001e72:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001e76:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 100) % 10;
 8001e78:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001e7c:	4a4d      	ldr	r2, [pc, #308]	@ (8001fb4 <handle_command+0x718>)
 8001e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e82:	0959      	lsrs	r1, r3, #5
 8001e84:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb8 <handle_command+0x71c>)
 8001e86:	fba3 2301 	umull	r2, r3, r3, r1
 8001e8a:	08da      	lsrs	r2, r3, #3
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	1aca      	subs	r2, r1, r3
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001e9c:	1c59      	adds	r1, r3, #1
 8001e9e:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001eae:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001eb2:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 10) % 10;
 8001eb4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001eb8:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb8 <handle_command+0x71c>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	08d9      	lsrs	r1, r3, #3
 8001ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb8 <handle_command+0x71c>)
 8001ec2:	fba3 2301 	umull	r2, r3, r3, r1
 8001ec6:	08da      	lsrs	r2, r3, #3
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	1aca      	subs	r2, r1, r3
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001ed8:	1c59      	adds	r1, r3, #1
 8001eda:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001ede:	4619      	mov	r1, r3
 8001ee0:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001eea:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001eee:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + lux_val % 10;
 8001ef0:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8001ef4:	4b30      	ldr	r3, [pc, #192]	@ (8001fb8 <handle_command+0x71c>)
 8001ef6:	fba3 2301 	umull	r2, r3, r3, r1
 8001efa:	08da      	lsrs	r2, r3, #3
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	1aca      	subs	r2, r1, r3
 8001f06:	b2d2      	uxtb	r2, r2
 8001f08:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001f0c:	1c59      	adds	r1, r3, #1
 8001f0e:	f8a7 1166 	strh.w	r1, [r7, #358]	@ 0x166
 8001f12:	4619      	mov	r1, r3
 8001f14:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001f1e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001f22:	545a      	strb	r2, [r3, r1]
				batch_size++;
 8001f24:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001f28:	3301      	adds	r3, #1
 8001f2a:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
				measurements_sent++;
 8001f2e:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8001f32:	3301      	adds	r3, #1
 8001f34:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			for (uint16_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001f38:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
 8001f42:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001f46:	2b31      	cmp	r3, #49	@ 0x31
 8001f48:	d80a      	bhi.n	8001f60 <handle_command+0x6c4>
 8001f4a:	f8b7 216a 	ldrh.w	r2, [r7, #362]	@ 0x16a
 8001f4e:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001f52:	429a      	cmp	r2, r3
 8001f54:	f4ff af20 	bcc.w	8001d98 <handle_command+0x4fc>
 8001f58:	e002      	b.n	8001f60 <handle_command+0x6c4>
					break;
 8001f5a:	bf00      	nop
 8001f5c:	e000      	b.n	8001f60 <handle_command+0x6c4>
					break;
 8001f5e:	bf00      	nop
			}
			
			data_out[data_pos] = 0;
 8001f60:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001f64:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001f68:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	54d1      	strb	r1, [r2, r3]
			send_response_frame(device_addr, src_addr, id, data_out);
 8001f70:	f107 0314 	add.w	r3, r7, #20
 8001f74:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001f78:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001f7c:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001f80:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001f84:	6812      	ldr	r2, [r2, #0]
 8001f86:	6809      	ldr	r1, [r1, #0]
 8001f88:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001f8c:	f7ff fafa 	bl	8001584 <send_response_frame>
			
			if (batch_size == 0) {
 8001f90:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 81ef 	beq.w	8002378 <handle_command+0xadc>
		while (measurements_sent < count_req) {
 8001f9a:	f8b7 216a 	ldrh.w	r2, [r7, #362]	@ 0x16a
 8001f9e:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	f4ff ae8c 	bcc.w	8001cc0 <handle_command+0x424>
 8001fa8:	e1e7      	b.n	800237a <handle_command+0xade>
 8001faa:	bf00      	nop
 8001fac:	08007b60 	.word	0x08007b60
 8001fb0:	08007b5c 	.word	0x08007b5c
 8001fb4:	51eb851f 	.word	0x51eb851f
 8001fb8:	cccccccd 	.word	0xcccccccd
 8001fbc:	d1b71759 	.word	0xd1b71759
 8001fc0:	10624dd3 	.word	0x10624dd3
				break;
			}
		}
	}
	// 14 - SET_INTERVAL (+ xxxx parameter)
	else if (cmd_code == 14) {
 8001fc4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001fc8:	2b0e      	cmp	r3, #14
 8001fca:	d14e      	bne.n	800206a <handle_command+0x7ce>
		if (strlen(params) < 4) {
 8001fcc:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8001fd0:	f7fe f91e 	bl	8000210 <strlen>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b03      	cmp	r3, #3
 8001fd8:	d80f      	bhi.n	8001ffa <handle_command+0x75e>
			send_response_frame(device_addr, src_addr, id, "01");
 8001fda:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001fde:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001fe2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001fe6:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001fea:	4bcc      	ldr	r3, [pc, #816]	@ (800231c <handle_command+0xa80>)
 8001fec:	6812      	ldr	r2, [r2, #0]
 8001fee:	6809      	ldr	r1, [r1, #0]
 8001ff0:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001ff4:	f7ff fac6 	bl	8001584 <send_response_frame>
			return;
 8001ff8:	e1bf      	b.n	800237a <handle_command+0xade>
		}
		uint16_t interval_ms = atoi(params);
 8001ffa:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8001ffe:	f005 f84d 	bl	800709c <atoi>
 8002002:	4603      	mov	r3, r0
 8002004:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
		if (interval_ms < MIN_INTERVAL || interval_ms > MAX_INTERVAL) {
 8002008:	f8b7 2142 	ldrh.w	r2, [r7, #322]	@ 0x142
 800200c:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8002010:	429a      	cmp	r2, r3
 8002012:	d305      	bcc.n	8002020 <handle_command+0x784>
 8002014:	f8b7 2142 	ldrh.w	r2, [r7, #322]	@ 0x142
 8002018:	f8b7 3150 	ldrh.w	r3, [r7, #336]	@ 0x150
 800201c:	429a      	cmp	r2, r3
 800201e:	d90f      	bls.n	8002040 <handle_command+0x7a4>
			send_response_frame(device_addr, src_addr, id, "02");
 8002020:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002024:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8002028:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800202c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002030:	4bbb      	ldr	r3, [pc, #748]	@ (8002320 <handle_command+0xa84>)
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	6809      	ldr	r1, [r1, #0]
 8002036:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800203a:	f7ff faa3 	bl	8001584 <send_response_frame>
			return;
 800203e:	e19c      	b.n	800237a <handle_command+0xade>
		}
		Measurement_SetInterval(interval_ms);
 8002040:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8002044:	4618      	mov	r0, r3
 8002046:	f7fe fc35 	bl	80008b4 <Measurement_SetInterval>
		send_response_frame(device_addr, src_addr, id, "00");
 800204a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800204e:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8002052:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002056:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 800205a:	4bb2      	ldr	r3, [pc, #712]	@ (8002324 <handle_command+0xa88>)
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	6809      	ldr	r1, [r1, #0]
 8002060:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8002064:	f7ff fa8e 	bl	8001584 <send_response_frame>
 8002068:	e187      	b.n	800237a <handle_command+0xade>
	}
	// 15 - GET_INTERVAL
	else if (cmd_code == 15) {
 800206a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800206e:	2b0f      	cmp	r3, #15
 8002070:	d16d      	bne.n	800214e <handle_command+0x8b2>
		uint32_t interval_ms = Measurement_GetInterval();
 8002072:	f7fe fc2f 	bl	80008d4 <Measurement_GetInterval>
 8002076:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
		if (interval_ms > 9999) {
 800207a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800207e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002082:	4293      	cmp	r3, r2
 8002084:	d903      	bls.n	800208e <handle_command+0x7f2>
			interval_ms = 9999;
 8002086:	f242 730f 	movw	r3, #9999	@ 0x270f
 800208a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
		}
		char response[6];
		response[0] = '0' + (interval_ms / 1000) % 10;
 800208e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002092:	4aa5      	ldr	r2, [pc, #660]	@ (8002328 <handle_command+0xa8c>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	0999      	lsrs	r1, r3, #6
 800209a:	4ba4      	ldr	r3, [pc, #656]	@ (800232c <handle_command+0xa90>)
 800209c:	fba3 2301 	umull	r2, r3, r3, r1
 80020a0:	08da      	lsrs	r2, r3, #3
 80020a2:	4613      	mov	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	1aca      	subs	r2, r1, r3
 80020ac:	b2d3      	uxtb	r3, r2
 80020ae:	3330      	adds	r3, #48	@ 0x30
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
		response[1] = '0' + (interval_ms / 100) % 10;
 80020b6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80020ba:	4a9d      	ldr	r2, [pc, #628]	@ (8002330 <handle_command+0xa94>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	0959      	lsrs	r1, r3, #5
 80020c2:	4b9a      	ldr	r3, [pc, #616]	@ (800232c <handle_command+0xa90>)
 80020c4:	fba3 2301 	umull	r2, r3, r3, r1
 80020c8:	08da      	lsrs	r2, r3, #3
 80020ca:	4613      	mov	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	1aca      	subs	r2, r1, r3
 80020d4:	b2d3      	uxtb	r3, r2
 80020d6:	3330      	adds	r3, #48	@ 0x30
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
		response[2] = '0' + (interval_ms / 10) % 10;
 80020de:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80020e2:	4a92      	ldr	r2, [pc, #584]	@ (800232c <handle_command+0xa90>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	08d9      	lsrs	r1, r3, #3
 80020ea:	4b90      	ldr	r3, [pc, #576]	@ (800232c <handle_command+0xa90>)
 80020ec:	fba3 2301 	umull	r2, r3, r3, r1
 80020f0:	08da      	lsrs	r2, r3, #3
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	1aca      	subs	r2, r1, r3
 80020fc:	b2d3      	uxtb	r3, r2
 80020fe:	3330      	adds	r3, #48	@ 0x30
 8002100:	b2db      	uxtb	r3, r3
 8002102:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
		response[3] = '0' + interval_ms % 10;
 8002106:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 800210a:	4b88      	ldr	r3, [pc, #544]	@ (800232c <handle_command+0xa90>)
 800210c:	fba3 2301 	umull	r2, r3, r3, r1
 8002110:	08da      	lsrs	r2, r3, #3
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	1aca      	subs	r2, r1, r3
 800211c:	b2d3      	uxtb	r3, r2
 800211e:	3330      	adds	r3, #48	@ 0x30
 8002120:	b2db      	uxtb	r3, r3
 8002122:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
		response[4] = 0;
 8002126:	2300      	movs	r3, #0
 8002128:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
		send_response_frame(device_addr, src_addr, id, response);
 800212c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002130:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8002134:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8002138:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800213c:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8002140:	6812      	ldr	r2, [r2, #0]
 8002142:	6809      	ldr	r1, [r1, #0]
 8002144:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8002148:	f7ff fa1c 	bl	8001584 <send_response_frame>
 800214c:	e115      	b.n	800237a <handle_command+0xade>
	}
	// 16 - SET_MODE (+ x parameter)
	else if (cmd_code == 16) {
 800214e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002152:	2b10      	cmp	r3, #16
 8002154:	f040 808e 	bne.w	8002274 <handle_command+0x9d8>
		if (strlen(params) < 1 || params[0] < '1' || params[0] > '6') {
 8002158:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d009      	beq.n	8002176 <handle_command+0x8da>
 8002162:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b30      	cmp	r3, #48	@ 0x30
 800216a:	d904      	bls.n	8002176 <handle_command+0x8da>
 800216c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b36      	cmp	r3, #54	@ 0x36
 8002174:	d90f      	bls.n	8002196 <handle_command+0x8fa>
			send_response_frame(device_addr, src_addr, id, "01");
 8002176:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800217a:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800217e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002182:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002186:	4b65      	ldr	r3, [pc, #404]	@ (800231c <handle_command+0xa80>)
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	6809      	ldr	r1, [r1, #0]
 800218c:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8002190:	f7ff f9f8 	bl	8001584 <send_response_frame>
			return;
 8002194:	e0f1      	b.n	800237a <handle_command+0xade>
		}
		uint8_t mode_num = params[0] - '0';
 8002196:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	3b30      	subs	r3, #48	@ 0x30
 800219e:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
		uint8_t mode_value;
		switch (mode_num) {
 80021a2:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 80021a6:	3b01      	subs	r3, #1
 80021a8:	2b05      	cmp	r3, #5
 80021aa:	d827      	bhi.n	80021fc <handle_command+0x960>
 80021ac:	a201      	add	r2, pc, #4	@ (adr r2, 80021b4 <handle_command+0x918>)
 80021ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b2:	bf00      	nop
 80021b4:	080021cd 	.word	0x080021cd
 80021b8:	080021d5 	.word	0x080021d5
 80021bc:	080021dd 	.word	0x080021dd
 80021c0:	080021e5 	.word	0x080021e5
 80021c4:	080021ed 	.word	0x080021ed
 80021c8:	080021f5 	.word	0x080021f5
			case 1: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE; break;
 80021cc:	2310      	movs	r3, #16
 80021ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
 80021d2:	e023      	b.n	800221c <handle_command+0x980>
			case 2: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE_2; break;
 80021d4:	2311      	movs	r3, #17
 80021d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
 80021da:	e01f      	b.n	800221c <handle_command+0x980>
			case 3: mode_value = BH1750_CONTINUOUS_LOW_RES_MODE; break;
 80021dc:	2313      	movs	r3, #19
 80021de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
 80021e2:	e01b      	b.n	800221c <handle_command+0x980>
			case 4: mode_value = BH1750_ONETIME_HIGH_RES_MODE; break;
 80021e4:	2320      	movs	r3, #32
 80021e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
 80021ea:	e017      	b.n	800221c <handle_command+0x980>
			case 5: mode_value = BH1750_ONETIME_HIGH_RES_MODE_2; break;
 80021ec:	2321      	movs	r3, #33	@ 0x21
 80021ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
 80021f2:	e013      	b.n	800221c <handle_command+0x980>
			case 6: mode_value = BH1750_ONETIME_LOW_RES_MODE; break;
 80021f4:	2323      	movs	r3, #35	@ 0x23
 80021f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
 80021fa:	e00f      	b.n	800221c <handle_command+0x980>
			default:
				send_response_frame(device_addr, src_addr, id, "01");
 80021fc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002200:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8002204:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002208:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 800220c:	4b43      	ldr	r3, [pc, #268]	@ (800231c <handle_command+0xa80>)
 800220e:	6812      	ldr	r2, [r2, #0]
 8002210:	6809      	ldr	r1, [r1, #0]
 8002212:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8002216:	f7ff f9b5 	bl	8001584 <send_response_frame>
				return;
 800221a:	e0ae      	b.n	800237a <handle_command+0xade>
		}
		HAL_StatusTypeDef status = BH1750_SetMode(mode_value);
 800221c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe fb21 	bl	8000868 <BH1750_SetMode>
 8002226:	4603      	mov	r3, r0
 8002228:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
		if (status == HAL_OK) {
 800222c:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8002230:	2b00      	cmp	r3, #0
 8002232:	d10f      	bne.n	8002254 <handle_command+0x9b8>
			send_response_frame(device_addr, src_addr, id, "00");
 8002234:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002238:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800223c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002240:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002244:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <handle_command+0xa88>)
 8002246:	6812      	ldr	r2, [r2, #0]
 8002248:	6809      	ldr	r1, [r1, #0]
 800224a:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800224e:	f7ff f999 	bl	8001584 <send_response_frame>
 8002252:	e092      	b.n	800237a <handle_command+0xade>
		} else {
			send_response_frame(device_addr, src_addr, id, "04");
 8002254:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002258:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800225c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002260:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002264:	4b33      	ldr	r3, [pc, #204]	@ (8002334 <handle_command+0xa98>)
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	6809      	ldr	r1, [r1, #0]
 800226a:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800226e:	f7ff f989 	bl	8001584 <send_response_frame>
 8002272:	e082      	b.n	800237a <handle_command+0xade>
		}
	}
	// 17 - GET_MODE
	else if (cmd_code == 17) {
 8002274:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002278:	2b11      	cmp	r3, #17
 800227a:	d179      	bne.n	8002370 <handle_command+0xad4>
		char mode_char = '1';
 800227c:	2331      	movs	r3, #49	@ 0x31
 800227e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
		uint8_t current_mode = BH1750_GetCurrentMode();
 8002282:	f7fe fae5 	bl	8000850 <BH1750_GetCurrentMode>
 8002286:	4603      	mov	r3, r0
 8002288:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
		switch (current_mode) {
 800228c:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8002290:	3b10      	subs	r3, #16
 8002292:	2b13      	cmp	r3, #19
 8002294:	d850      	bhi.n	8002338 <handle_command+0xa9c>
 8002296:	a201      	add	r2, pc, #4	@ (adr r2, 800229c <handle_command+0xa00>)
 8002298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229c:	080022ed 	.word	0x080022ed
 80022a0:	080022f5 	.word	0x080022f5
 80022a4:	08002339 	.word	0x08002339
 80022a8:	080022fd 	.word	0x080022fd
 80022ac:	08002339 	.word	0x08002339
 80022b0:	08002339 	.word	0x08002339
 80022b4:	08002339 	.word	0x08002339
 80022b8:	08002339 	.word	0x08002339
 80022bc:	08002339 	.word	0x08002339
 80022c0:	08002339 	.word	0x08002339
 80022c4:	08002339 	.word	0x08002339
 80022c8:	08002339 	.word	0x08002339
 80022cc:	08002339 	.word	0x08002339
 80022d0:	08002339 	.word	0x08002339
 80022d4:	08002339 	.word	0x08002339
 80022d8:	08002339 	.word	0x08002339
 80022dc:	08002305 	.word	0x08002305
 80022e0:	0800230d 	.word	0x0800230d
 80022e4:	08002339 	.word	0x08002339
 80022e8:	08002315 	.word	0x08002315
			case BH1750_CONTINUOUS_HIGH_RES_MODE: mode_char = '1'; break;
 80022ec:	2331      	movs	r3, #49	@ 0x31
 80022ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 80022f2:	e025      	b.n	8002340 <handle_command+0xaa4>
			case BH1750_CONTINUOUS_HIGH_RES_MODE_2: mode_char = '2'; break;
 80022f4:	2332      	movs	r3, #50	@ 0x32
 80022f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 80022fa:	e021      	b.n	8002340 <handle_command+0xaa4>
			case BH1750_CONTINUOUS_LOW_RES_MODE: mode_char = '3'; break;
 80022fc:	2333      	movs	r3, #51	@ 0x33
 80022fe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8002302:	e01d      	b.n	8002340 <handle_command+0xaa4>
			case BH1750_ONETIME_HIGH_RES_MODE: mode_char = '4'; break;
 8002304:	2334      	movs	r3, #52	@ 0x34
 8002306:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800230a:	e019      	b.n	8002340 <handle_command+0xaa4>
			case BH1750_ONETIME_HIGH_RES_MODE_2: mode_char = '5'; break;
 800230c:	2335      	movs	r3, #53	@ 0x35
 800230e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8002312:	e015      	b.n	8002340 <handle_command+0xaa4>
			case BH1750_ONETIME_LOW_RES_MODE: mode_char = '6'; break;
 8002314:	2336      	movs	r3, #54	@ 0x36
 8002316:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800231a:	e011      	b.n	8002340 <handle_command+0xaa4>
 800231c:	08007b60 	.word	0x08007b60
 8002320:	08007b64 	.word	0x08007b64
 8002324:	08007b58 	.word	0x08007b58
 8002328:	10624dd3 	.word	0x10624dd3
 800232c:	cccccccd 	.word	0xcccccccd
 8002330:	51eb851f 	.word	0x51eb851f
 8002334:	08007b68 	.word	0x08007b68
			default: mode_char = '1'; break;
 8002338:	2331      	movs	r3, #49	@ 0x31
 800233a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800233e:	bf00      	nop
		}
		char response[2];
		response[0] = mode_char;
 8002340:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8002344:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
		response[1] = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
		send_response_frame(device_addr, src_addr, id, response);
 800234e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8002352:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8002356:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 800235a:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800235e:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8002362:	6812      	ldr	r2, [r2, #0]
 8002364:	6809      	ldr	r1, [r1, #0]
 8002366:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800236a:	f7ff f90b 	bl	8001584 <send_response_frame>
 800236e:	e004      	b.n	800237a <handle_command+0xade>
	}
	else {
		USART_fsend("ERR: UNKNOWN CMD\r\n");
 8002370:	4804      	ldr	r0, [pc, #16]	@ (8002384 <handle_command+0xae8>)
 8002372:	f7fe fca7 	bl	8000cc4 <USART_fsend>
 8002376:	e000      	b.n	800237a <handle_command+0xade>
				break;
 8002378:	bf00      	nop
	}
}
 800237a:	f507 77ba 	add.w	r7, r7, #372	@ 0x174
 800237e:	46bd      	mov	sp, r7
 8002380:	bd90      	pop	{r4, r7, pc}
 8002382:	bf00      	nop
 8002384:	08007b6c 	.word	0x08007b6c

08002388 <validate_frame>:

/**
 * @brief Validate received frame
 */
void validate_frame(char *f, uint16_t flen) {
 8002388:	b580      	push	{r7, lr}
 800238a:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 800238e:	af00      	add	r7, sp, #0
 8002390:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002394:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002398:	6018      	str	r0, [r3, #0]
 800239a:	460a      	mov	r2, r1
 800239c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80023a0:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 80023a4:	801a      	strh	r2, [r3, #0]
	char src[4], dst[4], id[3], len_str[4];
	
	if (flen < 13) {
 80023a6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80023aa:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	2b0c      	cmp	r3, #12
 80023b2:	d803      	bhi.n	80023bc <validate_frame+0x34>
		USART_fsend("ERR: TOO SHORT\r\n");
 80023b4:	48d3      	ldr	r0, [pc, #844]	@ (8002704 <validate_frame+0x37c>)
 80023b6:	f7fe fc85 	bl	8000cc4 <USART_fsend>
		return;
 80023ba:	e19f      	b.n	80026fc <validate_frame+0x374>
	}

	uint16_t pos = 1;
 80023bc:	2301      	movs	r3, #1
 80023be:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(src, &f[pos], 3); src[3] = 0; pos += 3;
 80023c2:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 80023c6:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80023ca:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80023ce:	6812      	ldr	r2, [r2, #0]
 80023d0:	18d1      	adds	r1, r2, r3
 80023d2:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 80023d6:	2203      	movs	r2, #3
 80023d8:	4618      	mov	r0, r3
 80023da:	f004 ff3b 	bl	8007254 <memcpy>
 80023de:	2300      	movs	r3, #0
 80023e0:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f
 80023e4:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 80023e8:	3303      	adds	r3, #3
 80023ea:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(dst, &f[pos], 3); dst[3] = 0; pos += 3;
 80023ee:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 80023f2:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80023f6:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80023fa:	6812      	ldr	r2, [r2, #0]
 80023fc:	18d1      	adds	r1, r2, r3
 80023fe:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8002402:	2203      	movs	r2, #3
 8002404:	4618      	mov	r0, r3
 8002406:	f004 ff25 	bl	8007254 <memcpy>
 800240a:	2300      	movs	r3, #0
 800240c:	f887 322b 	strb.w	r3, [r7, #555]	@ 0x22b
 8002410:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002414:	3303      	adds	r3, #3
 8002416:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(id,  &f[pos], 2); id[2] = 0;  pos += 2;
 800241a:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 800241e:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002422:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002426:	6812      	ldr	r2, [r2, #0]
 8002428:	4413      	add	r3, r2
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	b29b      	uxth	r3, r3
 800242e:	f8a7 3224 	strh.w	r3, [r7, #548]	@ 0x224
 8002432:	2300      	movs	r3, #0
 8002434:	f887 3226 	strb.w	r3, [r7, #550]	@ 0x226
 8002438:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 800243c:	3302      	adds	r3, #2
 800243e:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(len_str, &f[pos], 3); len_str[3] = 0; pos += 3;
 8002442:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002446:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800244a:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	18d1      	adds	r1, r2, r3
 8002452:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002456:	2203      	movs	r2, #3
 8002458:	4618      	mov	r0, r3
 800245a:	f004 fefb 	bl	8007254 <memcpy>
 800245e:	2300      	movs	r3, #0
 8002460:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8002464:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002468:	3303      	adds	r3, #3
 800246a:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c

	for (uint8_t i = 0; i < 3; i++) {
 800246e:	2300      	movs	r3, #0
 8002470:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 8002474:	e022      	b.n	80024bc <validate_frame+0x134>
		if (!is_addr_char_valid(src[i]) || !is_addr_char_valid(dst[i])) {
 8002476:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800247a:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800247e:	443b      	add	r3, r7
 8002480:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff f862 	bl	800154e <is_addr_char_valid>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00c      	beq.n	80024aa <validate_frame+0x122>
 8002490:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8002494:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8002498:	443b      	add	r3, r7
 800249a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff f855 	bl	800154e <is_addr_char_valid>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d103      	bne.n	80024b2 <validate_frame+0x12a>
			USART_fsend("ERR: INVALID ADDR\r\n");
 80024aa:	4897      	ldr	r0, [pc, #604]	@ (8002708 <validate_frame+0x380>)
 80024ac:	f7fe fc0a 	bl	8000cc4 <USART_fsend>
			return;
 80024b0:	e124      	b.n	80026fc <validate_frame+0x374>
	for (uint8_t i = 0; i < 3; i++) {
 80024b2:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80024b6:	3301      	adds	r3, #1
 80024b8:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 80024bc:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d9d8      	bls.n	8002476 <validate_frame+0xee>
		}
	}

	if (!is_digits_only(id, 2)) {
 80024c4:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80024c8:	2102      	movs	r1, #2
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff f81a 	bl	8001504 <is_digits_only>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d103      	bne.n	80024de <validate_frame+0x156>
		USART_fsend("ERR: INVALID ID\r\n");
 80024d6:	488d      	ldr	r0, [pc, #564]	@ (800270c <validate_frame+0x384>)
 80024d8:	f7fe fbf4 	bl	8000cc4 <USART_fsend>
		return;
 80024dc:	e10e      	b.n	80026fc <validate_frame+0x374>
	}

	if (!is_digits_only(len_str, 3)) {
 80024de:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80024e2:	2103      	movs	r1, #3
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff f80d 	bl	8001504 <is_digits_only>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d103      	bne.n	80024f8 <validate_frame+0x170>
		USART_fsend("ERR\r\n");
 80024f0:	4887      	ldr	r0, [pc, #540]	@ (8002710 <validate_frame+0x388>)
 80024f2:	f7fe fbe7 	bl	8000cc4 <USART_fsend>
		return;
 80024f6:	e101      	b.n	80026fc <validate_frame+0x374>
	}

	uint16_t data_len_declared = atoi(len_str);
 80024f8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80024fc:	4618      	mov	r0, r3
 80024fe:	f004 fdcd 	bl	800709c <atoi>
 8002502:	4603      	mov	r3, r0
 8002504:	f8a7 323a 	strh.w	r3, [r7, #570]	@ 0x23a

	if (data_len_declared > 256) {
 8002508:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 800250c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002510:	d903      	bls.n	800251a <validate_frame+0x192>
		USART_fsend("ERR_LENGTH\r\n");
 8002512:	4880      	ldr	r0, [pc, #512]	@ (8002714 <validate_frame+0x38c>)
 8002514:	f7fe fbd6 	bl	8000cc4 <USART_fsend>
		return;
 8002518:	e0f0      	b.n	80026fc <validate_frame+0x374>
	}
	
	// Sprawdzenie czy rzeczywista długość pola DATA odpowiada zadeklarowanej (LEN)
	uint16_t actual_data_len = flen - pos - 3;
 800251a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800251e:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 8002522:	881a      	ldrh	r2, [r3, #0]
 8002524:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	b29b      	uxth	r3, r3
 800252c:	3b03      	subs	r3, #3
 800252e:	f8a7 3238 	strh.w	r3, [r7, #568]	@ 0x238
	
	if (actual_data_len != data_len_declared) {
 8002532:	f8b7 2238 	ldrh.w	r2, [r7, #568]	@ 0x238
 8002536:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 800253a:	429a      	cmp	r2, r3
 800253c:	d003      	beq.n	8002546 <validate_frame+0x1be>
		USART_fsend("ERR: DATA LENGTH MISMATCH\r\n");
 800253e:	4876      	ldr	r0, [pc, #472]	@ (8002718 <validate_frame+0x390>)
 8002540:	f7fe fbc0 	bl	8000cc4 <USART_fsend>
		return;
 8002544:	e0da      	b.n	80026fc <validate_frame+0x374>
	}

	uint16_t crc_pos = pos + data_len_declared;
 8002546:	f8b7 223c 	ldrh.w	r2, [r7, #572]	@ 0x23c
 800254a:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 800254e:	4413      	add	r3, r2
 8002550:	f8a7 3236 	strh.w	r3, [r7, #566]	@ 0x236

	char data[257];
	memcpy(data, &f[pos], data_len_declared);
 8002554:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002558:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800255c:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	18d1      	adds	r1, r2, r3
 8002564:	f8b7 223a 	ldrh.w	r2, [r7, #570]	@ 0x23a
 8002568:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800256c:	4618      	mov	r0, r3
 800256e:	f004 fe71 	bl	8007254 <memcpy>
	data[data_len_declared] = 0;
 8002572:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002576:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800257a:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 800257e:	2100      	movs	r1, #0
 8002580:	54d1      	strb	r1, [r2, r3]

	if (!is_digits_only(data, data_len_declared)) {
 8002582:	f8b7 223a 	ldrh.w	r2, [r7, #570]	@ 0x23a
 8002586:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800258a:	4611      	mov	r1, r2
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe ffb9 	bl	8001504 <is_digits_only>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d103      	bne.n	80025a0 <validate_frame+0x218>
		USART_fsend("ERR\r\n");
 8002598:	485d      	ldr	r0, [pc, #372]	@ (8002710 <validate_frame+0x388>)
 800259a:	f7fe fb93 	bl	8000cc4 <USART_fsend>
		return;
 800259e:	e0ad      	b.n	80026fc <validate_frame+0x374>
	}

	if (!is_hex_char(f[crc_pos]) || !is_hex_char(f[crc_pos + 1])) {
 80025a0:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80025a4:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80025a8:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	4413      	add	r3, r2
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fcf6 	bl	8000fa4 <is_hex_char>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00f      	beq.n	80025de <validate_frame+0x256>
 80025be:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80025c2:	3301      	adds	r3, #1
 80025c4:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80025c8:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe fce6 	bl	8000fa4 <is_hex_char>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d103      	bne.n	80025e6 <validate_frame+0x25e>
		USART_fsend("ERR\r\n");
 80025de:	484c      	ldr	r0, [pc, #304]	@ (8002710 <validate_frame+0x388>)
 80025e0:	f7fe fb70 	bl	8000cc4 <USART_fsend>
		return;
 80025e4:	e08a      	b.n	80026fc <validate_frame+0x374>
	}

	uint8_t rx_crc = hex2byte(f[crc_pos], f[crc_pos + 1]);
 80025e6:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80025ea:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80025ee:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80025f2:	6812      	ldr	r2, [r2, #0]
 80025f4:	4413      	add	r3, r2
 80025f6:	7818      	ldrb	r0, [r3, #0]
 80025f8:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80025fc:	3301      	adds	r3, #1
 80025fe:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002602:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002606:	6812      	ldr	r2, [r2, #0]
 8002608:	4413      	add	r3, r2
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	4619      	mov	r1, r3
 800260e:	f7fe fcea 	bl	8000fe6 <hex2byte>
 8002612:	4603      	mov	r3, r0
 8002614:	f887 3235 	strb.w	r3, [r7, #565]	@ 0x235

	uint8_t buf[270];
	uint16_t p = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232

	memcpy(&buf[p], src, 3); p += 3;
 800261e:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002622:	f107 020c 	add.w	r2, r7, #12
 8002626:	4413      	add	r3, r2
 8002628:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 800262c:	2203      	movs	r2, #3
 800262e:	4618      	mov	r0, r3
 8002630:	f004 fe10 	bl	8007254 <memcpy>
 8002634:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002638:	3303      	adds	r3, #3
 800263a:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], dst, 3); p += 3;
 800263e:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002642:	f107 020c 	add.w	r2, r7, #12
 8002646:	4413      	add	r3, r2
 8002648:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 800264c:	2203      	movs	r2, #3
 800264e:	4618      	mov	r0, r3
 8002650:	f004 fe00 	bl	8007254 <memcpy>
 8002654:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002658:	3303      	adds	r3, #3
 800265a:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], id, 2);  p += 2;
 800265e:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002662:	f107 020c 	add.w	r2, r7, #12
 8002666:	4413      	add	r3, r2
 8002668:	f8b7 2224 	ldrh.w	r2, [r7, #548]	@ 0x224
 800266c:	801a      	strh	r2, [r3, #0]
 800266e:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002672:	3302      	adds	r3, #2
 8002674:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], len_str, 3); p += 3;
 8002678:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 800267c:	f107 020c 	add.w	r2, r7, #12
 8002680:	4413      	add	r3, r2
 8002682:	f507 7108 	add.w	r1, r7, #544	@ 0x220
 8002686:	2203      	movs	r2, #3
 8002688:	4618      	mov	r0, r3
 800268a:	f004 fde3 	bl	8007254 <memcpy>
 800268e:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002692:	3303      	adds	r3, #3
 8002694:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], data, data_len_declared); p += data_len_declared;
 8002698:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 800269c:	f107 020c 	add.w	r2, r7, #12
 80026a0:	4413      	add	r3, r2
 80026a2:	f8b7 223a 	ldrh.w	r2, [r7, #570]	@ 0x23a
 80026a6:	f507 718e 	add.w	r1, r7, #284	@ 0x11c
 80026aa:	4618      	mov	r0, r3
 80026ac:	f004 fdd2 	bl	8007254 <memcpy>
 80026b0:	f8b7 2232 	ldrh.w	r2, [r7, #562]	@ 0x232
 80026b4:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 80026b8:	4413      	add	r3, r2
 80026ba:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232

	uint8_t calc_crc = crc8(buf, p);
 80026be:	f8b7 2232 	ldrh.w	r2, [r7, #562]	@ 0x232
 80026c2:	f107 030c 	add.w	r3, r7, #12
 80026c6:	4611      	mov	r1, r2
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fe fce3 	bl	8001094 <crc8>
 80026ce:	4603      	mov	r3, r0
 80026d0:	f887 3231 	strb.w	r3, [r7, #561]	@ 0x231

	if (calc_crc != rx_crc) {
 80026d4:	f897 2231 	ldrb.w	r2, [r7, #561]	@ 0x231
 80026d8:	f897 3235 	ldrb.w	r3, [r7, #565]	@ 0x235
 80026dc:	429a      	cmp	r2, r3
 80026de:	d003      	beq.n	80026e8 <validate_frame+0x360>
		USART_fsend("ERR_CRC\r\n");
 80026e0:	480e      	ldr	r0, [pc, #56]	@ (800271c <validate_frame+0x394>)
 80026e2:	f7fe faef 	bl	8000cc4 <USART_fsend>
		return;
 80026e6:	e009      	b.n	80026fc <validate_frame+0x374>
	}
	
	handle_command(data, src, dst, id);
 80026e8:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80026ec:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 80026f0:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 80026f4:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 80026f8:	f7ff f8d0 	bl	800189c <handle_command>
}
 80026fc:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	08007b80 	.word	0x08007b80
 8002708:	08007b94 	.word	0x08007b94
 800270c:	08007ba8 	.word	0x08007ba8
 8002710:	08007bbc 	.word	0x08007bbc
 8002714:	08007bc4 	.word	0x08007bc4
 8002718:	08007bd4 	.word	0x08007bd4
 800271c:	08007bf0 	.word	0x08007bf0

08002720 <process_uart_buffer>:

/**
 * @brief Process UART buffer and extract frames
 */
void process_uart_buffer(void) {
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
    while (USART_kbhit()) {
 8002726:	e054      	b.n	80027d2 <process_uart_buffer+0xb2>
        char c = USART_getchar();
 8002728:	f7fe faa0 	bl	8000c6c <USART_getchar>
 800272c:	4603      	mov	r3, r0
 800272e:	71fb      	strb	r3, [r7, #7]

        switch (st) {
 8002730:	4b2d      	ldr	r3, [pc, #180]	@ (80027e8 <process_uart_buffer+0xc8>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <process_uart_buffer+0x1e>
 8002738:	2b01      	cmp	r3, #1
 800273a:	d014      	beq.n	8002766 <process_uart_buffer+0x46>
 800273c:	e049      	b.n	80027d2 <process_uart_buffer+0xb2>
			case ST_IDLE:
				if(c == '&') {
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	2b26      	cmp	r3, #38	@ 0x26
 8002742:	d143      	bne.n	80027cc <process_uart_buffer+0xac>
					pos = 0;
 8002744:	4b29      	ldr	r3, [pc, #164]	@ (80027ec <process_uart_buffer+0xcc>)
 8002746:	2200      	movs	r2, #0
 8002748:	801a      	strh	r2, [r3, #0]
					frame[pos++] = c;
 800274a:	4b28      	ldr	r3, [pc, #160]	@ (80027ec <process_uart_buffer+0xcc>)
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	b291      	uxth	r1, r2
 8002752:	4a26      	ldr	r2, [pc, #152]	@ (80027ec <process_uart_buffer+0xcc>)
 8002754:	8011      	strh	r1, [r2, #0]
 8002756:	4619      	mov	r1, r3
 8002758:	4a25      	ldr	r2, [pc, #148]	@ (80027f0 <process_uart_buffer+0xd0>)
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	5453      	strb	r3, [r2, r1]
					st = ST_COLLECT;
 800275e:	4b22      	ldr	r3, [pc, #136]	@ (80027e8 <process_uart_buffer+0xc8>)
 8002760:	2201      	movs	r2, #1
 8002762:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002764:	e032      	b.n	80027cc <process_uart_buffer+0xac>

			case ST_COLLECT:
				if (c == '&') {
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	2b26      	cmp	r3, #38	@ 0x26
 800276a:	d10d      	bne.n	8002788 <process_uart_buffer+0x68>
					pos = 0;
 800276c:	4b1f      	ldr	r3, [pc, #124]	@ (80027ec <process_uart_buffer+0xcc>)
 800276e:	2200      	movs	r2, #0
 8002770:	801a      	strh	r2, [r3, #0]
					frame[pos++] = c;
 8002772:	4b1e      	ldr	r3, [pc, #120]	@ (80027ec <process_uart_buffer+0xcc>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	b291      	uxth	r1, r2
 800277a:	4a1c      	ldr	r2, [pc, #112]	@ (80027ec <process_uart_buffer+0xcc>)
 800277c:	8011      	strh	r1, [r2, #0]
 800277e:	4619      	mov	r1, r3
 8002780:	4a1b      	ldr	r2, [pc, #108]	@ (80027f0 <process_uart_buffer+0xd0>)
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	5453      	strb	r3, [r2, r1]
					break;
 8002786:	e024      	b.n	80027d2 <process_uart_buffer+0xb2>
				}

				if (pos < sizeof(frame) - 1) {
 8002788:	4b18      	ldr	r3, [pc, #96]	@ (80027ec <process_uart_buffer+0xcc>)
 800278a:	881b      	ldrh	r3, [r3, #0]
 800278c:	f5b3 7f95 	cmp.w	r3, #298	@ 0x12a
 8002790:	d809      	bhi.n	80027a6 <process_uart_buffer+0x86>
					frame[pos++] = c;
 8002792:	4b16      	ldr	r3, [pc, #88]	@ (80027ec <process_uart_buffer+0xcc>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	1c5a      	adds	r2, r3, #1
 8002798:	b291      	uxth	r1, r2
 800279a:	4a14      	ldr	r2, [pc, #80]	@ (80027ec <process_uart_buffer+0xcc>)
 800279c:	8011      	strh	r1, [r2, #0]
 800279e:	4619      	mov	r1, r3
 80027a0:	4a13      	ldr	r2, [pc, #76]	@ (80027f0 <process_uart_buffer+0xd0>)
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	5453      	strb	r3, [r2, r1]
				}

				if (c == '*') {
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80027aa:	d111      	bne.n	80027d0 <process_uart_buffer+0xb0>
					frame[pos] = 0;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <process_uart_buffer+0xcc>)
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	4b0f      	ldr	r3, [pc, #60]	@ (80027f0 <process_uart_buffer+0xd0>)
 80027b4:	2100      	movs	r1, #0
 80027b6:	5499      	strb	r1, [r3, r2]
					validate_frame(frame, pos);
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <process_uart_buffer+0xcc>)
 80027ba:	881b      	ldrh	r3, [r3, #0]
 80027bc:	4619      	mov	r1, r3
 80027be:	480c      	ldr	r0, [pc, #48]	@ (80027f0 <process_uart_buffer+0xd0>)
 80027c0:	f7ff fde2 	bl	8002388 <validate_frame>
					st = ST_IDLE;
 80027c4:	4b08      	ldr	r3, [pc, #32]	@ (80027e8 <process_uart_buffer+0xc8>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
				}
				break;
 80027ca:	e001      	b.n	80027d0 <process_uart_buffer+0xb0>
				break;
 80027cc:	bf00      	nop
 80027ce:	e000      	b.n	80027d2 <process_uart_buffer+0xb2>
				break;
 80027d0:	bf00      	nop
    while (USART_kbhit()) {
 80027d2:	f7fe fa37 	bl	8000c44 <USART_kbhit>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1a5      	bne.n	8002728 <process_uart_buffer+0x8>
        }
    }
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	200018e5 	.word	0x200018e5
 80027ec:	20001a14 	.word	0x20001a14
 80027f0:	200018e8 	.word	0x200018e8

080027f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	4b10      	ldr	r3, [pc, #64]	@ (8002840 <HAL_MspInit+0x4c>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	4a0f      	ldr	r2, [pc, #60]	@ (8002840 <HAL_MspInit+0x4c>)
 8002804:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002808:	6453      	str	r3, [r2, #68]	@ 0x44
 800280a:	4b0d      	ldr	r3, [pc, #52]	@ (8002840 <HAL_MspInit+0x4c>)
 800280c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002812:	607b      	str	r3, [r7, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	603b      	str	r3, [r7, #0]
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <HAL_MspInit+0x4c>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	4a08      	ldr	r2, [pc, #32]	@ (8002840 <HAL_MspInit+0x4c>)
 8002820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002824:	6413      	str	r3, [r2, #64]	@ 0x40
 8002826:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <HAL_MspInit+0x4c>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800282e:	603b      	str	r3, [r7, #0]
 8002830:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002832:	2007      	movs	r0, #7
 8002834:	f000 fafc 	bl	8002e30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	40023800 	.word	0x40023800

08002844 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08a      	sub	sp, #40	@ 0x28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a21      	ldr	r2, [pc, #132]	@ (80028e8 <HAL_I2C_MspInit+0xa4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d13b      	bne.n	80028de <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	613b      	str	r3, [r7, #16]
 800286a:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <HAL_I2C_MspInit+0xa8>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a1f      	ldr	r2, [pc, #124]	@ (80028ec <HAL_I2C_MspInit+0xa8>)
 8002870:	f043 0302 	orr.w	r3, r3, #2
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b1d      	ldr	r3, [pc, #116]	@ (80028ec <HAL_I2C_MspInit+0xa8>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	613b      	str	r3, [r7, #16]
 8002880:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002882:	23c0      	movs	r3, #192	@ 0xc0
 8002884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002886:	2312      	movs	r3, #18
 8002888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // WŁĄCZ WEWNĘTRZNE PULL-UPY!
 800288a:	2301      	movs	r3, #1
 800288c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800288e:	2303      	movs	r3, #3
 8002890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002892:	2304      	movs	r3, #4
 8002894:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4619      	mov	r1, r3
 800289c:	4814      	ldr	r0, [pc, #80]	@ (80028f0 <HAL_I2C_MspInit+0xac>)
 800289e:	f000 fbb7 	bl	8003010 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <HAL_I2C_MspInit+0xa8>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028aa:	4a10      	ldr	r2, [pc, #64]	@ (80028ec <HAL_I2C_MspInit+0xa8>)
 80028ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80028b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <HAL_I2C_MspInit+0xa8>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80028be:	2200      	movs	r2, #0
 80028c0:	2100      	movs	r1, #0
 80028c2:	201f      	movs	r0, #31
 80028c4:	f000 fabf 	bl	8002e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80028c8:	201f      	movs	r0, #31
 80028ca:	f000 fad8 	bl	8002e7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80028ce:	2200      	movs	r2, #0
 80028d0:	2100      	movs	r1, #0
 80028d2:	2020      	movs	r0, #32
 80028d4:	f000 fab7 	bl	8002e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80028d8:	2020      	movs	r0, #32
 80028da:	f000 fad0 	bl	8002e7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80028de:	bf00      	nop
 80028e0:	3728      	adds	r7, #40	@ 0x28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40005400 	.word	0x40005400
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40020400 	.word	0x40020400

080028f4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a0d      	ldr	r2, [pc, #52]	@ (8002938 <HAL_I2C_MspDeInit+0x44>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d113      	bne.n	800292e <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002906:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <HAL_I2C_MspDeInit+0x48>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	4a0c      	ldr	r2, [pc, #48]	@ (800293c <HAL_I2C_MspDeInit+0x48>)
 800290c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002910:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002912:	2140      	movs	r1, #64	@ 0x40
 8002914:	480a      	ldr	r0, [pc, #40]	@ (8002940 <HAL_I2C_MspDeInit+0x4c>)
 8002916:	f000 fd0f 	bl	8003338 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800291a:	2180      	movs	r1, #128	@ 0x80
 800291c:	4808      	ldr	r0, [pc, #32]	@ (8002940 <HAL_I2C_MspDeInit+0x4c>)
 800291e:	f000 fd0b 	bl	8003338 <HAL_GPIO_DeInit>

    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8002922:	201f      	movs	r0, #31
 8002924:	f000 fab9 	bl	8002e9a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8002928:	2020      	movs	r0, #32
 800292a:	f000 fab6 	bl	8002e9a <HAL_NVIC_DisableIRQ>

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40005400 	.word	0x40005400
 800293c:	40023800 	.word	0x40023800
 8002940:	40020400 	.word	0x40020400

08002944 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08a      	sub	sp, #40	@ 0x28
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294c:	f107 0314 	add.w	r3, r7, #20
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	60da      	str	r2, [r3, #12]
 800295a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1d      	ldr	r2, [pc, #116]	@ (80029d8 <HAL_UART_MspInit+0x94>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d133      	bne.n	80029ce <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	4b1c      	ldr	r3, [pc, #112]	@ (80029dc <HAL_UART_MspInit+0x98>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	4a1b      	ldr	r2, [pc, #108]	@ (80029dc <HAL_UART_MspInit+0x98>)
 8002970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002974:	6413      	str	r3, [r2, #64]	@ 0x40
 8002976:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <HAL_UART_MspInit+0x98>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	60fb      	str	r3, [r7, #12]
 8002986:	4b15      	ldr	r3, [pc, #84]	@ (80029dc <HAL_UART_MspInit+0x98>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	4a14      	ldr	r2, [pc, #80]	@ (80029dc <HAL_UART_MspInit+0x98>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6313      	str	r3, [r2, #48]	@ 0x30
 8002992:	4b12      	ldr	r3, [pc, #72]	@ (80029dc <HAL_UART_MspInit+0x98>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800299e:	230c      	movs	r3, #12
 80029a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a2:	2302      	movs	r3, #2
 80029a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029aa:	2303      	movs	r3, #3
 80029ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029ae:	2307      	movs	r3, #7
 80029b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4619      	mov	r1, r3
 80029b8:	4809      	ldr	r0, [pc, #36]	@ (80029e0 <HAL_UART_MspInit+0x9c>)
 80029ba:	f000 fb29 	bl	8003010 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029be:	2200      	movs	r2, #0
 80029c0:	2100      	movs	r1, #0
 80029c2:	2026      	movs	r0, #38	@ 0x26
 80029c4:	f000 fa3f 	bl	8002e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029c8:	2026      	movs	r0, #38	@ 0x26
 80029ca:	f000 fa58 	bl	8002e7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80029ce:	bf00      	nop
 80029d0:	3728      	adds	r7, #40	@ 0x28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40004400 	.word	0x40004400
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020000 	.word	0x40020000

080029e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <NMI_Handler+0x4>

080029ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <HardFault_Handler+0x4>

080029f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029f8:	bf00      	nop
 80029fa:	e7fd      	b.n	80029f8 <MemManage_Handler+0x4>

080029fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a00:	bf00      	nop
 8002a02:	e7fd      	b.n	8002a00 <BusFault_Handler+0x4>

08002a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a08:	bf00      	nop
 8002a0a:	e7fd      	b.n	8002a08 <UsageFault_Handler+0x4>

08002a0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a3a:	f000 f8e5 	bl	8002c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002a48:	4802      	ldr	r0, [pc, #8]	@ (8002a54 <I2C1_EV_IRQHandler+0x10>)
 8002a4a:	f001 f857 	bl	8003afc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20001848 	.word	0x20001848

08002a58 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a5c:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <I2C1_ER_IRQHandler+0x10>)
 8002a5e:	f001 f9be 	bl	8003dde <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20001848 	.word	0x20001848

08002a6c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a70:	4802      	ldr	r0, [pc, #8]	@ (8002a7c <USART2_IRQHandler+0x10>)
 8002a72:	f003 fc0b 	bl	800628c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	2000189c 	.word	0x2000189c

08002a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a88:	4a14      	ldr	r2, [pc, #80]	@ (8002adc <_sbrk+0x5c>)
 8002a8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ae0 <_sbrk+0x60>)
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <_sbrk+0x64>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d102      	bne.n	8002aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <_sbrk+0x64>)
 8002a9e:	4a12      	ldr	r2, [pc, #72]	@ (8002ae8 <_sbrk+0x68>)
 8002aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aa2:	4b10      	ldr	r3, [pc, #64]	@ (8002ae4 <_sbrk+0x64>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d207      	bcs.n	8002ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ab0:	f004 fba4 	bl	80071fc <__errno>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	220c      	movs	r2, #12
 8002ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aba:	f04f 33ff 	mov.w	r3, #4294967295
 8002abe:	e009      	b.n	8002ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ac0:	4b08      	ldr	r3, [pc, #32]	@ (8002ae4 <_sbrk+0x64>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ac6:	4b07      	ldr	r3, [pc, #28]	@ (8002ae4 <_sbrk+0x64>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4413      	add	r3, r2
 8002ace:	4a05      	ldr	r2, [pc, #20]	@ (8002ae4 <_sbrk+0x64>)
 8002ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3718      	adds	r7, #24
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	20020000 	.word	0x20020000
 8002ae0:	00000400 	.word	0x00000400
 8002ae4:	20001a18 	.word	0x20001a18
 8002ae8:	20001b68 	.word	0x20001b68

08002aec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002af0:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <SystemInit+0x20>)
 8002af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002af6:	4a05      	ldr	r2, [pc, #20]	@ (8002b0c <SystemInit+0x20>)
 8002af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	e000ed00 	.word	0xe000ed00

08002b10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b14:	f7ff ffea 	bl	8002aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b18:	480c      	ldr	r0, [pc, #48]	@ (8002b4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b1a:	490d      	ldr	r1, [pc, #52]	@ (8002b50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b20:	e002      	b.n	8002b28 <LoopCopyDataInit>

08002b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b26:	3304      	adds	r3, #4

08002b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b2c:	d3f9      	bcc.n	8002b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b30:	4c0a      	ldr	r4, [pc, #40]	@ (8002b5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b34:	e001      	b.n	8002b3a <LoopFillZerobss>

08002b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b38:	3204      	adds	r2, #4

08002b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b3c:	d3fb      	bcc.n	8002b36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002b3e:	f004 fb63 	bl	8007208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b42:	f7fe fb6f 	bl	8001224 <main>
  bx  lr    
 8002b46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002b54:	08007d6c 	.word	0x08007d6c
  ldr r2, =_sbss
 8002b58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002b5c:	20001b68 	.word	0x20001b68

08002b60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b60:	e7fe      	b.n	8002b60 <ADC_IRQHandler>
	...

08002b64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b68:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba4 <HAL_Init+0x40>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba4 <HAL_Init+0x40>)
 8002b6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba4 <HAL_Init+0x40>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <HAL_Init+0x40>)
 8002b7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b80:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <HAL_Init+0x40>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a07      	ldr	r2, [pc, #28]	@ (8002ba4 <HAL_Init+0x40>)
 8002b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b8c:	2003      	movs	r0, #3
 8002b8e:	f000 f94f 	bl	8002e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b92:	2000      	movs	r0, #0
 8002b94:	f000 f808 	bl	8002ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b98:	f7ff fe2c 	bl	80027f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40023c00 	.word	0x40023c00

08002ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bb0:	4b12      	ldr	r3, [pc, #72]	@ (8002bfc <HAL_InitTick+0x54>)
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <HAL_InitTick+0x58>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	4619      	mov	r1, r3
 8002bba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 f975 	bl	8002eb6 <HAL_SYSTICK_Config>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00e      	b.n	8002bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b0f      	cmp	r3, #15
 8002bda:	d80a      	bhi.n	8002bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bdc:	2200      	movs	r2, #0
 8002bde:	6879      	ldr	r1, [r7, #4]
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295
 8002be4:	f000 f92f 	bl	8002e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002be8:	4a06      	ldr	r2, [pc, #24]	@ (8002c04 <HAL_InitTick+0x5c>)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	e000      	b.n	8002bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000014 	.word	0x20000014
 8002c00:	2000001c 	.word	0x2000001c
 8002c04:	20000018 	.word	0x20000018

08002c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_IncTick+0x20>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	461a      	mov	r2, r3
 8002c12:	4b06      	ldr	r3, [pc, #24]	@ (8002c2c <HAL_IncTick+0x24>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4413      	add	r3, r2
 8002c18:	4a04      	ldr	r2, [pc, #16]	@ (8002c2c <HAL_IncTick+0x24>)
 8002c1a:	6013      	str	r3, [r2, #0]
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	2000001c 	.word	0x2000001c
 8002c2c:	20001a1c 	.word	0x20001a1c

08002c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  return uwTick;
 8002c34:	4b03      	ldr	r3, [pc, #12]	@ (8002c44 <HAL_GetTick+0x14>)
 8002c36:	681b      	ldr	r3, [r3, #0]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	20001a1c 	.word	0x20001a1c

08002c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c58:	4b0c      	ldr	r3, [pc, #48]	@ (8002c8c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c64:	4013      	ands	r3, r2
 8002c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c7a:	4a04      	ldr	r2, [pc, #16]	@ (8002c8c <__NVIC_SetPriorityGrouping+0x44>)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	60d3      	str	r3, [r2, #12]
}
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c94:	4b04      	ldr	r3, [pc, #16]	@ (8002ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	f003 0307 	and.w	r3, r3, #7
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	db0b      	blt.n	8002cd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	f003 021f 	and.w	r2, r3, #31
 8002cc4:	4907      	ldr	r1, [pc, #28]	@ (8002ce4 <__NVIC_EnableIRQ+0x38>)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	095b      	lsrs	r3, r3, #5
 8002ccc:	2001      	movs	r0, #1
 8002cce:	fa00 f202 	lsl.w	r2, r0, r2
 8002cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	e000e100 	.word	0xe000e100

08002ce8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	db12      	blt.n	8002d20 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	f003 021f 	and.w	r2, r3, #31
 8002d00:	490a      	ldr	r1, [pc, #40]	@ (8002d2c <__NVIC_DisableIRQ+0x44>)
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	2001      	movs	r0, #1
 8002d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d0e:	3320      	adds	r3, #32
 8002d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d14:	f3bf 8f4f 	dsb	sy
}
 8002d18:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d1a:	f3bf 8f6f 	isb	sy
}
 8002d1e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	e000e100 	.word	0xe000e100

08002d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	6039      	str	r1, [r7, #0]
 8002d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	db0a      	blt.n	8002d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	490c      	ldr	r1, [pc, #48]	@ (8002d7c <__NVIC_SetPriority+0x4c>)
 8002d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4e:	0112      	lsls	r2, r2, #4
 8002d50:	b2d2      	uxtb	r2, r2
 8002d52:	440b      	add	r3, r1
 8002d54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d58:	e00a      	b.n	8002d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	4908      	ldr	r1, [pc, #32]	@ (8002d80 <__NVIC_SetPriority+0x50>)
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	3b04      	subs	r3, #4
 8002d68:	0112      	lsls	r2, r2, #4
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	761a      	strb	r2, [r3, #24]
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	e000e100 	.word	0xe000e100
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	@ 0x24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f1c3 0307 	rsb	r3, r3, #7
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	bf28      	it	cs
 8002da2:	2304      	movcs	r3, #4
 8002da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3304      	adds	r3, #4
 8002daa:	2b06      	cmp	r3, #6
 8002dac:	d902      	bls.n	8002db4 <NVIC_EncodePriority+0x30>
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	3b03      	subs	r3, #3
 8002db2:	e000      	b.n	8002db6 <NVIC_EncodePriority+0x32>
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc2:	43da      	mvns	r2, r3
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd6:	43d9      	mvns	r1, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ddc:	4313      	orrs	r3, r2
         );
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3724      	adds	r7, #36	@ 0x24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
	...

08002dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dfc:	d301      	bcc.n	8002e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e00f      	b.n	8002e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e02:	4a0a      	ldr	r2, [pc, #40]	@ (8002e2c <SysTick_Config+0x40>)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e0a:	210f      	movs	r1, #15
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e10:	f7ff ff8e 	bl	8002d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e14:	4b05      	ldr	r3, [pc, #20]	@ (8002e2c <SysTick_Config+0x40>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e1a:	4b04      	ldr	r3, [pc, #16]	@ (8002e2c <SysTick_Config+0x40>)
 8002e1c:	2207      	movs	r2, #7
 8002e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	e000e010 	.word	0xe000e010

08002e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff ff05 	bl	8002c48 <__NVIC_SetPriorityGrouping>
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e58:	f7ff ff1a 	bl	8002c90 <__NVIC_GetPriorityGrouping>
 8002e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	6978      	ldr	r0, [r7, #20]
 8002e64:	f7ff ff8e 	bl	8002d84 <NVIC_EncodePriority>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff ff5d 	bl	8002d30 <__NVIC_SetPriority>
}
 8002e76:	bf00      	nop
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	4603      	mov	r3, r0
 8002e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff ff0d 	bl	8002cac <__NVIC_EnableIRQ>
}
 8002e92:	bf00      	nop
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b082      	sub	sp, #8
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff ff1d 	bl	8002ce8 <__NVIC_DisableIRQ>
}
 8002eae:	bf00      	nop
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7ff ff94 	bl	8002dec <SysTick_Config>
 8002ec4:	4603      	mov	r3, r0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b084      	sub	sp, #16
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002edc:	f7ff fea8 	bl	8002c30 <HAL_GetTick>
 8002ee0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d008      	beq.n	8002f00 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2280      	movs	r2, #128	@ 0x80
 8002ef2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e052      	b.n	8002fa6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0216 	bic.w	r2, r2, #22
 8002f0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	695a      	ldr	r2, [r3, #20]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f1e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d103      	bne.n	8002f30 <HAL_DMA_Abort+0x62>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0208 	bic.w	r2, r2, #8
 8002f3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0201 	bic.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f50:	e013      	b.n	8002f7a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f52:	f7ff fe6d 	bl	8002c30 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b05      	cmp	r3, #5
 8002f5e:	d90c      	bls.n	8002f7a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2220      	movs	r2, #32
 8002f64:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2203      	movs	r2, #3
 8002f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e015      	b.n	8002fa6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1e4      	bne.n	8002f52 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8c:	223f      	movs	r2, #63	@ 0x3f
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d004      	beq.n	8002fcc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2280      	movs	r2, #128	@ 0x80
 8002fc6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e00c      	b.n	8002fe6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2205      	movs	r2, #5
 8002fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 0201 	bic.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003000:	b2db      	uxtb	r3, r3
}
 8003002:	4618      	mov	r0, r3
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003010:	b480      	push	{r7}
 8003012:	b089      	sub	sp, #36	@ 0x24
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800301a:	2300      	movs	r3, #0
 800301c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800301e:	2300      	movs	r3, #0
 8003020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003022:	2300      	movs	r3, #0
 8003024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003026:	2300      	movs	r3, #0
 8003028:	61fb      	str	r3, [r7, #28]
 800302a:	e165      	b.n	80032f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800302c:	2201      	movs	r2, #1
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	4013      	ands	r3, r2
 800303e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	429a      	cmp	r2, r3
 8003046:	f040 8154 	bne.w	80032f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	2b01      	cmp	r3, #1
 8003054:	d005      	beq.n	8003062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800305e:	2b02      	cmp	r3, #2
 8003060:	d130      	bne.n	80030c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	2203      	movs	r2, #3
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003098:	2201      	movs	r2, #1
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	091b      	lsrs	r3, r3, #4
 80030ae:	f003 0201 	and.w	r2, r3, #1
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	2b03      	cmp	r3, #3
 80030ce:	d017      	beq.n	8003100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	2203      	movs	r2, #3
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d123      	bne.n	8003154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	08da      	lsrs	r2, r3, #3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3208      	adds	r2, #8
 8003114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	220f      	movs	r2, #15
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	43db      	mvns	r3, r3
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4013      	ands	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	691a      	ldr	r2, [r3, #16]
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	4313      	orrs	r3, r2
 8003144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	08da      	lsrs	r2, r3, #3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	3208      	adds	r2, #8
 800314e:	69b9      	ldr	r1, [r7, #24]
 8003150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	2203      	movs	r2, #3
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	4013      	ands	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 0203 	and.w	r2, r3, #3
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4313      	orrs	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80ae 	beq.w	80032f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	4b5d      	ldr	r3, [pc, #372]	@ (8003310 <HAL_GPIO_Init+0x300>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	4a5c      	ldr	r2, [pc, #368]	@ (8003310 <HAL_GPIO_Init+0x300>)
 80031a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80031a6:	4b5a      	ldr	r3, [pc, #360]	@ (8003310 <HAL_GPIO_Init+0x300>)
 80031a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031ae:	60fb      	str	r3, [r7, #12]
 80031b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031b2:	4a58      	ldr	r2, [pc, #352]	@ (8003314 <HAL_GPIO_Init+0x304>)
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	089b      	lsrs	r3, r3, #2
 80031b8:	3302      	adds	r3, #2
 80031ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	220f      	movs	r2, #15
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a4f      	ldr	r2, [pc, #316]	@ (8003318 <HAL_GPIO_Init+0x308>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d025      	beq.n	800322a <HAL_GPIO_Init+0x21a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a4e      	ldr	r2, [pc, #312]	@ (800331c <HAL_GPIO_Init+0x30c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d01f      	beq.n	8003226 <HAL_GPIO_Init+0x216>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a4d      	ldr	r2, [pc, #308]	@ (8003320 <HAL_GPIO_Init+0x310>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d019      	beq.n	8003222 <HAL_GPIO_Init+0x212>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a4c      	ldr	r2, [pc, #304]	@ (8003324 <HAL_GPIO_Init+0x314>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d013      	beq.n	800321e <HAL_GPIO_Init+0x20e>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a4b      	ldr	r2, [pc, #300]	@ (8003328 <HAL_GPIO_Init+0x318>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d00d      	beq.n	800321a <HAL_GPIO_Init+0x20a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a4a      	ldr	r2, [pc, #296]	@ (800332c <HAL_GPIO_Init+0x31c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d007      	beq.n	8003216 <HAL_GPIO_Init+0x206>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a49      	ldr	r2, [pc, #292]	@ (8003330 <HAL_GPIO_Init+0x320>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d101      	bne.n	8003212 <HAL_GPIO_Init+0x202>
 800320e:	2306      	movs	r3, #6
 8003210:	e00c      	b.n	800322c <HAL_GPIO_Init+0x21c>
 8003212:	2307      	movs	r3, #7
 8003214:	e00a      	b.n	800322c <HAL_GPIO_Init+0x21c>
 8003216:	2305      	movs	r3, #5
 8003218:	e008      	b.n	800322c <HAL_GPIO_Init+0x21c>
 800321a:	2304      	movs	r3, #4
 800321c:	e006      	b.n	800322c <HAL_GPIO_Init+0x21c>
 800321e:	2303      	movs	r3, #3
 8003220:	e004      	b.n	800322c <HAL_GPIO_Init+0x21c>
 8003222:	2302      	movs	r3, #2
 8003224:	e002      	b.n	800322c <HAL_GPIO_Init+0x21c>
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <HAL_GPIO_Init+0x21c>
 800322a:	2300      	movs	r3, #0
 800322c:	69fa      	ldr	r2, [r7, #28]
 800322e:	f002 0203 	and.w	r2, r2, #3
 8003232:	0092      	lsls	r2, r2, #2
 8003234:	4093      	lsls	r3, r2
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4313      	orrs	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800323c:	4935      	ldr	r1, [pc, #212]	@ (8003314 <HAL_GPIO_Init+0x304>)
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	089b      	lsrs	r3, r3, #2
 8003242:	3302      	adds	r3, #2
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800324a:	4b3a      	ldr	r3, [pc, #232]	@ (8003334 <HAL_GPIO_Init+0x324>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	43db      	mvns	r3, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4013      	ands	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800326e:	4a31      	ldr	r2, [pc, #196]	@ (8003334 <HAL_GPIO_Init+0x324>)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003274:	4b2f      	ldr	r3, [pc, #188]	@ (8003334 <HAL_GPIO_Init+0x324>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	43db      	mvns	r3, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003298:	4a26      	ldr	r2, [pc, #152]	@ (8003334 <HAL_GPIO_Init+0x324>)
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800329e:	4b25      	ldr	r3, [pc, #148]	@ (8003334 <HAL_GPIO_Init+0x324>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	43db      	mvns	r3, r3
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	4013      	ands	r3, r2
 80032ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	4313      	orrs	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003334 <HAL_GPIO_Init+0x324>)
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003334 <HAL_GPIO_Init+0x324>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	43db      	mvns	r3, r3
 80032d2:	69ba      	ldr	r2, [r7, #24]
 80032d4:	4013      	ands	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032ec:	4a11      	ldr	r2, [pc, #68]	@ (8003334 <HAL_GPIO_Init+0x324>)
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	3301      	adds	r3, #1
 80032f6:	61fb      	str	r3, [r7, #28]
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	2b0f      	cmp	r3, #15
 80032fc:	f67f ae96 	bls.w	800302c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	3724      	adds	r7, #36	@ 0x24
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40023800 	.word	0x40023800
 8003314:	40013800 	.word	0x40013800
 8003318:	40020000 	.word	0x40020000
 800331c:	40020400 	.word	0x40020400
 8003320:	40020800 	.word	0x40020800
 8003324:	40020c00 	.word	0x40020c00
 8003328:	40021000 	.word	0x40021000
 800332c:	40021400 	.word	0x40021400
 8003330:	40021800 	.word	0x40021800
 8003334:	40013c00 	.word	0x40013c00

08003338 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003338:	b480      	push	{r7}
 800333a:	b087      	sub	sp, #28
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003342:	2300      	movs	r3, #0
 8003344:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800334a:	2300      	movs	r3, #0
 800334c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	e0c7      	b.n	80034e4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003354:	2201      	movs	r2, #1
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	4013      	ands	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	429a      	cmp	r2, r3
 800336c:	f040 80b7 	bne.w	80034de <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003370:	4a62      	ldr	r2, [pc, #392]	@ (80034fc <HAL_GPIO_DeInit+0x1c4>)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	3302      	adds	r3, #2
 8003378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800337c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	220f      	movs	r2, #15
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	4013      	ands	r3, r2
 8003390:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a5a      	ldr	r2, [pc, #360]	@ (8003500 <HAL_GPIO_DeInit+0x1c8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d025      	beq.n	80033e6 <HAL_GPIO_DeInit+0xae>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a59      	ldr	r2, [pc, #356]	@ (8003504 <HAL_GPIO_DeInit+0x1cc>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01f      	beq.n	80033e2 <HAL_GPIO_DeInit+0xaa>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a58      	ldr	r2, [pc, #352]	@ (8003508 <HAL_GPIO_DeInit+0x1d0>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d019      	beq.n	80033de <HAL_GPIO_DeInit+0xa6>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a57      	ldr	r2, [pc, #348]	@ (800350c <HAL_GPIO_DeInit+0x1d4>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d013      	beq.n	80033da <HAL_GPIO_DeInit+0xa2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a56      	ldr	r2, [pc, #344]	@ (8003510 <HAL_GPIO_DeInit+0x1d8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d00d      	beq.n	80033d6 <HAL_GPIO_DeInit+0x9e>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a55      	ldr	r2, [pc, #340]	@ (8003514 <HAL_GPIO_DeInit+0x1dc>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d007      	beq.n	80033d2 <HAL_GPIO_DeInit+0x9a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a54      	ldr	r2, [pc, #336]	@ (8003518 <HAL_GPIO_DeInit+0x1e0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d101      	bne.n	80033ce <HAL_GPIO_DeInit+0x96>
 80033ca:	2306      	movs	r3, #6
 80033cc:	e00c      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033ce:	2307      	movs	r3, #7
 80033d0:	e00a      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033d2:	2305      	movs	r3, #5
 80033d4:	e008      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033d6:	2304      	movs	r3, #4
 80033d8:	e006      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033da:	2303      	movs	r3, #3
 80033dc:	e004      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033de:	2302      	movs	r3, #2
 80033e0:	e002      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033e2:	2301      	movs	r3, #1
 80033e4:	e000      	b.n	80033e8 <HAL_GPIO_DeInit+0xb0>
 80033e6:	2300      	movs	r3, #0
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	f002 0203 	and.w	r2, r2, #3
 80033ee:	0092      	lsls	r2, r2, #2
 80033f0:	4093      	lsls	r3, r2
 80033f2:	68ba      	ldr	r2, [r7, #8]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d132      	bne.n	800345e <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80033f8:	4b48      	ldr	r3, [pc, #288]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	43db      	mvns	r3, r3
 8003400:	4946      	ldr	r1, [pc, #280]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 8003402:	4013      	ands	r3, r2
 8003404:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003406:	4b45      	ldr	r3, [pc, #276]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	43db      	mvns	r3, r3
 800340e:	4943      	ldr	r1, [pc, #268]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 8003410:	4013      	ands	r3, r2
 8003412:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003414:	4b41      	ldr	r3, [pc, #260]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 8003416:	68da      	ldr	r2, [r3, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	43db      	mvns	r3, r3
 800341c:	493f      	ldr	r1, [pc, #252]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 800341e:	4013      	ands	r3, r2
 8003420:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003422:	4b3e      	ldr	r3, [pc, #248]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	43db      	mvns	r3, r3
 800342a:	493c      	ldr	r1, [pc, #240]	@ (800351c <HAL_GPIO_DeInit+0x1e4>)
 800342c:	4013      	ands	r3, r2
 800342e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	220f      	movs	r2, #15
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003440:	4a2e      	ldr	r2, [pc, #184]	@ (80034fc <HAL_GPIO_DeInit+0x1c4>)
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	089b      	lsrs	r3, r3, #2
 8003446:	3302      	adds	r3, #2
 8003448:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	43da      	mvns	r2, r3
 8003450:	482a      	ldr	r0, [pc, #168]	@ (80034fc <HAL_GPIO_DeInit+0x1c4>)
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	400a      	ands	r2, r1
 8003458:	3302      	adds	r3, #2
 800345a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	2103      	movs	r1, #3
 8003468:	fa01 f303 	lsl.w	r3, r1, r3
 800346c:	43db      	mvns	r3, r3
 800346e:	401a      	ands	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	08da      	lsrs	r2, r3, #3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3208      	adds	r2, #8
 800347c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	220f      	movs	r2, #15
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	43db      	mvns	r3, r3
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	08d2      	lsrs	r2, r2, #3
 8003494:	4019      	ands	r1, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3208      	adds	r2, #8
 800349a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68da      	ldr	r2, [r3, #12]
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	2103      	movs	r1, #3
 80034a8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	401a      	ands	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	2101      	movs	r1, #1
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	fa01 f303 	lsl.w	r3, r1, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	401a      	ands	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	2103      	movs	r1, #3
 80034d2:	fa01 f303 	lsl.w	r3, r1, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	401a      	ands	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	3301      	adds	r3, #1
 80034e2:	617b      	str	r3, [r7, #20]
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b0f      	cmp	r3, #15
 80034e8:	f67f af34 	bls.w	8003354 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80034ec:	bf00      	nop
 80034ee:	bf00      	nop
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40013800 	.word	0x40013800
 8003500:	40020000 	.word	0x40020000
 8003504:	40020400 	.word	0x40020400
 8003508:	40020800 	.word	0x40020800
 800350c:	40020c00 	.word	0x40020c00
 8003510:	40021000 	.word	0x40021000
 8003514:	40021400 	.word	0x40021400
 8003518:	40021800 	.word	0x40021800
 800351c:	40013c00 	.word	0x40013c00

08003520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	807b      	strh	r3, [r7, #2]
 800352c:	4613      	mov	r3, r2
 800352e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003530:	787b      	ldrb	r3, [r7, #1]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003536:	887a      	ldrh	r2, [r7, #2]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800353c:	e003      	b.n	8003546 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800353e:	887b      	ldrh	r3, [r7, #2]
 8003540:	041a      	lsls	r2, r3, #16
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	619a      	str	r2, [r3, #24]
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
	...

08003554 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e12b      	b.n	80037be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d106      	bne.n	8003580 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff f962 	bl	8002844 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2224      	movs	r2, #36	@ 0x24
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0201 	bic.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035b8:	f002 f8c6 	bl	8005748 <HAL_RCC_GetPCLK1Freq>
 80035bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	4a81      	ldr	r2, [pc, #516]	@ (80037c8 <HAL_I2C_Init+0x274>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d807      	bhi.n	80035d8 <HAL_I2C_Init+0x84>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	4a80      	ldr	r2, [pc, #512]	@ (80037cc <HAL_I2C_Init+0x278>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	bf94      	ite	ls
 80035d0:	2301      	movls	r3, #1
 80035d2:	2300      	movhi	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	e006      	b.n	80035e6 <HAL_I2C_Init+0x92>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a7d      	ldr	r2, [pc, #500]	@ (80037d0 <HAL_I2C_Init+0x27c>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	bf94      	ite	ls
 80035e0:	2301      	movls	r3, #1
 80035e2:	2300      	movhi	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e0e7      	b.n	80037be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4a78      	ldr	r2, [pc, #480]	@ (80037d4 <HAL_I2C_Init+0x280>)
 80035f2:	fba2 2303 	umull	r2, r3, r2, r3
 80035f6:	0c9b      	lsrs	r3, r3, #18
 80035f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	430a      	orrs	r2, r1
 800360c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a6a      	ldr	r2, [pc, #424]	@ (80037c8 <HAL_I2C_Init+0x274>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d802      	bhi.n	8003628 <HAL_I2C_Init+0xd4>
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	3301      	adds	r3, #1
 8003626:	e009      	b.n	800363c <HAL_I2C_Init+0xe8>
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800362e:	fb02 f303 	mul.w	r3, r2, r3
 8003632:	4a69      	ldr	r2, [pc, #420]	@ (80037d8 <HAL_I2C_Init+0x284>)
 8003634:	fba2 2303 	umull	r2, r3, r2, r3
 8003638:	099b      	lsrs	r3, r3, #6
 800363a:	3301      	adds	r3, #1
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6812      	ldr	r2, [r2, #0]
 8003640:	430b      	orrs	r3, r1
 8003642:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800364e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	495c      	ldr	r1, [pc, #368]	@ (80037c8 <HAL_I2C_Init+0x274>)
 8003658:	428b      	cmp	r3, r1
 800365a:	d819      	bhi.n	8003690 <HAL_I2C_Init+0x13c>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	1e59      	subs	r1, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	fbb1 f3f3 	udiv	r3, r1, r3
 800366a:	1c59      	adds	r1, r3, #1
 800366c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003670:	400b      	ands	r3, r1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <HAL_I2C_Init+0x138>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	1e59      	subs	r1, r3, #1
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fbb1 f3f3 	udiv	r3, r1, r3
 8003684:	3301      	adds	r3, #1
 8003686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800368a:	e051      	b.n	8003730 <HAL_I2C_Init+0x1dc>
 800368c:	2304      	movs	r3, #4
 800368e:	e04f      	b.n	8003730 <HAL_I2C_Init+0x1dc>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d111      	bne.n	80036bc <HAL_I2C_Init+0x168>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	1e58      	subs	r0, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	005b      	lsls	r3, r3, #1
 80036a4:	440b      	add	r3, r1
 80036a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036aa:	3301      	adds	r3, #1
 80036ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	bf0c      	ite	eq
 80036b4:	2301      	moveq	r3, #1
 80036b6:	2300      	movne	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	e012      	b.n	80036e2 <HAL_I2C_Init+0x18e>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	1e58      	subs	r0, r3, #1
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6859      	ldr	r1, [r3, #4]
 80036c4:	460b      	mov	r3, r1
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	0099      	lsls	r1, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d2:	3301      	adds	r3, #1
 80036d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_I2C_Init+0x196>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e022      	b.n	8003730 <HAL_I2C_Init+0x1dc>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10e      	bne.n	8003710 <HAL_I2C_Init+0x1bc>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1e58      	subs	r0, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6859      	ldr	r1, [r3, #4]
 80036fa:	460b      	mov	r3, r1
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	440b      	add	r3, r1
 8003700:	fbb0 f3f3 	udiv	r3, r0, r3
 8003704:	3301      	adds	r3, #1
 8003706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800370a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800370e:	e00f      	b.n	8003730 <HAL_I2C_Init+0x1dc>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1e58      	subs	r0, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6859      	ldr	r1, [r3, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	0099      	lsls	r1, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	fbb0 f3f3 	udiv	r3, r0, r3
 8003726:	3301      	adds	r3, #1
 8003728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	6809      	ldr	r1, [r1, #0]
 8003734:	4313      	orrs	r3, r2
 8003736:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	69da      	ldr	r2, [r3, #28]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	431a      	orrs	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800375e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6911      	ldr	r1, [r2, #16]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	68d2      	ldr	r2, [r2, #12]
 800376a:	4311      	orrs	r1, r2
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6812      	ldr	r2, [r2, #0]
 8003770:	430b      	orrs	r3, r1
 8003772:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695a      	ldr	r2, [r3, #20]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	000186a0 	.word	0x000186a0
 80037cc:	001e847f 	.word	0x001e847f
 80037d0:	003d08ff 	.word	0x003d08ff
 80037d4:	431bde83 	.word	0x431bde83
 80037d8:	10624dd3 	.word	0x10624dd3

080037dc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e021      	b.n	8003832 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2224      	movs	r2, #36	@ 0x24
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0201 	bic.w	r2, r2, #1
 8003804:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff f874 	bl	80028f4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800383a:	b480      	push	{r7}
 800383c:	b083      	sub	sp, #12
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800384c:	2b80      	cmp	r3, #128	@ 0x80
 800384e:	d103      	bne.n	8003858 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2200      	movs	r2, #0
 8003856:	611a      	str	r2, [r3, #16]
  }
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003864:	b480      	push	{r7}
 8003866:	b087      	sub	sp, #28
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	607a      	str	r2, [r7, #4]
 800386e:	461a      	mov	r2, r3
 8003870:	460b      	mov	r3, r1
 8003872:	817b      	strh	r3, [r7, #10]
 8003874:	4613      	mov	r3, r2
 8003876:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b20      	cmp	r3, #32
 8003886:	f040 8081 	bne.w	800398c <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800388a:	4b44      	ldr	r3, [pc, #272]	@ (800399c <HAL_I2C_Master_Transmit_IT+0x138>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	08db      	lsrs	r3, r3, #3
 8003890:	4a43      	ldr	r2, [pc, #268]	@ (80039a0 <HAL_I2C_Master_Transmit_IT+0x13c>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	0a1a      	lsrs	r2, r3, #8
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	009a      	lsls	r2, r3, #2
 80038a0:	4413      	add	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d112      	bne.n	80038d6 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2220      	movs	r2, #32
 80038ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ca:	f043 0220 	orr.w	r2, r3, #32
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80038d2:	2302      	movs	r3, #2
 80038d4:	e05b      	b.n	800398e <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d0df      	beq.n	80038a4 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <HAL_I2C_Master_Transmit_IT+0x8e>
 80038ee:	2302      	movs	r3, #2
 80038f0:	e04d      	b.n	800398e <HAL_I2C_Master_Transmit_IT+0x12a>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b01      	cmp	r3, #1
 8003906:	d007      	beq.n	8003918 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f042 0201 	orr.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003926:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2221      	movs	r2, #33	@ 0x21
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2210      	movs	r2, #16
 8003934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	893a      	ldrh	r2, [r7, #8]
 8003948:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4a13      	ldr	r2, [pc, #76]	@ (80039a4 <HAL_I2C_Master_Transmit_IT+0x140>)
 8003958:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800395a:	897a      	ldrh	r2, [r7, #10]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003976:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003986:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	e000      	b.n	800398e <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
  }
}
 800398e:	4618      	mov	r0, r3
 8003990:	371c      	adds	r7, #28
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	20000014 	.word	0x20000014
 80039a0:	14f8b589 	.word	0x14f8b589
 80039a4:	ffff0000 	.word	0xffff0000

080039a8 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	607a      	str	r2, [r7, #4]
 80039b2:	461a      	mov	r2, r3
 80039b4:	460b      	mov	r3, r1
 80039b6:	817b      	strh	r3, [r7, #10]
 80039b8:	4613      	mov	r3, r2
 80039ba:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b20      	cmp	r3, #32
 80039ca:	f040 8089 	bne.w	8003ae0 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80039ce:	4b48      	ldr	r3, [pc, #288]	@ (8003af0 <HAL_I2C_Master_Receive_IT+0x148>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	08db      	lsrs	r3, r3, #3
 80039d4:	4a47      	ldr	r2, [pc, #284]	@ (8003af4 <HAL_I2C_Master_Receive_IT+0x14c>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	0a1a      	lsrs	r2, r3, #8
 80039dc:	4613      	mov	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4413      	add	r3, r2
 80039e2:	009a      	lsls	r2, r3, #2
 80039e4:	4413      	add	r3, r2
 80039e6:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d112      	bne.n	8003a1a <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	f043 0220 	orr.w	r2, r3, #32
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003a16:	2302      	movs	r3, #2
 8003a18:	e063      	b.n	8003ae2 <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d0df      	beq.n	80039e8 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_I2C_Master_Receive_IT+0x8e>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e055      	b.n	8003ae2 <HAL_I2C_Master_Receive_IT+0x13a>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d007      	beq.n	8003a5c <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2222      	movs	r2, #34	@ 0x22
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2210      	movs	r2, #16
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	893a      	ldrh	r2, [r7, #8]
 8003a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a17      	ldr	r2, [pc, #92]	@ (8003af8 <HAL_I2C_Master_Receive_IT+0x150>)
 8003a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003a9e:	897a      	ldrh	r2, [r7, #10]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003aba:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003aca:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ada:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003adc:	2300      	movs	r3, #0
 8003ade:	e000      	b.n	8003ae2 <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8003ae0:	2302      	movs	r3, #2
  }
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	20000014 	.word	0x20000014
 8003af4:	14f8b589 	.word	0x14f8b589
 8003af8:	ffff0000 	.word	0xffff0000

08003afc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b088      	sub	sp, #32
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003b04:	2300      	movs	r3, #0
 8003b06:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b24:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b10      	cmp	r3, #16
 8003b2a:	d003      	beq.n	8003b34 <HAL_I2C_EV_IRQHandler+0x38>
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	2b40      	cmp	r3, #64	@ 0x40
 8003b30:	f040 80c1 	bne.w	8003cb6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10d      	bne.n	8003b6a <HAL_I2C_EV_IRQHandler+0x6e>
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003b54:	d003      	beq.n	8003b5e <HAL_I2C_EV_IRQHandler+0x62>
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003b5c:	d101      	bne.n	8003b62 <HAL_I2C_EV_IRQHandler+0x66>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <HAL_I2C_EV_IRQHandler+0x68>
 8003b62:	2300      	movs	r3, #0
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	f000 8132 	beq.w	8003dce <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00c      	beq.n	8003b8e <HAL_I2C_EV_IRQHandler+0x92>
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	0a5b      	lsrs	r3, r3, #9
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d006      	beq.n	8003b8e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f001 fc83 	bl	800548c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fd87 	bl	800469a <I2C_Master_SB>
 8003b8c:	e092      	b.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	08db      	lsrs	r3, r3, #3
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d009      	beq.n	8003bae <HAL_I2C_EV_IRQHandler+0xb2>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	0a5b      	lsrs	r3, r3, #9
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 fdfd 	bl	80047a6 <I2C_Master_ADD10>
 8003bac:	e082      	b.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	085b      	lsrs	r3, r3, #1
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d009      	beq.n	8003bce <HAL_I2C_EV_IRQHandler+0xd2>
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	0a5b      	lsrs	r3, r3, #9
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 fe17 	bl	80047fa <I2C_Master_ADDR>
 8003bcc:	e072      	b.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	089b      	lsrs	r3, r3, #2
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d03b      	beq.n	8003c52 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003be4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003be8:	f000 80f3 	beq.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	09db      	lsrs	r3, r3, #7
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00f      	beq.n	8003c18 <HAL_I2C_EV_IRQHandler+0x11c>
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	0a9b      	lsrs	r3, r3, #10
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d009      	beq.n	8003c18 <HAL_I2C_EV_IRQHandler+0x11c>
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	089b      	lsrs	r3, r3, #2
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d103      	bne.n	8003c18 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f9df 	bl	8003fd4 <I2C_MasterTransmit_TXE>
 8003c16:	e04d      	b.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	089b      	lsrs	r3, r3, #2
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 80d6 	beq.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	0a5b      	lsrs	r3, r3, #9
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 80cf 	beq.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003c34:	7bbb      	ldrb	r3, [r7, #14]
 8003c36:	2b21      	cmp	r3, #33	@ 0x21
 8003c38:	d103      	bne.n	8003c42 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fa66 	bl	800410c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c40:	e0c7      	b.n	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	2b40      	cmp	r3, #64	@ 0x40
 8003c46:	f040 80c4 	bne.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fad4 	bl	80041f8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c50:	e0bf      	b.n	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c60:	f000 80b7 	beq.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	099b      	lsrs	r3, r3, #6
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00f      	beq.n	8003c90 <HAL_I2C_EV_IRQHandler+0x194>
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	0a9b      	lsrs	r3, r3, #10
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d009      	beq.n	8003c90 <HAL_I2C_EV_IRQHandler+0x194>
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	089b      	lsrs	r3, r3, #2
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d103      	bne.n	8003c90 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fb4d 	bl	8004328 <I2C_MasterReceive_RXNE>
 8003c8e:	e011      	b.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	089b      	lsrs	r3, r3, #2
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 809a 	beq.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	0a5b      	lsrs	r3, r3, #9
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 8093 	beq.w	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 fc03 	bl	80044b8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cb2:	e08e      	b.n	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003cb4:	e08d      	b.n	8003dd2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d004      	beq.n	8003cc8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	61fb      	str	r3, [r7, #28]
 8003cc6:	e007      	b.n	8003cd8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d012      	beq.n	8003d0a <HAL_I2C_EV_IRQHandler+0x20e>
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	0a5b      	lsrs	r3, r3, #9
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00c      	beq.n	8003d0a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003d00:	69b9      	ldr	r1, [r7, #24]
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 ffc8 	bl	8004c98 <I2C_Slave_ADDR>
 8003d08:	e066      	b.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	091b      	lsrs	r3, r3, #4
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <HAL_I2C_EV_IRQHandler+0x22e>
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	0a5b      	lsrs	r3, r3, #9
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f001 f802 	bl	8004d2c <I2C_Slave_STOPF>
 8003d28:	e056      	b.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d2a:	7bbb      	ldrb	r3, [r7, #14]
 8003d2c:	2b21      	cmp	r3, #33	@ 0x21
 8003d2e:	d002      	beq.n	8003d36 <HAL_I2C_EV_IRQHandler+0x23a>
 8003d30:	7bbb      	ldrb	r3, [r7, #14]
 8003d32:	2b29      	cmp	r3, #41	@ 0x29
 8003d34:	d125      	bne.n	8003d82 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	09db      	lsrs	r3, r3, #7
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00f      	beq.n	8003d62 <HAL_I2C_EV_IRQHandler+0x266>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	0a9b      	lsrs	r3, r3, #10
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <HAL_I2C_EV_IRQHandler+0x266>
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	089b      	lsrs	r3, r3, #2
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d103      	bne.n	8003d62 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 fede 	bl	8004b1c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d60:	e039      	b.n	8003dd6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	089b      	lsrs	r3, r3, #2
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d033      	beq.n	8003dd6 <HAL_I2C_EV_IRQHandler+0x2da>
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	0a5b      	lsrs	r3, r3, #9
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d02d      	beq.n	8003dd6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 ff0b 	bl	8004b96 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d80:	e029      	b.n	8003dd6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	099b      	lsrs	r3, r3, #6
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00f      	beq.n	8003dae <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	0a9b      	lsrs	r3, r3, #10
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d009      	beq.n	8003dae <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	089b      	lsrs	r3, r3, #2
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d103      	bne.n	8003dae <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 ff16 	bl	8004bd8 <I2C_SlaveReceive_RXNE>
 8003dac:	e014      	b.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	089b      	lsrs	r3, r3, #2
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00e      	beq.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	0a5b      	lsrs	r3, r3, #9
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d008      	beq.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 ff44 	bl	8004c54 <I2C_SlaveReceive_BTF>
 8003dcc:	e004      	b.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003dce:	bf00      	nop
 8003dd0:	e002      	b.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dd2:	bf00      	nop
 8003dd4:	e000      	b.n	8003dd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dd6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003dd8:	3720      	adds	r7, #32
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b08a      	sub	sp, #40	@ 0x28
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003df6:	2300      	movs	r3, #0
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e00:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	0a1b      	lsrs	r3, r3, #8
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00e      	beq.n	8003e2c <HAL_I2C_ER_IRQHandler+0x4e>
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	0a1b      	lsrs	r3, r3, #8
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d008      	beq.n	8003e2c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1c:	f043 0301 	orr.w	r3, r3, #1
 8003e20:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e2a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e2c:	6a3b      	ldr	r3, [r7, #32]
 8003e2e:	0a5b      	lsrs	r3, r3, #9
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00e      	beq.n	8003e56 <HAL_I2C_ER_IRQHandler+0x78>
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d008      	beq.n	8003e56 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e46:	f043 0302 	orr.w	r3, r3, #2
 8003e4a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003e54:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	0a9b      	lsrs	r3, r3, #10
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d03f      	beq.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x104>
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	0a1b      	lsrs	r3, r3, #8
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d039      	beq.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003e6e:	7efb      	ldrb	r3, [r7, #27]
 8003e70:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e80:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e86:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003e88:	7ebb      	ldrb	r3, [r7, #26]
 8003e8a:	2b20      	cmp	r3, #32
 8003e8c:	d112      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xd6>
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10f      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xd6>
 8003e94:	7cfb      	ldrb	r3, [r7, #19]
 8003e96:	2b21      	cmp	r3, #33	@ 0x21
 8003e98:	d008      	beq.n	8003eac <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003e9a:	7cfb      	ldrb	r3, [r7, #19]
 8003e9c:	2b29      	cmp	r3, #41	@ 0x29
 8003e9e:	d005      	beq.n	8003eac <HAL_I2C_ER_IRQHandler+0xce>
 8003ea0:	7cfb      	ldrb	r3, [r7, #19]
 8003ea2:	2b28      	cmp	r3, #40	@ 0x28
 8003ea4:	d106      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2b21      	cmp	r3, #33	@ 0x21
 8003eaa:	d103      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f001 f86d 	bl	8004f8c <I2C_Slave_AF>
 8003eb2:	e016      	b.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ebc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	f043 0304 	orr.w	r3, r3, #4
 8003ec4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ec6:	7efb      	ldrb	r3, [r7, #27]
 8003ec8:	2b10      	cmp	r3, #16
 8003eca:	d002      	beq.n	8003ed2 <HAL_I2C_ER_IRQHandler+0xf4>
 8003ecc:	7efb      	ldrb	r3, [r7, #27]
 8003ece:	2b40      	cmp	r3, #64	@ 0x40
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ee0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ee2:	6a3b      	ldr	r3, [r7, #32]
 8003ee4:	0adb      	lsrs	r3, r3, #11
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00e      	beq.n	8003f0c <HAL_I2C_ER_IRQHandler+0x12e>
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	0a1b      	lsrs	r3, r3, #8
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d008      	beq.n	8003f0c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	f043 0308 	orr.w	r3, r3, #8
 8003f00:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003f0a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d008      	beq.n	8003f24 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f001 f8a8 	bl	8005074 <I2C_ITError>
  }
}
 8003f24:	bf00      	nop
 8003f26:	3728      	adds	r7, #40	@ 0x28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	460b      	mov	r3, r1
 8003f72:	70fb      	strb	r3, [r7, #3]
 8003f74:	4613      	mov	r3, r2
 8003f76:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fe2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d150      	bne.n	800409c <I2C_MasterTransmit_TXE+0xc8>
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	2b21      	cmp	r3, #33	@ 0x21
 8003ffe:	d14d      	bne.n	800409c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2b08      	cmp	r3, #8
 8004004:	d01d      	beq.n	8004042 <I2C_MasterTransmit_TXE+0x6e>
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	2b20      	cmp	r3, #32
 800400a:	d01a      	beq.n	8004042 <I2C_MasterTransmit_TXE+0x6e>
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004012:	d016      	beq.n	8004042 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004022:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2211      	movs	r2, #17
 8004028:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7ff ff76 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004040:	e060      	b.n	8004104 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004050:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004060:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b40      	cmp	r3, #64	@ 0x40
 800407a:	d107      	bne.n	800408c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff ff87 	bl	8003f98 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800408a:	e03b      	b.n	8004104 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff ff49 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800409a:	e033      	b.n	8004104 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	2b21      	cmp	r3, #33	@ 0x21
 80040a0:	d005      	beq.n	80040ae <I2C_MasterTransmit_TXE+0xda>
 80040a2:	7bbb      	ldrb	r3, [r7, #14]
 80040a4:	2b40      	cmp	r3, #64	@ 0x40
 80040a6:	d12d      	bne.n	8004104 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b22      	cmp	r3, #34	@ 0x22
 80040ac:	d12a      	bne.n	8004104 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d108      	bne.n	80040ca <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040c6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80040c8:	e01c      	b.n	8004104 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b40      	cmp	r3, #64	@ 0x40
 80040d4:	d103      	bne.n	80040de <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f88e 	bl	80041f8 <I2C_MemoryTransmit_TXE_BTF>
}
 80040dc:	e012      	b.n	8004104 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	781a      	ldrb	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ee:	1c5a      	adds	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	3b01      	subs	r3, #1
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004102:	e7ff      	b.n	8004104 <I2C_MasterTransmit_TXE+0x130>
 8004104:	bf00      	nop
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004118:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b21      	cmp	r3, #33	@ 0x21
 8004124:	d164      	bne.n	80041f0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	d012      	beq.n	8004156 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004134:	781a      	ldrb	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	1c5a      	adds	r2, r3, #1
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800414a:	b29b      	uxth	r3, r3
 800414c:	3b01      	subs	r3, #1
 800414e:	b29a      	uxth	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004154:	e04c      	b.n	80041f0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b08      	cmp	r3, #8
 800415a:	d01d      	beq.n	8004198 <I2C_MasterTransmit_BTF+0x8c>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2b20      	cmp	r3, #32
 8004160:	d01a      	beq.n	8004198 <I2C_MasterTransmit_BTF+0x8c>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004168:	d016      	beq.n	8004198 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004178:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2211      	movs	r2, #17
 800417e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff fecb 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
}
 8004196:	e02b      	b.n	80041f0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80041a6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2220      	movs	r2, #32
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b40      	cmp	r3, #64	@ 0x40
 80041d0:	d107      	bne.n	80041e2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff fedc 	bl	8003f98 <HAL_I2C_MemTxCpltCallback>
}
 80041e0:	e006      	b.n	80041f0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7ff fe9e 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004206:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800420c:	2b00      	cmp	r3, #0
 800420e:	d11d      	bne.n	800424c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004214:	2b01      	cmp	r3, #1
 8004216:	d10b      	bne.n	8004230 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800421c:	b2da      	uxtb	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004228:	1c9a      	adds	r2, r3, #2
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800422e:	e077      	b.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004234:	b29b      	uxth	r3, r3
 8004236:	121b      	asrs	r3, r3, #8
 8004238:	b2da      	uxtb	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800424a:	e069      	b.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004250:	2b01      	cmp	r3, #1
 8004252:	d10b      	bne.n	800426c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004258:	b2da      	uxtb	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800426a:	e059      	b.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004270:	2b02      	cmp	r3, #2
 8004272:	d152      	bne.n	800431a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	2b22      	cmp	r3, #34	@ 0x22
 8004278:	d10d      	bne.n	8004296 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004288:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800428e:	1c5a      	adds	r2, r3, #1
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004294:	e044      	b.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d015      	beq.n	80042cc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	2b21      	cmp	r3, #33	@ 0x21
 80042a4:	d112      	bne.n	80042cc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042aa:	781a      	ldrb	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	3b01      	subs	r3, #1
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80042ca:	e029      	b.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d124      	bne.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
 80042d8:	2b21      	cmp	r3, #33	@ 0x21
 80042da:	d121      	bne.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042ea:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042fa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2220      	movs	r2, #32
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7ff fe40 	bl	8003f98 <HAL_I2C_MemTxCpltCallback>
}
 8004318:	e002      	b.n	8004320 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7ff fa8d 	bl	800383a <I2C_Flush_DR>
}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004336:	b2db      	uxtb	r3, r3
 8004338:	2b22      	cmp	r3, #34	@ 0x22
 800433a:	f040 80b9 	bne.w	80044b0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004342:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004348:	b29b      	uxth	r3, r3
 800434a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	2b03      	cmp	r3, #3
 8004350:	d921      	bls.n	8004396 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	691a      	ldr	r2, [r3, #16]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437c:	b29b      	uxth	r3, r3
 800437e:	2b03      	cmp	r3, #3
 8004380:	f040 8096 	bne.w	80044b0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004392:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004394:	e08c      	b.n	80044b0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	2b02      	cmp	r3, #2
 800439c:	d07f      	beq.n	800449e <I2C_MasterReceive_RXNE+0x176>
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d002      	beq.n	80043aa <I2C_MasterReceive_RXNE+0x82>
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d179      	bne.n	800449e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f001 f83c 	bl	8005428 <I2C_WaitOnSTOPRequestThroughIT>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d14c      	bne.n	8004450 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	691a      	ldr	r2, [r3, #16]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e0:	b2d2      	uxtb	r2, r2
 80043e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800440a:	b2db      	uxtb	r3, r3
 800440c:	2b40      	cmp	r3, #64	@ 0x40
 800440e:	d10a      	bne.n	8004426 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7ff fdc4 	bl	8003fac <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004424:	e044      	b.n	80044b0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2b08      	cmp	r3, #8
 8004432:	d002      	beq.n	800443a <I2C_MasterReceive_RXNE+0x112>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b20      	cmp	r3, #32
 8004438:	d103      	bne.n	8004442 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004440:	e002      	b.n	8004448 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2212      	movs	r2, #18
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f7fc fb5f 	bl	8000b0c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800444e:	e02f      	b.n	80044b0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800445e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	691a      	ldr	r2, [r3, #16]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004472:	1c5a      	adds	r2, r3, #1
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447c:	b29b      	uxth	r3, r3
 800447e:	3b01      	subs	r3, #1
 8004480:	b29a      	uxth	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2220      	movs	r2, #32
 800448a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7fc fbbe 	bl	8000c18 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800449c:	e008      	b.n	80044b0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ac:	605a      	str	r2, [r3, #4]
}
 80044ae:	e7ff      	b.n	80044b0 <I2C_MasterReceive_RXNE+0x188>
 80044b0:	bf00      	nop
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d11b      	bne.n	8004508 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044de:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691a      	ldr	r2, [r3, #16]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f2:	1c5a      	adds	r2, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	3b01      	subs	r3, #1
 8004500:	b29a      	uxth	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004506:	e0c4      	b.n	8004692 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b03      	cmp	r3, #3
 8004510:	d129      	bne.n	8004566 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004520:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2b04      	cmp	r3, #4
 8004526:	d00a      	beq.n	800453e <I2C_MasterReceive_BTF+0x86>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2b02      	cmp	r3, #2
 800452c:	d007      	beq.n	800453e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800453c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	b2d2      	uxtb	r2, r2
 800454a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455a:	b29b      	uxth	r3, r3
 800455c:	3b01      	subs	r3, #1
 800455e:	b29a      	uxth	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004564:	e095      	b.n	8004692 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d17d      	bne.n	800466c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d002      	beq.n	800457c <I2C_MasterReceive_BTF+0xc4>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2b10      	cmp	r3, #16
 800457a:	d108      	bne.n	800458e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	e016      	b.n	80045bc <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2b04      	cmp	r3, #4
 8004592:	d002      	beq.n	800459a <I2C_MasterReceive_BTF+0xe2>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d108      	bne.n	80045ac <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	e007      	b.n	80045bc <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ba:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ec:	b2d2      	uxtb	r2, r2
 80045ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f4:	1c5a      	adds	r2, r3, #1
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685a      	ldr	r2, [r3, #4]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004616:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b40      	cmp	r3, #64	@ 0x40
 800462a:	d10a      	bne.n	8004642 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff fcb6 	bl	8003fac <HAL_I2C_MemRxCpltCallback>
}
 8004640:	e027      	b.n	8004692 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2b08      	cmp	r3, #8
 800464e:	d002      	beq.n	8004656 <I2C_MasterReceive_BTF+0x19e>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2b20      	cmp	r3, #32
 8004654:	d103      	bne.n	800465e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	631a      	str	r2, [r3, #48]	@ 0x30
 800465c:	e002      	b.n	8004664 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2212      	movs	r2, #18
 8004662:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7fc fa51 	bl	8000b0c <HAL_I2C_MasterRxCpltCallback>
}
 800466a:	e012      	b.n	8004692 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	691a      	ldr	r2, [r3, #16]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004676:	b2d2      	uxtb	r2, r2
 8004678:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467e:	1c5a      	adds	r2, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004688:	b29b      	uxth	r3, r3
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004692:	bf00      	nop
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b40      	cmp	r3, #64	@ 0x40
 80046ac:	d117      	bne.n	80046de <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	461a      	mov	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046c6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80046c8:	e067      	b.n	800479a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	f043 0301 	orr.w	r3, r3, #1
 80046d4:	b2da      	uxtb	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	611a      	str	r2, [r3, #16]
}
 80046dc:	e05d      	b.n	800479a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046e6:	d133      	bne.n	8004750 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b21      	cmp	r3, #33	@ 0x21
 80046f2:	d109      	bne.n	8004708 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	461a      	mov	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004704:	611a      	str	r2, [r3, #16]
 8004706:	e008      	b.n	800471a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f043 0301 	orr.w	r3, r3, #1
 8004712:	b2da      	uxtb	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471e:	2b00      	cmp	r3, #0
 8004720:	d004      	beq.n	800472c <I2C_Master_SB+0x92>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004728:	2b00      	cmp	r3, #0
 800472a:	d108      	bne.n	800473e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004730:	2b00      	cmp	r3, #0
 8004732:	d032      	beq.n	800479a <I2C_Master_SB+0x100>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800473a:	2b00      	cmp	r3, #0
 800473c:	d02d      	beq.n	800479a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800474c:	605a      	str	r2, [r3, #4]
}
 800474e:	e024      	b.n	800479a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10e      	bne.n	8004776 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800475c:	b29b      	uxth	r3, r3
 800475e:	11db      	asrs	r3, r3, #7
 8004760:	b2db      	uxtb	r3, r3
 8004762:	f003 0306 	and.w	r3, r3, #6
 8004766:	b2db      	uxtb	r3, r3
 8004768:	f063 030f 	orn	r3, r3, #15
 800476c:	b2da      	uxtb	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	611a      	str	r2, [r3, #16]
}
 8004774:	e011      	b.n	800479a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800477a:	2b01      	cmp	r3, #1
 800477c:	d10d      	bne.n	800479a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004782:	b29b      	uxth	r3, r3
 8004784:	11db      	asrs	r3, r3, #7
 8004786:	b2db      	uxtb	r3, r3
 8004788:	f003 0306 	and.w	r3, r3, #6
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f063 030e 	orn	r3, r3, #14
 8004792:	b2da      	uxtb	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	611a      	str	r2, [r3, #16]
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b2:	b2da      	uxtb	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d004      	beq.n	80047cc <I2C_Master_ADD10+0x26>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d108      	bne.n	80047de <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00c      	beq.n	80047ee <I2C_Master_ADD10+0x48>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d007      	beq.n	80047ee <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ec:	605a      	str	r2, [r3, #4]
  }
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b091      	sub	sp, #68	@ 0x44
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004808:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004810:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004816:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b22      	cmp	r3, #34	@ 0x22
 8004822:	f040 8169 	bne.w	8004af8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10f      	bne.n	800484e <I2C_Master_ADDR+0x54>
 800482e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004832:	2b40      	cmp	r3, #64	@ 0x40
 8004834:	d10b      	bne.n	800484e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004836:	2300      	movs	r3, #0
 8004838:	633b      	str	r3, [r7, #48]	@ 0x30
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	633b      	str	r3, [r7, #48]	@ 0x30
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	633b      	str	r3, [r7, #48]	@ 0x30
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	e160      	b.n	8004b10 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004852:	2b00      	cmp	r3, #0
 8004854:	d11d      	bne.n	8004892 <I2C_Master_ADDR+0x98>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800485e:	d118      	bne.n	8004892 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004860:	2300      	movs	r3, #0
 8004862:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004884:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004890:	e13e      	b.n	8004b10 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d113      	bne.n	80048c4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800489c:	2300      	movs	r3, #0
 800489e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048c0:	601a      	str	r2, [r3, #0]
 80048c2:	e115      	b.n	8004af0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	f040 808a 	bne.w	80049e4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80048d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048d6:	d137      	bne.n	8004948 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048e6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048f6:	d113      	bne.n	8004920 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004906:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004908:	2300      	movs	r3, #0
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	627b      	str	r3, [r7, #36]	@ 0x24
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	627b      	str	r3, [r7, #36]	@ 0x24
 800491c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491e:	e0e7      	b.n	8004af0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004920:	2300      	movs	r3, #0
 8004922:	623b      	str	r3, [r7, #32]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	623b      	str	r3, [r7, #32]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	623b      	str	r3, [r7, #32]
 8004934:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	e0d3      	b.n	8004af0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800494a:	2b08      	cmp	r3, #8
 800494c:	d02e      	beq.n	80049ac <I2C_Master_ADDR+0x1b2>
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	2b20      	cmp	r3, #32
 8004952:	d02b      	beq.n	80049ac <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004956:	2b12      	cmp	r3, #18
 8004958:	d102      	bne.n	8004960 <I2C_Master_ADDR+0x166>
 800495a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495c:	2b01      	cmp	r3, #1
 800495e:	d125      	bne.n	80049ac <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004962:	2b04      	cmp	r3, #4
 8004964:	d00e      	beq.n	8004984 <I2C_Master_ADDR+0x18a>
 8004966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004968:	2b02      	cmp	r3, #2
 800496a:	d00b      	beq.n	8004984 <I2C_Master_ADDR+0x18a>
 800496c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496e:	2b10      	cmp	r3, #16
 8004970:	d008      	beq.n	8004984 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	e007      	b.n	8004994 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004992:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004994:	2300      	movs	r3, #0
 8004996:	61fb      	str	r3, [r7, #28]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	61fb      	str	r3, [r7, #28]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	61fb      	str	r3, [r7, #28]
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	e0a1      	b.n	8004af0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049ba:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049bc:	2300      	movs	r3, #0
 80049be:	61bb      	str	r3, [r7, #24]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	61bb      	str	r3, [r7, #24]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	61bb      	str	r3, [r7, #24]
 80049d0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	e085      	b.n	8004af0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d14d      	bne.n	8004a8a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80049ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f0:	2b04      	cmp	r3, #4
 80049f2:	d016      	beq.n	8004a22 <I2C_Master_ADDR+0x228>
 80049f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d013      	beq.n	8004a22 <I2C_Master_ADDR+0x228>
 80049fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049fc:	2b10      	cmp	r3, #16
 80049fe:	d010      	beq.n	8004a22 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a0e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	e007      	b.n	8004a32 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a30:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a40:	d117      	bne.n	8004a72 <I2C_Master_ADDR+0x278>
 8004a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a48:	d00b      	beq.n	8004a62 <I2C_Master_ADDR+0x268>
 8004a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d008      	beq.n	8004a62 <I2C_Master_ADDR+0x268>
 8004a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a52:	2b08      	cmp	r3, #8
 8004a54:	d005      	beq.n	8004a62 <I2C_Master_ADDR+0x268>
 8004a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a58:	2b10      	cmp	r3, #16
 8004a5a:	d002      	beq.n	8004a62 <I2C_Master_ADDR+0x268>
 8004a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5e:	2b20      	cmp	r3, #32
 8004a60:	d107      	bne.n	8004a72 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a70:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a72:	2300      	movs	r3, #0
 8004a74:	617b      	str	r3, [r7, #20]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	617b      	str	r3, [r7, #20]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	e032      	b.n	8004af0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a98:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa8:	d117      	bne.n	8004ada <I2C_Master_ADDR+0x2e0>
 8004aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004ab0:	d00b      	beq.n	8004aca <I2C_Master_ADDR+0x2d0>
 8004ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d008      	beq.n	8004aca <I2C_Master_ADDR+0x2d0>
 8004ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aba:	2b08      	cmp	r3, #8
 8004abc:	d005      	beq.n	8004aca <I2C_Master_ADDR+0x2d0>
 8004abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d002      	beq.n	8004aca <I2C_Master_ADDR+0x2d0>
 8004ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac6:	2b20      	cmp	r3, #32
 8004ac8:	d107      	bne.n	8004ada <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ad8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ada:	2300      	movs	r3, #0
 8004adc:	613b      	str	r3, [r7, #16]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	613b      	str	r3, [r7, #16]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	613b      	str	r3, [r7, #16]
 8004aee:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004af6:	e00b      	b.n	8004b10 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af8:	2300      	movs	r3, #0
 8004afa:	60fb      	str	r3, [r7, #12]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
}
 8004b0e:	e7ff      	b.n	8004b10 <I2C_Master_ADDR+0x316>
 8004b10:	bf00      	nop
 8004b12:	3744      	adds	r7, #68	@ 0x44
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b2a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d02b      	beq.n	8004b8e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	781a      	ldrb	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	3b01      	subs	r3, #1
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d114      	bne.n	8004b8e <I2C_SlaveTransmit_TXE+0x72>
 8004b64:	7bfb      	ldrb	r3, [r7, #15]
 8004b66:	2b29      	cmp	r3, #41	@ 0x29
 8004b68:	d111      	bne.n	8004b8e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b78:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2221      	movs	r2, #33	@ 0x21
 8004b7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2228      	movs	r2, #40	@ 0x28
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f7ff f9d9 	bl	8003f40 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004b8e:	bf00      	nop
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b083      	sub	sp, #12
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d011      	beq.n	8004bcc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bac:	781a      	ldrb	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb8:	1c5a      	adds	r2, r3, #1
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d02c      	beq.n	8004c4c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	691a      	ldr	r2, [r3, #16]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfc:	b2d2      	uxtb	r2, r2
 8004bfe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d114      	bne.n	8004c4c <I2C_SlaveReceive_RXNE+0x74>
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c26:	d111      	bne.n	8004c4c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c36:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2222      	movs	r2, #34	@ 0x22
 8004c3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2228      	movs	r2, #40	@ 0x28
 8004c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff f984 	bl	8003f54 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c4c:	bf00      	nop
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d012      	beq.n	8004c8c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	691a      	ldr	r2, [r3, #16]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c70:	b2d2      	uxtb	r2, r2
 8004c72:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c78:	1c5a      	adds	r2, r3, #1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cb2:	2b28      	cmp	r3, #40	@ 0x28
 8004cb4:	d127      	bne.n	8004d06 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cc4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	089b      	lsrs	r3, r3, #2
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	09db      	lsrs	r3, r3, #7
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d103      	bne.n	8004cea <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	81bb      	strh	r3, [r7, #12]
 8004ce8:	e002      	b.n	8004cf0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004cf8:	89ba      	ldrh	r2, [r7, #12]
 8004cfa:	7bfb      	ldrb	r3, [r7, #15]
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7ff f932 	bl	8003f68 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d04:	e00e      	b.n	8004d24 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d06:	2300      	movs	r3, #0
 8004d08:	60bb      	str	r3, [r7, #8]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	60bb      	str	r3, [r7, #8]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	60bb      	str	r3, [r7, #8]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004d24:	bf00      	nop
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d3a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d4a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	60bb      	str	r3, [r7, #8]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	60bb      	str	r3, [r7, #8]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 0201 	orr.w	r2, r2, #1
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d78:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d88:	d172      	bne.n	8004e70 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
 8004d8c:	2b22      	cmp	r3, #34	@ 0x22
 8004d8e:	d002      	beq.n	8004d96 <I2C_Slave_STOPF+0x6a>
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d94:	d135      	bne.n	8004e02 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d005      	beq.n	8004dba <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db2:	f043 0204 	orr.w	r2, r3, #4
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dc8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fe f90f 	bl	8002ff2 <HAL_DMA_GetState>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d049      	beq.n	8004e6e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dde:	4a69      	ldr	r2, [pc, #420]	@ (8004f84 <I2C_Slave_STOPF+0x258>)
 8004de0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7fe f8e1 	bl	8002fae <HAL_DMA_Abort_IT>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d03d      	beq.n	8004e6e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004dfc:	4610      	mov	r0, r2
 8004dfe:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e00:	e035      	b.n	8004e6e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d005      	beq.n	8004e26 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1e:	f043 0204 	orr.w	r2, r3, #4
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e34:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7fe f8d9 	bl	8002ff2 <HAL_DMA_GetState>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d014      	beq.n	8004e70 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4a:	4a4e      	ldr	r2, [pc, #312]	@ (8004f84 <I2C_Slave_STOPF+0x258>)
 8004e4c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fe f8ab 	bl	8002fae <HAL_DMA_Abort_IT>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d008      	beq.n	8004e70 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e68:	4610      	mov	r0, r2
 8004e6a:	4798      	blx	r3
 8004e6c:	e000      	b.n	8004e70 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e6e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d03e      	beq.n	8004ef8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d112      	bne.n	8004eae <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb8:	2b40      	cmp	r3, #64	@ 0x40
 8004eba:	d112      	bne.n	8004ee2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef0:	f043 0204 	orr.w	r2, r3, #4
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d003      	beq.n	8004f08 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 f8b7 	bl	8005074 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004f06:	e039      	b.n	8004f7c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f0c:	d109      	bne.n	8004f22 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2228      	movs	r2, #40	@ 0x28
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f7ff f819 	bl	8003f54 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b28      	cmp	r3, #40	@ 0x28
 8004f2c:	d111      	bne.n	8004f52 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a15      	ldr	r2, [pc, #84]	@ (8004f88 <I2C_Slave_STOPF+0x25c>)
 8004f32:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7ff f81a 	bl	8003f84 <HAL_I2C_ListenCpltCallback>
}
 8004f50:	e014      	b.n	8004f7c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f56:	2b22      	cmp	r3, #34	@ 0x22
 8004f58:	d002      	beq.n	8004f60 <I2C_Slave_STOPF+0x234>
 8004f5a:	7bfb      	ldrb	r3, [r7, #15]
 8004f5c:	2b22      	cmp	r3, #34	@ 0x22
 8004f5e:	d10d      	bne.n	8004f7c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fe ffec 	bl	8003f54 <HAL_I2C_SlaveRxCpltCallback>
}
 8004f7c:	bf00      	nop
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	080052d9 	.word	0x080052d9
 8004f88:	ffff0000 	.word	0xffff0000

08004f8c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d002      	beq.n	8004fae <I2C_Slave_AF+0x22>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b20      	cmp	r3, #32
 8004fac:	d129      	bne.n	8005002 <I2C_Slave_AF+0x76>
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
 8004fb0:	2b28      	cmp	r3, #40	@ 0x28
 8004fb2:	d126      	bne.n	8005002 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a2e      	ldr	r2, [pc, #184]	@ (8005070 <I2C_Slave_AF+0xe4>)
 8004fb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004fc8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fd2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fe2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fe ffc2 	bl	8003f84 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005000:	e031      	b.n	8005066 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005002:	7bfb      	ldrb	r3, [r7, #15]
 8005004:	2b21      	cmp	r3, #33	@ 0x21
 8005006:	d129      	bne.n	800505c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a19      	ldr	r2, [pc, #100]	@ (8005070 <I2C_Slave_AF+0xe4>)
 800500c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2221      	movs	r2, #33	@ 0x21
 8005012:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2220      	movs	r2, #32
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685a      	ldr	r2, [r3, #4]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005032:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800503c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800504c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fe fbf3 	bl	800383a <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7fe ff73 	bl	8003f40 <HAL_I2C_SlaveTxCpltCallback>
}
 800505a:	e004      	b.n	8005066 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005064:	615a      	str	r2, [r3, #20]
}
 8005066:	bf00      	nop
 8005068:	3710      	adds	r7, #16
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	ffff0000 	.word	0xffff0000

08005074 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005082:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800508a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800508c:	7bbb      	ldrb	r3, [r7, #14]
 800508e:	2b10      	cmp	r3, #16
 8005090:	d002      	beq.n	8005098 <I2C_ITError+0x24>
 8005092:	7bbb      	ldrb	r3, [r7, #14]
 8005094:	2b40      	cmp	r3, #64	@ 0x40
 8005096:	d10a      	bne.n	80050ae <I2C_ITError+0x3a>
 8005098:	7bfb      	ldrb	r3, [r7, #15]
 800509a:	2b22      	cmp	r3, #34	@ 0x22
 800509c:	d107      	bne.n	80050ae <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050ac:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050ae:	7bfb      	ldrb	r3, [r7, #15]
 80050b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050b4:	2b28      	cmp	r3, #40	@ 0x28
 80050b6:	d107      	bne.n	80050c8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2228      	movs	r2, #40	@ 0x28
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80050c6:	e015      	b.n	80050f4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050d6:	d00a      	beq.n	80050ee <I2C_ITError+0x7a>
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	2b60      	cmp	r3, #96	@ 0x60
 80050dc:	d007      	beq.n	80050ee <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2220      	movs	r2, #32
 80050e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005102:	d162      	bne.n	80051ca <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005112:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005118:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b01      	cmp	r3, #1
 8005120:	d020      	beq.n	8005164 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005126:	4a6a      	ldr	r2, [pc, #424]	@ (80052d0 <I2C_ITError+0x25c>)
 8005128:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800512e:	4618      	mov	r0, r3
 8005130:	f7fd ff3d 	bl	8002fae <HAL_DMA_Abort_IT>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	f000 8089 	beq.w	800524e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0201 	bic.w	r2, r2, #1
 800514a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800515e:	4610      	mov	r0, r2
 8005160:	4798      	blx	r3
 8005162:	e074      	b.n	800524e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005168:	4a59      	ldr	r2, [pc, #356]	@ (80052d0 <I2C_ITError+0x25c>)
 800516a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005170:	4618      	mov	r0, r3
 8005172:	f7fd ff1c 	bl	8002fae <HAL_DMA_Abort_IT>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d068      	beq.n	800524e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005186:	2b40      	cmp	r3, #64	@ 0x40
 8005188:	d10b      	bne.n	80051a2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	691a      	ldr	r2, [r3, #16]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	b2d2      	uxtb	r2, r2
 8005196:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519c:	1c5a      	adds	r2, r3, #1
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f022 0201 	bic.w	r2, r2, #1
 80051b0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051c4:	4610      	mov	r0, r2
 80051c6:	4798      	blx	r3
 80051c8:	e041      	b.n	800524e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b60      	cmp	r3, #96	@ 0x60
 80051d4:	d125      	bne.n	8005222 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ee:	2b40      	cmp	r3, #64	@ 0x40
 80051f0:	d10b      	bne.n	800520a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691a      	ldr	r2, [r3, #16]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	b2d2      	uxtb	r2, r2
 80051fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	1c5a      	adds	r2, r3, #1
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0201 	bic.w	r2, r2, #1
 8005218:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fe fed0 	bl	8003fc0 <HAL_I2C_AbortCpltCallback>
 8005220:	e015      	b.n	800524e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522c:	2b40      	cmp	r3, #64	@ 0x40
 800522e:	d10b      	bne.n	8005248 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	691a      	ldr	r2, [r3, #16]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f7fb fce5 	bl	8000c18 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005252:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10e      	bne.n	800527c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005264:	2b00      	cmp	r3, #0
 8005266:	d109      	bne.n	800527c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800526e:	2b00      	cmp	r3, #0
 8005270:	d104      	bne.n	800527c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005278:	2b00      	cmp	r3, #0
 800527a:	d007      	beq.n	800528c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685a      	ldr	r2, [r3, #4]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800528a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005292:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005298:	f003 0304 	and.w	r3, r3, #4
 800529c:	2b04      	cmp	r3, #4
 800529e:	d113      	bne.n	80052c8 <I2C_ITError+0x254>
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	2b28      	cmp	r3, #40	@ 0x28
 80052a4:	d110      	bne.n	80052c8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a0a      	ldr	r2, [pc, #40]	@ (80052d4 <I2C_ITError+0x260>)
 80052aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fe fe5e 	bl	8003f84 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80052c8:	bf00      	nop
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	080052d9 	.word	0x080052d9
 80052d4:	ffff0000 	.word	0xffff0000

080052d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80052f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005420 <I2C_DMAAbort+0x148>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	08db      	lsrs	r3, r3, #3
 80052f8:	4a4a      	ldr	r2, [pc, #296]	@ (8005424 <I2C_DMAAbort+0x14c>)
 80052fa:	fba2 2303 	umull	r2, r3, r2, r3
 80052fe:	0a1a      	lsrs	r2, r3, #8
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	00da      	lsls	r2, r3, #3
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d106      	bne.n	8005320 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005316:	f043 0220 	orr.w	r2, r3, #32
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800531e:	e00a      	b.n	8005336 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	3b01      	subs	r3, #1
 8005324:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005334:	d0ea      	beq.n	800530c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005342:	2200      	movs	r2, #0
 8005344:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005352:	2200      	movs	r2, #0
 8005354:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005364:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2200      	movs	r2, #0
 800536a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005370:	2b00      	cmp	r3, #0
 8005372:	d003      	beq.n	800537c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005378:	2200      	movs	r2, #0
 800537a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005388:	2200      	movs	r2, #0
 800538a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0201 	bic.w	r2, r2, #1
 800539a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b60      	cmp	r3, #96	@ 0x60
 80053a6:	d10e      	bne.n	80053c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	2220      	movs	r2, #32
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2200      	movs	r2, #0
 80053bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80053be:	6978      	ldr	r0, [r7, #20]
 80053c0:	f7fe fdfe 	bl	8003fc0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80053c4:	e027      	b.n	8005416 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053c6:	7cfb      	ldrb	r3, [r7, #19]
 80053c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80053cc:	2b28      	cmp	r3, #40	@ 0x28
 80053ce:	d117      	bne.n	8005400 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2228      	movs	r2, #40	@ 0x28
 80053fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80053fe:	e007      	b.n	8005410 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2220      	movs	r2, #32
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005410:	6978      	ldr	r0, [r7, #20]
 8005412:	f7fb fc01 	bl	8000c18 <HAL_I2C_ErrorCallback>
}
 8005416:	bf00      	nop
 8005418:	3718      	adds	r7, #24
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000014 	.word	0x20000014
 8005424:	14f8b589 	.word	0x14f8b589

08005428 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005434:	4b13      	ldr	r3, [pc, #76]	@ (8005484 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	08db      	lsrs	r3, r3, #3
 800543a:	4a13      	ldr	r2, [pc, #76]	@ (8005488 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800543c:	fba2 2303 	umull	r2, r3, r2, r3
 8005440:	0a1a      	lsrs	r2, r3, #8
 8005442:	4613      	mov	r3, r2
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	4413      	add	r3, r2
 8005448:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	3b01      	subs	r3, #1
 800544e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d107      	bne.n	8005466 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	f043 0220 	orr.w	r2, r3, #32
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e008      	b.n	8005478 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005474:	d0e9      	beq.n	800544a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	20000014 	.word	0x20000014
 8005488:	14f8b589 	.word	0x14f8b589

0800548c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005498:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800549c:	d103      	bne.n	80054a6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80054a4:	e007      	b.n	80054b6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054aa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80054ae:	d102      	bne.n	80054b6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2208      	movs	r2, #8
 80054b4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
	...

080054c4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80054ce:	2300      	movs	r3, #0
 80054d0:	603b      	str	r3, [r7, #0]
 80054d2:	4b20      	ldr	r3, [pc, #128]	@ (8005554 <HAL_PWREx_EnableOverDrive+0x90>)
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005554 <HAL_PWREx_EnableOverDrive+0x90>)
 80054d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80054de:	4b1d      	ldr	r3, [pc, #116]	@ (8005554 <HAL_PWREx_EnableOverDrive+0x90>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80054ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005558 <HAL_PWREx_EnableOverDrive+0x94>)
 80054ec:	2201      	movs	r2, #1
 80054ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054f0:	f7fd fb9e 	bl	8002c30 <HAL_GetTick>
 80054f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80054f6:	e009      	b.n	800550c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80054f8:	f7fd fb9a 	bl	8002c30 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005506:	d901      	bls.n	800550c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e01f      	b.n	800554c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800550c:	4b13      	ldr	r3, [pc, #76]	@ (800555c <HAL_PWREx_EnableOverDrive+0x98>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005514:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005518:	d1ee      	bne.n	80054f8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800551a:	4b11      	ldr	r3, [pc, #68]	@ (8005560 <HAL_PWREx_EnableOverDrive+0x9c>)
 800551c:	2201      	movs	r2, #1
 800551e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005520:	f7fd fb86 	bl	8002c30 <HAL_GetTick>
 8005524:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005526:	e009      	b.n	800553c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005528:	f7fd fb82 	bl	8002c30 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005536:	d901      	bls.n	800553c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e007      	b.n	800554c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800553c:	4b07      	ldr	r3, [pc, #28]	@ (800555c <HAL_PWREx_EnableOverDrive+0x98>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005544:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005548:	d1ee      	bne.n	8005528 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	40023800 	.word	0x40023800
 8005558:	420e0040 	.word	0x420e0040
 800555c:	40007000 	.word	0x40007000
 8005560:	420e0044 	.word	0x420e0044

08005564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e0cc      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005578:	4b68      	ldr	r3, [pc, #416]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 030f 	and.w	r3, r3, #15
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d90c      	bls.n	80055a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005586:	4b65      	ldr	r3, [pc, #404]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800558e:	4b63      	ldr	r3, [pc, #396]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d001      	beq.n	80055a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e0b8      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d020      	beq.n	80055ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d005      	beq.n	80055c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055b8:	4b59      	ldr	r3, [pc, #356]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	4a58      	ldr	r2, [pc, #352]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0308 	and.w	r3, r3, #8
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d005      	beq.n	80055dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055d0:	4b53      	ldr	r3, [pc, #332]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	4a52      	ldr	r2, [pc, #328]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055dc:	4b50      	ldr	r3, [pc, #320]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	494d      	ldr	r1, [pc, #308]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d044      	beq.n	8005684 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d107      	bne.n	8005612 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005602:	4b47      	ldr	r3, [pc, #284]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d119      	bne.n	8005642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e07f      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b02      	cmp	r3, #2
 8005618:	d003      	beq.n	8005622 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800561e:	2b03      	cmp	r3, #3
 8005620:	d107      	bne.n	8005632 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005622:	4b3f      	ldr	r3, [pc, #252]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d109      	bne.n	8005642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e06f      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005632:	4b3b      	ldr	r3, [pc, #236]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e067      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005642:	4b37      	ldr	r3, [pc, #220]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f023 0203 	bic.w	r2, r3, #3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	4934      	ldr	r1, [pc, #208]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005650:	4313      	orrs	r3, r2
 8005652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005654:	f7fd faec 	bl	8002c30 <HAL_GetTick>
 8005658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800565a:	e00a      	b.n	8005672 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800565c:	f7fd fae8 	bl	8002c30 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566a:	4293      	cmp	r3, r2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e04f      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005672:	4b2b      	ldr	r3, [pc, #172]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f003 020c 	and.w	r2, r3, #12
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	429a      	cmp	r2, r3
 8005682:	d1eb      	bne.n	800565c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005684:	4b25      	ldr	r3, [pc, #148]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d20c      	bcs.n	80056ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005692:	4b22      	ldr	r3, [pc, #136]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800569a:	4b20      	ldr	r3, [pc, #128]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d001      	beq.n	80056ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e032      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0304 	and.w	r3, r3, #4
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d008      	beq.n	80056ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056b8:	4b19      	ldr	r3, [pc, #100]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	4916      	ldr	r1, [pc, #88]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d009      	beq.n	80056ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056d6:	4b12      	ldr	r3, [pc, #72]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	00db      	lsls	r3, r3, #3
 80056e4:	490e      	ldr	r1, [pc, #56]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056ea:	f000 f855 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 80056ee:	4602      	mov	r2, r0
 80056f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	091b      	lsrs	r3, r3, #4
 80056f6:	f003 030f 	and.w	r3, r3, #15
 80056fa:	490a      	ldr	r1, [pc, #40]	@ (8005724 <HAL_RCC_ClockConfig+0x1c0>)
 80056fc:	5ccb      	ldrb	r3, [r1, r3]
 80056fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005702:	4a09      	ldr	r2, [pc, #36]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 8005704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005706:	4b09      	ldr	r3, [pc, #36]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f7fd fa4c 	bl	8002ba8 <HAL_InitTick>

  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	40023c00 	.word	0x40023c00
 8005720:	40023800 	.word	0x40023800
 8005724:	08007c10 	.word	0x08007c10
 8005728:	20000014 	.word	0x20000014
 800572c:	20000018 	.word	0x20000018

08005730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005730:	b480      	push	{r7}
 8005732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005734:	4b03      	ldr	r3, [pc, #12]	@ (8005744 <HAL_RCC_GetHCLKFreq+0x14>)
 8005736:	681b      	ldr	r3, [r3, #0]
}
 8005738:	4618      	mov	r0, r3
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	20000014 	.word	0x20000014

08005748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800574c:	f7ff fff0 	bl	8005730 <HAL_RCC_GetHCLKFreq>
 8005750:	4602      	mov	r2, r0
 8005752:	4b05      	ldr	r3, [pc, #20]	@ (8005768 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	0a9b      	lsrs	r3, r3, #10
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	4903      	ldr	r1, [pc, #12]	@ (800576c <HAL_RCC_GetPCLK1Freq+0x24>)
 800575e:	5ccb      	ldrb	r3, [r1, r3]
 8005760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005764:	4618      	mov	r0, r3
 8005766:	bd80      	pop	{r7, pc}
 8005768:	40023800 	.word	0x40023800
 800576c:	08007c20 	.word	0x08007c20

08005770 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005774:	f7ff ffdc 	bl	8005730 <HAL_RCC_GetHCLKFreq>
 8005778:	4602      	mov	r2, r0
 800577a:	4b05      	ldr	r3, [pc, #20]	@ (8005790 <HAL_RCC_GetPCLK2Freq+0x20>)
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	0b5b      	lsrs	r3, r3, #13
 8005780:	f003 0307 	and.w	r3, r3, #7
 8005784:	4903      	ldr	r1, [pc, #12]	@ (8005794 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005786:	5ccb      	ldrb	r3, [r1, r3]
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800578c:	4618      	mov	r0, r3
 800578e:	bd80      	pop	{r7, pc}
 8005790:	40023800 	.word	0x40023800
 8005794:	08007c20 	.word	0x08007c20

08005798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800579c:	b0ae      	sub	sp, #184	@ 0xb8
 800579e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057be:	4bcb      	ldr	r3, [pc, #812]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f003 030c 	and.w	r3, r3, #12
 80057c6:	2b0c      	cmp	r3, #12
 80057c8:	f200 8206 	bhi.w	8005bd8 <HAL_RCC_GetSysClockFreq+0x440>
 80057cc:	a201      	add	r2, pc, #4	@ (adr r2, 80057d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80057ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d2:	bf00      	nop
 80057d4:	08005809 	.word	0x08005809
 80057d8:	08005bd9 	.word	0x08005bd9
 80057dc:	08005bd9 	.word	0x08005bd9
 80057e0:	08005bd9 	.word	0x08005bd9
 80057e4:	08005811 	.word	0x08005811
 80057e8:	08005bd9 	.word	0x08005bd9
 80057ec:	08005bd9 	.word	0x08005bd9
 80057f0:	08005bd9 	.word	0x08005bd9
 80057f4:	08005819 	.word	0x08005819
 80057f8:	08005bd9 	.word	0x08005bd9
 80057fc:	08005bd9 	.word	0x08005bd9
 8005800:	08005bd9 	.word	0x08005bd9
 8005804:	08005a09 	.word	0x08005a09
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005808:	4bb9      	ldr	r3, [pc, #740]	@ (8005af0 <HAL_RCC_GetSysClockFreq+0x358>)
 800580a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800580e:	e1e7      	b.n	8005be0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005810:	4bb8      	ldr	r3, [pc, #736]	@ (8005af4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005812:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005816:	e1e3      	b.n	8005be0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005818:	4bb4      	ldr	r3, [pc, #720]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005824:	4bb1      	ldr	r3, [pc, #708]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d071      	beq.n	8005914 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005830:	4bae      	ldr	r3, [pc, #696]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	099b      	lsrs	r3, r3, #6
 8005836:	2200      	movs	r2, #0
 8005838:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800583c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005840:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005848:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800584c:	2300      	movs	r3, #0
 800584e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005852:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005856:	4622      	mov	r2, r4
 8005858:	462b      	mov	r3, r5
 800585a:	f04f 0000 	mov.w	r0, #0
 800585e:	f04f 0100 	mov.w	r1, #0
 8005862:	0159      	lsls	r1, r3, #5
 8005864:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005868:	0150      	lsls	r0, r2, #5
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	4621      	mov	r1, r4
 8005870:	1a51      	subs	r1, r2, r1
 8005872:	6439      	str	r1, [r7, #64]	@ 0x40
 8005874:	4629      	mov	r1, r5
 8005876:	eb63 0301 	sbc.w	r3, r3, r1
 800587a:	647b      	str	r3, [r7, #68]	@ 0x44
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005888:	4649      	mov	r1, r9
 800588a:	018b      	lsls	r3, r1, #6
 800588c:	4641      	mov	r1, r8
 800588e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005892:	4641      	mov	r1, r8
 8005894:	018a      	lsls	r2, r1, #6
 8005896:	4641      	mov	r1, r8
 8005898:	1a51      	subs	r1, r2, r1
 800589a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800589c:	4649      	mov	r1, r9
 800589e:	eb63 0301 	sbc.w	r3, r3, r1
 80058a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058a4:	f04f 0200 	mov.w	r2, #0
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80058b0:	4649      	mov	r1, r9
 80058b2:	00cb      	lsls	r3, r1, #3
 80058b4:	4641      	mov	r1, r8
 80058b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058ba:	4641      	mov	r1, r8
 80058bc:	00ca      	lsls	r2, r1, #3
 80058be:	4610      	mov	r0, r2
 80058c0:	4619      	mov	r1, r3
 80058c2:	4603      	mov	r3, r0
 80058c4:	4622      	mov	r2, r4
 80058c6:	189b      	adds	r3, r3, r2
 80058c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ca:	462b      	mov	r3, r5
 80058cc:	460a      	mov	r2, r1
 80058ce:	eb42 0303 	adc.w	r3, r2, r3
 80058d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	f04f 0300 	mov.w	r3, #0
 80058dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80058e0:	4629      	mov	r1, r5
 80058e2:	024b      	lsls	r3, r1, #9
 80058e4:	4621      	mov	r1, r4
 80058e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058ea:	4621      	mov	r1, r4
 80058ec:	024a      	lsls	r2, r1, #9
 80058ee:	4610      	mov	r0, r2
 80058f0:	4619      	mov	r1, r3
 80058f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058f6:	2200      	movs	r2, #0
 80058f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005900:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005904:	f7fa fcdc 	bl	80002c0 <__aeabi_uldivmod>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4613      	mov	r3, r2
 800590e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005912:	e067      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005914:	4b75      	ldr	r3, [pc, #468]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	099b      	lsrs	r3, r3, #6
 800591a:	2200      	movs	r2, #0
 800591c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005920:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005924:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800592c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800592e:	2300      	movs	r3, #0
 8005930:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005932:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8005936:	4622      	mov	r2, r4
 8005938:	462b      	mov	r3, r5
 800593a:	f04f 0000 	mov.w	r0, #0
 800593e:	f04f 0100 	mov.w	r1, #0
 8005942:	0159      	lsls	r1, r3, #5
 8005944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005948:	0150      	lsls	r0, r2, #5
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4621      	mov	r1, r4
 8005950:	1a51      	subs	r1, r2, r1
 8005952:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005954:	4629      	mov	r1, r5
 8005956:	eb63 0301 	sbc.w	r3, r3, r1
 800595a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005968:	4649      	mov	r1, r9
 800596a:	018b      	lsls	r3, r1, #6
 800596c:	4641      	mov	r1, r8
 800596e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005972:	4641      	mov	r1, r8
 8005974:	018a      	lsls	r2, r1, #6
 8005976:	4641      	mov	r1, r8
 8005978:	ebb2 0a01 	subs.w	sl, r2, r1
 800597c:	4649      	mov	r1, r9
 800597e:	eb63 0b01 	sbc.w	fp, r3, r1
 8005982:	f04f 0200 	mov.w	r2, #0
 8005986:	f04f 0300 	mov.w	r3, #0
 800598a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800598e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005992:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005996:	4692      	mov	sl, r2
 8005998:	469b      	mov	fp, r3
 800599a:	4623      	mov	r3, r4
 800599c:	eb1a 0303 	adds.w	r3, sl, r3
 80059a0:	623b      	str	r3, [r7, #32]
 80059a2:	462b      	mov	r3, r5
 80059a4:	eb4b 0303 	adc.w	r3, fp, r3
 80059a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80059b6:	4629      	mov	r1, r5
 80059b8:	028b      	lsls	r3, r1, #10
 80059ba:	4621      	mov	r1, r4
 80059bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059c0:	4621      	mov	r1, r4
 80059c2:	028a      	lsls	r2, r1, #10
 80059c4:	4610      	mov	r0, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059cc:	2200      	movs	r2, #0
 80059ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80059d0:	677a      	str	r2, [r7, #116]	@ 0x74
 80059d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80059d6:	f7fa fc73 	bl	80002c0 <__aeabi_uldivmod>
 80059da:	4602      	mov	r2, r0
 80059dc:	460b      	mov	r3, r1
 80059de:	4613      	mov	r3, r2
 80059e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80059e4:	4b41      	ldr	r3, [pc, #260]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	0c1b      	lsrs	r3, r3, #16
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	3301      	adds	r3, #1
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80059f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80059fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005a06:	e0eb      	b.n	8005be0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a08:	4b38      	ldr	r3, [pc, #224]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a14:	4b35      	ldr	r3, [pc, #212]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d06b      	beq.n	8005af8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a20:	4b32      	ldr	r3, [pc, #200]	@ (8005aec <HAL_RCC_GetSysClockFreq+0x354>)
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	099b      	lsrs	r3, r3, #6
 8005a26:	2200      	movs	r2, #0
 8005a28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a32:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a34:	2300      	movs	r3, #0
 8005a36:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a38:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	462b      	mov	r3, r5
 8005a40:	f04f 0000 	mov.w	r0, #0
 8005a44:	f04f 0100 	mov.w	r1, #0
 8005a48:	0159      	lsls	r1, r3, #5
 8005a4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a4e:	0150      	lsls	r0, r2, #5
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4621      	mov	r1, r4
 8005a56:	1a51      	subs	r1, r2, r1
 8005a58:	61b9      	str	r1, [r7, #24]
 8005a5a:	4629      	mov	r1, r5
 8005a5c:	eb63 0301 	sbc.w	r3, r3, r1
 8005a60:	61fb      	str	r3, [r7, #28]
 8005a62:	f04f 0200 	mov.w	r2, #0
 8005a66:	f04f 0300 	mov.w	r3, #0
 8005a6a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005a6e:	4659      	mov	r1, fp
 8005a70:	018b      	lsls	r3, r1, #6
 8005a72:	4651      	mov	r1, sl
 8005a74:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a78:	4651      	mov	r1, sl
 8005a7a:	018a      	lsls	r2, r1, #6
 8005a7c:	4651      	mov	r1, sl
 8005a7e:	ebb2 0801 	subs.w	r8, r2, r1
 8005a82:	4659      	mov	r1, fp
 8005a84:	eb63 0901 	sbc.w	r9, r3, r1
 8005a88:	f04f 0200 	mov.w	r2, #0
 8005a8c:	f04f 0300 	mov.w	r3, #0
 8005a90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a9c:	4690      	mov	r8, r2
 8005a9e:	4699      	mov	r9, r3
 8005aa0:	4623      	mov	r3, r4
 8005aa2:	eb18 0303 	adds.w	r3, r8, r3
 8005aa6:	613b      	str	r3, [r7, #16]
 8005aa8:	462b      	mov	r3, r5
 8005aaa:	eb49 0303 	adc.w	r3, r9, r3
 8005aae:	617b      	str	r3, [r7, #20]
 8005ab0:	f04f 0200 	mov.w	r2, #0
 8005ab4:	f04f 0300 	mov.w	r3, #0
 8005ab8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005abc:	4629      	mov	r1, r5
 8005abe:	024b      	lsls	r3, r1, #9
 8005ac0:	4621      	mov	r1, r4
 8005ac2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	024a      	lsls	r2, r1, #9
 8005aca:	4610      	mov	r0, r2
 8005acc:	4619      	mov	r1, r3
 8005ace:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ad6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005ad8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005adc:	f7fa fbf0 	bl	80002c0 <__aeabi_uldivmod>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005aea:	e065      	b.n	8005bb8 <HAL_RCC_GetSysClockFreq+0x420>
 8005aec:	40023800 	.word	0x40023800
 8005af0:	00f42400 	.word	0x00f42400
 8005af4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005af8:	4b3d      	ldr	r3, [pc, #244]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x458>)
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	099b      	lsrs	r3, r3, #6
 8005afe:	2200      	movs	r2, #0
 8005b00:	4618      	mov	r0, r3
 8005b02:	4611      	mov	r1, r2
 8005b04:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b08:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b0e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005b12:	4642      	mov	r2, r8
 8005b14:	464b      	mov	r3, r9
 8005b16:	f04f 0000 	mov.w	r0, #0
 8005b1a:	f04f 0100 	mov.w	r1, #0
 8005b1e:	0159      	lsls	r1, r3, #5
 8005b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b24:	0150      	lsls	r0, r2, #5
 8005b26:	4602      	mov	r2, r0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	4641      	mov	r1, r8
 8005b2c:	1a51      	subs	r1, r2, r1
 8005b2e:	60b9      	str	r1, [r7, #8]
 8005b30:	4649      	mov	r1, r9
 8005b32:	eb63 0301 	sbc.w	r3, r3, r1
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	f04f 0200 	mov.w	r2, #0
 8005b3c:	f04f 0300 	mov.w	r3, #0
 8005b40:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005b44:	4659      	mov	r1, fp
 8005b46:	018b      	lsls	r3, r1, #6
 8005b48:	4651      	mov	r1, sl
 8005b4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b4e:	4651      	mov	r1, sl
 8005b50:	018a      	lsls	r2, r1, #6
 8005b52:	4651      	mov	r1, sl
 8005b54:	1a54      	subs	r4, r2, r1
 8005b56:	4659      	mov	r1, fp
 8005b58:	eb63 0501 	sbc.w	r5, r3, r1
 8005b5c:	f04f 0200 	mov.w	r2, #0
 8005b60:	f04f 0300 	mov.w	r3, #0
 8005b64:	00eb      	lsls	r3, r5, #3
 8005b66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b6a:	00e2      	lsls	r2, r4, #3
 8005b6c:	4614      	mov	r4, r2
 8005b6e:	461d      	mov	r5, r3
 8005b70:	4643      	mov	r3, r8
 8005b72:	18e3      	adds	r3, r4, r3
 8005b74:	603b      	str	r3, [r7, #0]
 8005b76:	464b      	mov	r3, r9
 8005b78:	eb45 0303 	adc.w	r3, r5, r3
 8005b7c:	607b      	str	r3, [r7, #4]
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	f04f 0300 	mov.w	r3, #0
 8005b86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	028b      	lsls	r3, r1, #10
 8005b8e:	4621      	mov	r1, r4
 8005b90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b94:	4621      	mov	r1, r4
 8005b96:	028a      	lsls	r2, r1, #10
 8005b98:	4610      	mov	r0, r2
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ba4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005ba6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005baa:	f7fa fb89 	bl	80002c0 <__aeabi_uldivmod>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x458>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	0f1b      	lsrs	r3, r3, #28
 8005bbe:	f003 0307 	and.w	r3, r3, #7
 8005bc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005bc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005bca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005bd6:	e003      	b.n	8005be0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bd8:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005bda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005bde:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005be0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	37b8      	adds	r7, #184	@ 0xb8
 8005be8:	46bd      	mov	sp, r7
 8005bea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bee:	bf00      	nop
 8005bf0:	40023800 	.word	0x40023800
 8005bf4:	00f42400 	.word	0x00f42400

08005bf8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e28d      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 8083 	beq.w	8005d1e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005c18:	4b94      	ldr	r3, [pc, #592]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 030c 	and.w	r3, r3, #12
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d019      	beq.n	8005c58 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c24:	4b91      	ldr	r3, [pc, #580]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f003 030c 	and.w	r3, r3, #12
        || \
 8005c2c:	2b08      	cmp	r3, #8
 8005c2e:	d106      	bne.n	8005c3e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c30:	4b8e      	ldr	r3, [pc, #568]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c3c:	d00c      	beq.n	8005c58 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c3e:	4b8b      	ldr	r3, [pc, #556]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c46:	2b0c      	cmp	r3, #12
 8005c48:	d112      	bne.n	8005c70 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c4a:	4b88      	ldr	r3, [pc, #544]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c56:	d10b      	bne.n	8005c70 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c58:	4b84      	ldr	r3, [pc, #528]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d05b      	beq.n	8005d1c <HAL_RCC_OscConfig+0x124>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d157      	bne.n	8005d1c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e25a      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c78:	d106      	bne.n	8005c88 <HAL_RCC_OscConfig+0x90>
 8005c7a:	4b7c      	ldr	r3, [pc, #496]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a7b      	ldr	r2, [pc, #492]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c84:	6013      	str	r3, [r2, #0]
 8005c86:	e01d      	b.n	8005cc4 <HAL_RCC_OscConfig+0xcc>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c90:	d10c      	bne.n	8005cac <HAL_RCC_OscConfig+0xb4>
 8005c92:	4b76      	ldr	r3, [pc, #472]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a75      	ldr	r2, [pc, #468]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	4b73      	ldr	r3, [pc, #460]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a72      	ldr	r2, [pc, #456]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	e00b      	b.n	8005cc4 <HAL_RCC_OscConfig+0xcc>
 8005cac:	4b6f      	ldr	r3, [pc, #444]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a6e      	ldr	r2, [pc, #440]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cb6:	6013      	str	r3, [r2, #0]
 8005cb8:	4b6c      	ldr	r3, [pc, #432]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a6b      	ldr	r2, [pc, #428]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d013      	beq.n	8005cf4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ccc:	f7fc ffb0 	bl	8002c30 <HAL_GetTick>
 8005cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cd2:	e008      	b.n	8005ce6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cd4:	f7fc ffac 	bl	8002c30 <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b64      	cmp	r3, #100	@ 0x64
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e21f      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce6:	4b61      	ldr	r3, [pc, #388]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d0f0      	beq.n	8005cd4 <HAL_RCC_OscConfig+0xdc>
 8005cf2:	e014      	b.n	8005d1e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf4:	f7fc ff9c 	bl	8002c30 <HAL_GetTick>
 8005cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cfc:	f7fc ff98 	bl	8002c30 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b64      	cmp	r3, #100	@ 0x64
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e20b      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d0e:	4b57      	ldr	r3, [pc, #348]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1f0      	bne.n	8005cfc <HAL_RCC_OscConfig+0x104>
 8005d1a:	e000      	b.n	8005d1e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d06f      	beq.n	8005e0a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005d2a:	4b50      	ldr	r3, [pc, #320]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d017      	beq.n	8005d66 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d36:	4b4d      	ldr	r3, [pc, #308]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 030c 	and.w	r3, r3, #12
        || \
 8005d3e:	2b08      	cmp	r3, #8
 8005d40:	d105      	bne.n	8005d4e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d42:	4b4a      	ldr	r3, [pc, #296]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00b      	beq.n	8005d66 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d4e:	4b47      	ldr	r3, [pc, #284]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d56:	2b0c      	cmp	r3, #12
 8005d58:	d11c      	bne.n	8005d94 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d5a:	4b44      	ldr	r3, [pc, #272]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d116      	bne.n	8005d94 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d66:	4b41      	ldr	r3, [pc, #260]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <HAL_RCC_OscConfig+0x186>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d001      	beq.n	8005d7e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e1d3      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	00db      	lsls	r3, r3, #3
 8005d8c:	4937      	ldr	r1, [pc, #220]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d92:	e03a      	b.n	8005e0a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d020      	beq.n	8005dde <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d9c:	4b34      	ldr	r3, [pc, #208]	@ (8005e70 <HAL_RCC_OscConfig+0x278>)
 8005d9e:	2201      	movs	r2, #1
 8005da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da2:	f7fc ff45 	bl	8002c30 <HAL_GetTick>
 8005da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da8:	e008      	b.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005daa:	f7fc ff41 	bl	8002c30 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d901      	bls.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e1b4      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0302 	and.w	r3, r3, #2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0f0      	beq.n	8005daa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc8:	4b28      	ldr	r3, [pc, #160]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	00db      	lsls	r3, r3, #3
 8005dd6:	4925      	ldr	r1, [pc, #148]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	600b      	str	r3, [r1, #0]
 8005ddc:	e015      	b.n	8005e0a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dde:	4b24      	ldr	r3, [pc, #144]	@ (8005e70 <HAL_RCC_OscConfig+0x278>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de4:	f7fc ff24 	bl	8002c30 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dec:	f7fc ff20 	bl	8002c30 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e193      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0308 	and.w	r3, r3, #8
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d036      	beq.n	8005e84 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d016      	beq.n	8005e4c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e1e:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <HAL_RCC_OscConfig+0x27c>)
 8005e20:	2201      	movs	r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e24:	f7fc ff04 	bl	8002c30 <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e2c:	f7fc ff00 	bl	8002c30 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e173      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005e40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0f0      	beq.n	8005e2c <HAL_RCC_OscConfig+0x234>
 8005e4a:	e01b      	b.n	8005e84 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e4c:	4b09      	ldr	r3, [pc, #36]	@ (8005e74 <HAL_RCC_OscConfig+0x27c>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e52:	f7fc feed 	bl	8002c30 <HAL_GetTick>
 8005e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e58:	e00e      	b.n	8005e78 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e5a:	f7fc fee9 	bl	8002c30 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d907      	bls.n	8005e78 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e15c      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	42470000 	.word	0x42470000
 8005e74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e78:	4b8a      	ldr	r3, [pc, #552]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005e7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1ea      	bne.n	8005e5a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f000 8097 	beq.w	8005fc0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e92:	2300      	movs	r3, #0
 8005e94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e96:	4b83      	ldr	r3, [pc, #524]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10f      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	60bb      	str	r3, [r7, #8]
 8005ea6:	4b7f      	ldr	r3, [pc, #508]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eaa:	4a7e      	ldr	r2, [pc, #504]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005eb2:	4b7c      	ldr	r3, [pc, #496]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ec2:	4b79      	ldr	r3, [pc, #484]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d118      	bne.n	8005f00 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ece:	4b76      	ldr	r3, [pc, #472]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a75      	ldr	r2, [pc, #468]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eda:	f7fc fea9 	bl	8002c30 <HAL_GetTick>
 8005ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee0:	e008      	b.n	8005ef4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ee2:	f7fc fea5 	bl	8002c30 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d901      	bls.n	8005ef4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e118      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ef4:	4b6c      	ldr	r3, [pc, #432]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d0f0      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d106      	bne.n	8005f16 <HAL_RCC_OscConfig+0x31e>
 8005f08:	4b66      	ldr	r3, [pc, #408]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0c:	4a65      	ldr	r2, [pc, #404]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f0e:	f043 0301 	orr.w	r3, r3, #1
 8005f12:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f14:	e01c      	b.n	8005f50 <HAL_RCC_OscConfig+0x358>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2b05      	cmp	r3, #5
 8005f1c:	d10c      	bne.n	8005f38 <HAL_RCC_OscConfig+0x340>
 8005f1e:	4b61      	ldr	r3, [pc, #388]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f22:	4a60      	ldr	r2, [pc, #384]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f24:	f043 0304 	orr.w	r3, r3, #4
 8005f28:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f2a:	4b5e      	ldr	r3, [pc, #376]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f2e:	4a5d      	ldr	r2, [pc, #372]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f36:	e00b      	b.n	8005f50 <HAL_RCC_OscConfig+0x358>
 8005f38:	4b5a      	ldr	r3, [pc, #360]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f3c:	4a59      	ldr	r2, [pc, #356]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f3e:	f023 0301 	bic.w	r3, r3, #1
 8005f42:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f44:	4b57      	ldr	r3, [pc, #348]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f48:	4a56      	ldr	r2, [pc, #344]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f4a:	f023 0304 	bic.w	r3, r3, #4
 8005f4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d015      	beq.n	8005f84 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f58:	f7fc fe6a 	bl	8002c30 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f5e:	e00a      	b.n	8005f76 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f60:	f7fc fe66 	bl	8002c30 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d901      	bls.n	8005f76 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e0d7      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f76:	4b4b      	ldr	r3, [pc, #300]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7a:	f003 0302 	and.w	r3, r3, #2
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0ee      	beq.n	8005f60 <HAL_RCC_OscConfig+0x368>
 8005f82:	e014      	b.n	8005fae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f84:	f7fc fe54 	bl	8002c30 <HAL_GetTick>
 8005f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f8a:	e00a      	b.n	8005fa2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f8c:	f7fc fe50 	bl	8002c30 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e0c1      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fa2:	4b40      	ldr	r3, [pc, #256]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1ee      	bne.n	8005f8c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d105      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb8:	4a3a      	ldr	r2, [pc, #232]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 80ad 	beq.w	8006124 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fca:	4b36      	ldr	r3, [pc, #216]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f003 030c 	and.w	r3, r3, #12
 8005fd2:	2b08      	cmp	r3, #8
 8005fd4:	d060      	beq.n	8006098 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d145      	bne.n	800606a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fde:	4b33      	ldr	r3, [pc, #204]	@ (80060ac <HAL_RCC_OscConfig+0x4b4>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe4:	f7fc fe24 	bl	8002c30 <HAL_GetTick>
 8005fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fea:	e008      	b.n	8005ffe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fec:	f7fc fe20 	bl	8002c30 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e093      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ffe:	4b29      	ldr	r3, [pc, #164]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1f0      	bne.n	8005fec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	69da      	ldr	r2, [r3, #28]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	431a      	orrs	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	019b      	lsls	r3, r3, #6
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006020:	085b      	lsrs	r3, r3, #1
 8006022:	3b01      	subs	r3, #1
 8006024:	041b      	lsls	r3, r3, #16
 8006026:	431a      	orrs	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602c:	061b      	lsls	r3, r3, #24
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006034:	071b      	lsls	r3, r3, #28
 8006036:	491b      	ldr	r1, [pc, #108]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8006038:	4313      	orrs	r3, r2
 800603a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800603c:	4b1b      	ldr	r3, [pc, #108]	@ (80060ac <HAL_RCC_OscConfig+0x4b4>)
 800603e:	2201      	movs	r2, #1
 8006040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006042:	f7fc fdf5 	bl	8002c30 <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006048:	e008      	b.n	800605c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800604a:	f7fc fdf1 	bl	8002c30 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b02      	cmp	r3, #2
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e064      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800605c:	4b11      	ldr	r3, [pc, #68]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d0f0      	beq.n	800604a <HAL_RCC_OscConfig+0x452>
 8006068:	e05c      	b.n	8006124 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800606a:	4b10      	ldr	r3, [pc, #64]	@ (80060ac <HAL_RCC_OscConfig+0x4b4>)
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fc fdde 	bl	8002c30 <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006078:	f7fc fdda 	bl	8002c30 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e04d      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800608a:	4b06      	ldr	r3, [pc, #24]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1f0      	bne.n	8006078 <HAL_RCC_OscConfig+0x480>
 8006096:	e045      	b.n	8006124 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d107      	bne.n	80060b0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e040      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
 80060a4:	40023800 	.word	0x40023800
 80060a8:	40007000 	.word	0x40007000
 80060ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060b0:	4b1f      	ldr	r3, [pc, #124]	@ (8006130 <HAL_RCC_OscConfig+0x538>)
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d030      	beq.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d129      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d122      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060e0:	4013      	ands	r3, r2
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d119      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	3b01      	subs	r3, #1
 80060fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d10f      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800610c:	429a      	cmp	r2, r3
 800610e:	d107      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800611a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d001      	beq.n	8006124 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40023800 	.word	0x40023800

08006134 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e042      	b.n	80061cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d106      	bne.n	8006160 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f7fc fbf2 	bl	8002944 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2224      	movs	r2, #36	@ 0x24
 8006164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68da      	ldr	r2, [r3, #12]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006176:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fd1b 	bl	8006bb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	691a      	ldr	r2, [r3, #16]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800618c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	695a      	ldr	r2, [r3, #20]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800619c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2220      	movs	r2, #32
 80061b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2220      	movs	r2, #32
 80061c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3708      	adds	r7, #8
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	4613      	mov	r3, r2
 80061e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b20      	cmp	r3, #32
 80061ec:	d121      	bne.n	8006232 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d002      	beq.n	80061fa <HAL_UART_Transmit_IT+0x26>
 80061f4:	88fb      	ldrh	r3, [r7, #6]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e01a      	b.n	8006234 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	88fa      	ldrh	r2, [r7, #6]
 8006208:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	88fa      	ldrh	r2, [r7, #6]
 800620e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2221      	movs	r2, #33	@ 0x21
 800621a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800622c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800622e:	2300      	movs	r3, #0
 8006230:	e000      	b.n	8006234 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006232:	2302      	movs	r3, #2
  }
}
 8006234:	4618      	mov	r0, r3
 8006236:	3714      	adds	r7, #20
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	4613      	mov	r3, r2
 800624c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b20      	cmp	r3, #32
 8006258:	d112      	bne.n	8006280 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <HAL_UART_Receive_IT+0x26>
 8006260:	88fb      	ldrh	r3, [r7, #6]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e00b      	b.n	8006282 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006270:	88fb      	ldrh	r3, [r7, #6]
 8006272:	461a      	mov	r2, r3
 8006274:	68b9      	ldr	r1, [r7, #8]
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f000 fac8 	bl	800680c <UART_Start_Receive_IT>
 800627c:	4603      	mov	r3, r0
 800627e:	e000      	b.n	8006282 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006280:	2302      	movs	r3, #2
  }
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
	...

0800628c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b0ba      	sub	sp, #232	@ 0xe8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80062b2:	2300      	movs	r3, #0
 80062b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062c2:	f003 030f 	and.w	r3, r3, #15
 80062c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80062ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10f      	bne.n	80062f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062d6:	f003 0320 	and.w	r3, r3, #32
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d009      	beq.n	80062f2 <HAL_UART_IRQHandler+0x66>
 80062de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062e2:	f003 0320 	and.w	r3, r3, #32
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 fba4 	bl	8006a38 <UART_Receive_IT>
      return;
 80062f0:	e273      	b.n	80067da <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80062f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	f000 80de 	beq.w	80064b8 <HAL_UART_IRQHandler+0x22c>
 80062fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b00      	cmp	r3, #0
 8006306:	d106      	bne.n	8006316 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800630c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 80d1 	beq.w	80064b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00b      	beq.n	800633a <HAL_UART_IRQHandler+0xae>
 8006322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800632a:	2b00      	cmp	r3, #0
 800632c:	d005      	beq.n	800633a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006332:	f043 0201 	orr.w	r2, r3, #1
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800633a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00b      	beq.n	800635e <HAL_UART_IRQHandler+0xd2>
 8006346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	2b00      	cmp	r3, #0
 8006350:	d005      	beq.n	800635e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006356:	f043 0202 	orr.w	r2, r3, #2
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800635e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006362:	f003 0302 	and.w	r3, r3, #2
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00b      	beq.n	8006382 <HAL_UART_IRQHandler+0xf6>
 800636a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d005      	beq.n	8006382 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800637a:	f043 0204 	orr.w	r2, r3, #4
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006386:	f003 0308 	and.w	r3, r3, #8
 800638a:	2b00      	cmp	r3, #0
 800638c:	d011      	beq.n	80063b2 <HAL_UART_IRQHandler+0x126>
 800638e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d105      	bne.n	80063a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800639a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d005      	beq.n	80063b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063aa:	f043 0208 	orr.w	r2, r3, #8
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 820a 	beq.w	80067d0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c0:	f003 0320 	and.w	r3, r3, #32
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_UART_IRQHandler+0x14e>
 80063c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063cc:	f003 0320 	and.w	r3, r3, #32
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d002      	beq.n	80063da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 fb2f 	bl	8006a38 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e4:	2b40      	cmp	r3, #64	@ 0x40
 80063e6:	bf0c      	ite	eq
 80063e8:	2301      	moveq	r3, #1
 80063ea:	2300      	movne	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f6:	f003 0308 	and.w	r3, r3, #8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d103      	bne.n	8006406 <HAL_UART_IRQHandler+0x17a>
 80063fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006402:	2b00      	cmp	r3, #0
 8006404:	d04f      	beq.n	80064a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 fa3a 	bl	8006880 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006416:	2b40      	cmp	r3, #64	@ 0x40
 8006418:	d141      	bne.n	800649e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	3314      	adds	r3, #20
 8006420:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006424:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006428:	e853 3f00 	ldrex	r3, [r3]
 800642c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006430:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006434:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006438:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3314      	adds	r3, #20
 8006442:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006446:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800644a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006452:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006456:	e841 2300 	strex	r3, r2, [r1]
 800645a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800645e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1d9      	bne.n	800641a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800646a:	2b00      	cmp	r3, #0
 800646c:	d013      	beq.n	8006496 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006472:	4a8a      	ldr	r2, [pc, #552]	@ (800669c <HAL_UART_IRQHandler+0x410>)
 8006474:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800647a:	4618      	mov	r0, r3
 800647c:	f7fc fd97 	bl	8002fae <HAL_DMA_Abort_IT>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d016      	beq.n	80064b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800648a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006490:	4610      	mov	r0, r2
 8006492:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006494:	e00e      	b.n	80064b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f9a2 	bl	80067e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800649c:	e00a      	b.n	80064b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f99e 	bl	80067e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064a4:	e006      	b.n	80064b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f99a 	bl	80067e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80064b2:	e18d      	b.n	80067d0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064b4:	bf00      	nop
    return;
 80064b6:	e18b      	b.n	80067d0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064bc:	2b01      	cmp	r3, #1
 80064be:	f040 8167 	bne.w	8006790 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80064c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c6:	f003 0310 	and.w	r3, r3, #16
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 8160 	beq.w	8006790 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80064d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064d4:	f003 0310 	and.w	r3, r3, #16
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 8159 	beq.w	8006790 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064de:	2300      	movs	r3, #0
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	60bb      	str	r3, [r7, #8]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	60bb      	str	r3, [r7, #8]
 80064f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064fe:	2b40      	cmp	r3, #64	@ 0x40
 8006500:	f040 80ce 	bne.w	80066a0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006510:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 80a9 	beq.w	800666c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800651e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006522:	429a      	cmp	r2, r3
 8006524:	f080 80a2 	bcs.w	800666c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800652e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006534:	69db      	ldr	r3, [r3, #28]
 8006536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800653a:	f000 8088 	beq.w	800664e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	330c      	adds	r3, #12
 8006544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006548:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006554:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800655c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	330c      	adds	r3, #12
 8006566:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800656a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800656e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006572:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006576:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800657a:	e841 2300 	strex	r3, r2, [r1]
 800657e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006582:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006586:	2b00      	cmp	r3, #0
 8006588:	d1d9      	bne.n	800653e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3314      	adds	r3, #20
 8006590:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800659a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800659c:	f023 0301 	bic.w	r3, r3, #1
 80065a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	3314      	adds	r3, #20
 80065aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80065ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80065b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80065b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80065c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e1      	bne.n	800658a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3314      	adds	r3, #20
 80065cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80065d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	3314      	adds	r3, #20
 80065e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80065ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80065ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80065f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065f2:	e841 2300 	strex	r3, r2, [r1]
 80065f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80065f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1e3      	bne.n	80065c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2220      	movs	r2, #32
 8006602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	330c      	adds	r3, #12
 8006612:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006616:	e853 3f00 	ldrex	r3, [r3]
 800661a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800661c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800661e:	f023 0310 	bic.w	r3, r3, #16
 8006622:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	330c      	adds	r3, #12
 800662c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006630:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006632:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006636:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006638:	e841 2300 	strex	r3, r2, [r1]
 800663c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800663e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e3      	bne.n	800660c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006648:	4618      	mov	r0, r3
 800664a:	f7fc fc40 	bl	8002ece <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2202      	movs	r2, #2
 8006652:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800665c:	b29b      	uxth	r3, r3
 800665e:	1ad3      	subs	r3, r2, r3
 8006660:	b29b      	uxth	r3, r3
 8006662:	4619      	mov	r1, r3
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 f8c5 	bl	80067f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800666a:	e0b3      	b.n	80067d4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006670:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006674:	429a      	cmp	r2, r3
 8006676:	f040 80ad 	bne.w	80067d4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800667e:	69db      	ldr	r3, [r3, #28]
 8006680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006684:	f040 80a6 	bne.w	80067d4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006692:	4619      	mov	r1, r3
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 f8ad 	bl	80067f4 <HAL_UARTEx_RxEventCallback>
      return;
 800669a:	e09b      	b.n	80067d4 <HAL_UART_IRQHandler+0x548>
 800669c:	08006947 	.word	0x08006947
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 808e 	beq.w	80067d8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80066bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 8089 	beq.w	80067d8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	330c      	adds	r3, #12
 80066cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d0:	e853 3f00 	ldrex	r3, [r3]
 80066d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	330c      	adds	r3, #12
 80066e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80066ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80066ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e3      	bne.n	80066c6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	3314      	adds	r3, #20
 8006704:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	623b      	str	r3, [r7, #32]
   return(result);
 800670e:	6a3b      	ldr	r3, [r7, #32]
 8006710:	f023 0301 	bic.w	r3, r3, #1
 8006714:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3314      	adds	r3, #20
 800671e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006722:	633a      	str	r2, [r7, #48]	@ 0x30
 8006724:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006726:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006728:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800672a:	e841 2300 	strex	r3, r2, [r1]
 800672e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1e3      	bne.n	80066fe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2220      	movs	r2, #32
 800673a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	330c      	adds	r3, #12
 800674a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	e853 3f00 	ldrex	r3, [r3]
 8006752:	60fb      	str	r3, [r7, #12]
   return(result);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f023 0310 	bic.w	r3, r3, #16
 800675a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	330c      	adds	r3, #12
 8006764:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006768:	61fa      	str	r2, [r7, #28]
 800676a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676c:	69b9      	ldr	r1, [r7, #24]
 800676e:	69fa      	ldr	r2, [r7, #28]
 8006770:	e841 2300 	strex	r3, r2, [r1]
 8006774:	617b      	str	r3, [r7, #20]
   return(result);
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1e3      	bne.n	8006744 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2202      	movs	r2, #2
 8006780:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006782:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006786:	4619      	mov	r1, r3
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f000 f833 	bl	80067f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800678e:	e023      	b.n	80067d8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006798:	2b00      	cmp	r3, #0
 800679a:	d009      	beq.n	80067b0 <HAL_UART_IRQHandler+0x524>
 800679c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d003      	beq.n	80067b0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 f8dd 	bl	8006968 <UART_Transmit_IT>
    return;
 80067ae:	e014      	b.n	80067da <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00e      	beq.n	80067da <HAL_UART_IRQHandler+0x54e>
 80067bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d008      	beq.n	80067da <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f91d 	bl	8006a08 <UART_EndTransmit_IT>
    return;
 80067ce:	e004      	b.n	80067da <HAL_UART_IRQHandler+0x54e>
    return;
 80067d0:	bf00      	nop
 80067d2:	e002      	b.n	80067da <HAL_UART_IRQHandler+0x54e>
      return;
 80067d4:	bf00      	nop
 80067d6:	e000      	b.n	80067da <HAL_UART_IRQHandler+0x54e>
      return;
 80067d8:	bf00      	nop
  }
}
 80067da:	37e8      	adds	r7, #232	@ 0xe8
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	460b      	mov	r3, r1
 80067fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	4613      	mov	r3, r2
 8006818:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	88fa      	ldrh	r2, [r7, #6]
 8006824:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	88fa      	ldrh	r2, [r7, #6]
 800682a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2222      	movs	r2, #34	@ 0x22
 8006836:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d007      	beq.n	8006852 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68da      	ldr	r2, [r3, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006850:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	695a      	ldr	r2, [r3, #20]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0201 	orr.w	r2, r2, #1
 8006860:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68da      	ldr	r2, [r3, #12]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f042 0220 	orr.w	r2, r2, #32
 8006870:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006880:	b480      	push	{r7}
 8006882:	b095      	sub	sp, #84	@ 0x54
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	330c      	adds	r3, #12
 800688e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006892:	e853 3f00 	ldrex	r3, [r3]
 8006896:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800689e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	330c      	adds	r3, #12
 80068a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80068aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068b0:	e841 2300 	strex	r3, r2, [r1]
 80068b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1e5      	bne.n	8006888 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	3314      	adds	r3, #20
 80068c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	e853 3f00 	ldrex	r3, [r3]
 80068ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	f023 0301 	bic.w	r3, r3, #1
 80068d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3314      	adds	r3, #20
 80068da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068e4:	e841 2300 	strex	r3, r2, [r1]
 80068e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d1e5      	bne.n	80068bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d119      	bne.n	800692c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	330c      	adds	r3, #12
 80068fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	e853 3f00 	ldrex	r3, [r3]
 8006906:	60bb      	str	r3, [r7, #8]
   return(result);
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	f023 0310 	bic.w	r3, r3, #16
 800690e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	330c      	adds	r3, #12
 8006916:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006918:	61ba      	str	r2, [r7, #24]
 800691a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	6979      	ldr	r1, [r7, #20]
 800691e:	69ba      	ldr	r2, [r7, #24]
 8006920:	e841 2300 	strex	r3, r2, [r1]
 8006924:	613b      	str	r3, [r7, #16]
   return(result);
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1e5      	bne.n	80068f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2220      	movs	r2, #32
 8006930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800693a:	bf00      	nop
 800693c:	3754      	adds	r7, #84	@ 0x54
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b084      	sub	sp, #16
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006952:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f7ff ff40 	bl	80067e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006960:	bf00      	nop
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b21      	cmp	r3, #33	@ 0x21
 800697a:	d13e      	bne.n	80069fa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006984:	d114      	bne.n	80069b0 <UART_Transmit_IT+0x48>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d110      	bne.n	80069b0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	881b      	ldrh	r3, [r3, #0]
 8006998:	461a      	mov	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069a2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	1c9a      	adds	r2, r3, #2
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	621a      	str	r2, [r3, #32]
 80069ae:	e008      	b.n	80069c2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6a1b      	ldr	r3, [r3, #32]
 80069b4:	1c59      	adds	r1, r3, #1
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6211      	str	r1, [r2, #32]
 80069ba:	781a      	ldrb	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	3b01      	subs	r3, #1
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	4619      	mov	r1, r3
 80069d0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d10f      	bne.n	80069f6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	68da      	ldr	r2, [r3, #12]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	e000      	b.n	80069fc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80069fa:	2302      	movs	r3, #2
  }
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68da      	ldr	r2, [r3, #12]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a1e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7fa fb8d 	bl	8001148 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b08c      	sub	sp, #48	@ 0x30
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006a40:	2300      	movs	r3, #0
 8006a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006a44:	2300      	movs	r3, #0
 8006a46:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b22      	cmp	r3, #34	@ 0x22
 8006a52:	f040 80aa 	bne.w	8006baa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a5e:	d115      	bne.n	8006a8c <UART_Receive_IT+0x54>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d111      	bne.n	8006a8c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a84:	1c9a      	adds	r2, r3, #2
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a8a:	e024      	b.n	8006ad6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a9a:	d007      	beq.n	8006aac <UART_Receive_IT+0x74>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10a      	bne.n	8006aba <UART_Receive_IT+0x82>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d106      	bne.n	8006aba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	e008      	b.n	8006acc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b01      	subs	r3, #1
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d15d      	bne.n	8006ba6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68da      	ldr	r2, [r3, #12]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 0220 	bic.w	r2, r2, #32
 8006af8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68da      	ldr	r2, [r3, #12]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	695a      	ldr	r2, [r3, #20]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f022 0201 	bic.w	r2, r2, #1
 8006b18:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2220      	movs	r2, #32
 8006b1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d135      	bne.n	8006b9c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	330c      	adds	r3, #12
 8006b3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	e853 3f00 	ldrex	r3, [r3]
 8006b44:	613b      	str	r3, [r7, #16]
   return(result);
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	f023 0310 	bic.w	r3, r3, #16
 8006b4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	330c      	adds	r3, #12
 8006b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b56:	623a      	str	r2, [r7, #32]
 8006b58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5a:	69f9      	ldr	r1, [r7, #28]
 8006b5c:	6a3a      	ldr	r2, [r7, #32]
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1e5      	bne.n	8006b36 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0310 	and.w	r3, r3, #16
 8006b74:	2b10      	cmp	r3, #16
 8006b76:	d10a      	bne.n	8006b8e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b78:	2300      	movs	r3, #0
 8006b7a:	60fb      	str	r3, [r7, #12]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	60fb      	str	r3, [r7, #12]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	60fb      	str	r3, [r7, #12]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b92:	4619      	mov	r1, r3
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f7ff fe2d 	bl	80067f4 <HAL_UARTEx_RxEventCallback>
 8006b9a:	e002      	b.n	8006ba2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7fa fb07 	bl	80011b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	e002      	b.n	8006bac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	e000      	b.n	8006bac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006baa:	2302      	movs	r3, #2
  }
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3730      	adds	r7, #48	@ 0x30
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb8:	b0c0      	sub	sp, #256	@ 0x100
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd0:	68d9      	ldr	r1, [r3, #12]
 8006bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	ea40 0301 	orr.w	r3, r0, r1
 8006bdc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	431a      	orrs	r2, r3
 8006bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	431a      	orrs	r2, r3
 8006bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf8:	69db      	ldr	r3, [r3, #28]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c0c:	f021 010c 	bic.w	r1, r1, #12
 8006c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c1a:	430b      	orrs	r3, r1
 8006c1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2e:	6999      	ldr	r1, [r3, #24]
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	ea40 0301 	orr.w	r3, r0, r1
 8006c3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	4b8f      	ldr	r3, [pc, #572]	@ (8006e80 <UART_SetConfig+0x2cc>)
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d005      	beq.n	8006c54 <UART_SetConfig+0xa0>
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	4b8d      	ldr	r3, [pc, #564]	@ (8006e84 <UART_SetConfig+0x2d0>)
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d104      	bne.n	8006c5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c54:	f7fe fd8c 	bl	8005770 <HAL_RCC_GetPCLK2Freq>
 8006c58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006c5c:	e003      	b.n	8006c66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c5e:	f7fe fd73 	bl	8005748 <HAL_RCC_GetPCLK1Freq>
 8006c62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6a:	69db      	ldr	r3, [r3, #28]
 8006c6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c70:	f040 810c 	bne.w	8006e8c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006c82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006c86:	4622      	mov	r2, r4
 8006c88:	462b      	mov	r3, r5
 8006c8a:	1891      	adds	r1, r2, r2
 8006c8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006c8e:	415b      	adcs	r3, r3
 8006c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006c96:	4621      	mov	r1, r4
 8006c98:	eb12 0801 	adds.w	r8, r2, r1
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	eb43 0901 	adc.w	r9, r3, r1
 8006ca2:	f04f 0200 	mov.w	r2, #0
 8006ca6:	f04f 0300 	mov.w	r3, #0
 8006caa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cb6:	4690      	mov	r8, r2
 8006cb8:	4699      	mov	r9, r3
 8006cba:	4623      	mov	r3, r4
 8006cbc:	eb18 0303 	adds.w	r3, r8, r3
 8006cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006cc4:	462b      	mov	r3, r5
 8006cc6:	eb49 0303 	adc.w	r3, r9, r3
 8006cca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006cda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006cde:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	18db      	adds	r3, r3, r3
 8006ce6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ce8:	4613      	mov	r3, r2
 8006cea:	eb42 0303 	adc.w	r3, r2, r3
 8006cee:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cf0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006cf4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006cf8:	f7f9 fae2 	bl	80002c0 <__aeabi_uldivmod>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4b61      	ldr	r3, [pc, #388]	@ (8006e88 <UART_SetConfig+0x2d4>)
 8006d02:	fba3 2302 	umull	r2, r3, r3, r2
 8006d06:	095b      	lsrs	r3, r3, #5
 8006d08:	011c      	lsls	r4, r3, #4
 8006d0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d14:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	464b      	mov	r3, r9
 8006d20:	1891      	adds	r1, r2, r2
 8006d22:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d24:	415b      	adcs	r3, r3
 8006d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d2c:	4641      	mov	r1, r8
 8006d2e:	eb12 0a01 	adds.w	sl, r2, r1
 8006d32:	4649      	mov	r1, r9
 8006d34:	eb43 0b01 	adc.w	fp, r3, r1
 8006d38:	f04f 0200 	mov.w	r2, #0
 8006d3c:	f04f 0300 	mov.w	r3, #0
 8006d40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d4c:	4692      	mov	sl, r2
 8006d4e:	469b      	mov	fp, r3
 8006d50:	4643      	mov	r3, r8
 8006d52:	eb1a 0303 	adds.w	r3, sl, r3
 8006d56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	eb4b 0303 	adc.w	r3, fp, r3
 8006d60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006d74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d78:	460b      	mov	r3, r1
 8006d7a:	18db      	adds	r3, r3, r3
 8006d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d7e:	4613      	mov	r3, r2
 8006d80:	eb42 0303 	adc.w	r3, r2, r3
 8006d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006d8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006d8e:	f7f9 fa97 	bl	80002c0 <__aeabi_uldivmod>
 8006d92:	4602      	mov	r2, r0
 8006d94:	460b      	mov	r3, r1
 8006d96:	4611      	mov	r1, r2
 8006d98:	4b3b      	ldr	r3, [pc, #236]	@ (8006e88 <UART_SetConfig+0x2d4>)
 8006d9a:	fba3 2301 	umull	r2, r3, r3, r1
 8006d9e:	095b      	lsrs	r3, r3, #5
 8006da0:	2264      	movs	r2, #100	@ 0x64
 8006da2:	fb02 f303 	mul.w	r3, r2, r3
 8006da6:	1acb      	subs	r3, r1, r3
 8006da8:	00db      	lsls	r3, r3, #3
 8006daa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006dae:	4b36      	ldr	r3, [pc, #216]	@ (8006e88 <UART_SetConfig+0x2d4>)
 8006db0:	fba3 2302 	umull	r2, r3, r3, r2
 8006db4:	095b      	lsrs	r3, r3, #5
 8006db6:	005b      	lsls	r3, r3, #1
 8006db8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006dbc:	441c      	add	r4, r3
 8006dbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006dc8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006dcc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006dd0:	4642      	mov	r2, r8
 8006dd2:	464b      	mov	r3, r9
 8006dd4:	1891      	adds	r1, r2, r2
 8006dd6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006dd8:	415b      	adcs	r3, r3
 8006dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ddc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006de0:	4641      	mov	r1, r8
 8006de2:	1851      	adds	r1, r2, r1
 8006de4:	6339      	str	r1, [r7, #48]	@ 0x30
 8006de6:	4649      	mov	r1, r9
 8006de8:	414b      	adcs	r3, r1
 8006dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dec:	f04f 0200 	mov.w	r2, #0
 8006df0:	f04f 0300 	mov.w	r3, #0
 8006df4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006df8:	4659      	mov	r1, fp
 8006dfa:	00cb      	lsls	r3, r1, #3
 8006dfc:	4651      	mov	r1, sl
 8006dfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e02:	4651      	mov	r1, sl
 8006e04:	00ca      	lsls	r2, r1, #3
 8006e06:	4610      	mov	r0, r2
 8006e08:	4619      	mov	r1, r3
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	4642      	mov	r2, r8
 8006e0e:	189b      	adds	r3, r3, r2
 8006e10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e14:	464b      	mov	r3, r9
 8006e16:	460a      	mov	r2, r1
 8006e18:	eb42 0303 	adc.w	r3, r2, r3
 8006e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e2c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e34:	460b      	mov	r3, r1
 8006e36:	18db      	adds	r3, r3, r3
 8006e38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	eb42 0303 	adc.w	r3, r2, r3
 8006e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e4a:	f7f9 fa39 	bl	80002c0 <__aeabi_uldivmod>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	4b0d      	ldr	r3, [pc, #52]	@ (8006e88 <UART_SetConfig+0x2d4>)
 8006e54:	fba3 1302 	umull	r1, r3, r3, r2
 8006e58:	095b      	lsrs	r3, r3, #5
 8006e5a:	2164      	movs	r1, #100	@ 0x64
 8006e5c:	fb01 f303 	mul.w	r3, r1, r3
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	00db      	lsls	r3, r3, #3
 8006e64:	3332      	adds	r3, #50	@ 0x32
 8006e66:	4a08      	ldr	r2, [pc, #32]	@ (8006e88 <UART_SetConfig+0x2d4>)
 8006e68:	fba2 2303 	umull	r2, r3, r2, r3
 8006e6c:	095b      	lsrs	r3, r3, #5
 8006e6e:	f003 0207 	and.w	r2, r3, #7
 8006e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4422      	add	r2, r4
 8006e7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e7c:	e106      	b.n	800708c <UART_SetConfig+0x4d8>
 8006e7e:	bf00      	nop
 8006e80:	40011000 	.word	0x40011000
 8006e84:	40011400 	.word	0x40011400
 8006e88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e90:	2200      	movs	r2, #0
 8006e92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006e96:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006e9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006e9e:	4642      	mov	r2, r8
 8006ea0:	464b      	mov	r3, r9
 8006ea2:	1891      	adds	r1, r2, r2
 8006ea4:	6239      	str	r1, [r7, #32]
 8006ea6:	415b      	adcs	r3, r3
 8006ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006eae:	4641      	mov	r1, r8
 8006eb0:	1854      	adds	r4, r2, r1
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	eb43 0501 	adc.w	r5, r3, r1
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	f04f 0300 	mov.w	r3, #0
 8006ec0:	00eb      	lsls	r3, r5, #3
 8006ec2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ec6:	00e2      	lsls	r2, r4, #3
 8006ec8:	4614      	mov	r4, r2
 8006eca:	461d      	mov	r5, r3
 8006ecc:	4643      	mov	r3, r8
 8006ece:	18e3      	adds	r3, r4, r3
 8006ed0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ed4:	464b      	mov	r3, r9
 8006ed6:	eb45 0303 	adc.w	r3, r5, r3
 8006eda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006eea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006eee:	f04f 0200 	mov.w	r2, #0
 8006ef2:	f04f 0300 	mov.w	r3, #0
 8006ef6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006efa:	4629      	mov	r1, r5
 8006efc:	008b      	lsls	r3, r1, #2
 8006efe:	4621      	mov	r1, r4
 8006f00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f04:	4621      	mov	r1, r4
 8006f06:	008a      	lsls	r2, r1, #2
 8006f08:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f0c:	f7f9 f9d8 	bl	80002c0 <__aeabi_uldivmod>
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4b60      	ldr	r3, [pc, #384]	@ (8007098 <UART_SetConfig+0x4e4>)
 8006f16:	fba3 2302 	umull	r2, r3, r3, r2
 8006f1a:	095b      	lsrs	r3, r3, #5
 8006f1c:	011c      	lsls	r4, r3, #4
 8006f1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f22:	2200      	movs	r2, #0
 8006f24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f28:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f2c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f30:	4642      	mov	r2, r8
 8006f32:	464b      	mov	r3, r9
 8006f34:	1891      	adds	r1, r2, r2
 8006f36:	61b9      	str	r1, [r7, #24]
 8006f38:	415b      	adcs	r3, r3
 8006f3a:	61fb      	str	r3, [r7, #28]
 8006f3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f40:	4641      	mov	r1, r8
 8006f42:	1851      	adds	r1, r2, r1
 8006f44:	6139      	str	r1, [r7, #16]
 8006f46:	4649      	mov	r1, r9
 8006f48:	414b      	adcs	r3, r1
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	f04f 0200 	mov.w	r2, #0
 8006f50:	f04f 0300 	mov.w	r3, #0
 8006f54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f58:	4659      	mov	r1, fp
 8006f5a:	00cb      	lsls	r3, r1, #3
 8006f5c:	4651      	mov	r1, sl
 8006f5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f62:	4651      	mov	r1, sl
 8006f64:	00ca      	lsls	r2, r1, #3
 8006f66:	4610      	mov	r0, r2
 8006f68:	4619      	mov	r1, r3
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	4642      	mov	r2, r8
 8006f6e:	189b      	adds	r3, r3, r2
 8006f70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f74:	464b      	mov	r3, r9
 8006f76:	460a      	mov	r2, r1
 8006f78:	eb42 0303 	adc.w	r3, r2, r3
 8006f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f8a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006f8c:	f04f 0200 	mov.w	r2, #0
 8006f90:	f04f 0300 	mov.w	r3, #0
 8006f94:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006f98:	4649      	mov	r1, r9
 8006f9a:	008b      	lsls	r3, r1, #2
 8006f9c:	4641      	mov	r1, r8
 8006f9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fa2:	4641      	mov	r1, r8
 8006fa4:	008a      	lsls	r2, r1, #2
 8006fa6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006faa:	f7f9 f989 	bl	80002c0 <__aeabi_uldivmod>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	4b38      	ldr	r3, [pc, #224]	@ (8007098 <UART_SetConfig+0x4e4>)
 8006fb6:	fba3 2301 	umull	r2, r3, r3, r1
 8006fba:	095b      	lsrs	r3, r3, #5
 8006fbc:	2264      	movs	r2, #100	@ 0x64
 8006fbe:	fb02 f303 	mul.w	r3, r2, r3
 8006fc2:	1acb      	subs	r3, r1, r3
 8006fc4:	011b      	lsls	r3, r3, #4
 8006fc6:	3332      	adds	r3, #50	@ 0x32
 8006fc8:	4a33      	ldr	r2, [pc, #204]	@ (8007098 <UART_SetConfig+0x4e4>)
 8006fca:	fba2 2303 	umull	r2, r3, r2, r3
 8006fce:	095b      	lsrs	r3, r3, #5
 8006fd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fd4:	441c      	add	r4, r3
 8006fd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fda:	2200      	movs	r2, #0
 8006fdc:	673b      	str	r3, [r7, #112]	@ 0x70
 8006fde:	677a      	str	r2, [r7, #116]	@ 0x74
 8006fe0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006fe4:	4642      	mov	r2, r8
 8006fe6:	464b      	mov	r3, r9
 8006fe8:	1891      	adds	r1, r2, r2
 8006fea:	60b9      	str	r1, [r7, #8]
 8006fec:	415b      	adcs	r3, r3
 8006fee:	60fb      	str	r3, [r7, #12]
 8006ff0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ff4:	4641      	mov	r1, r8
 8006ff6:	1851      	adds	r1, r2, r1
 8006ff8:	6039      	str	r1, [r7, #0]
 8006ffa:	4649      	mov	r1, r9
 8006ffc:	414b      	adcs	r3, r1
 8006ffe:	607b      	str	r3, [r7, #4]
 8007000:	f04f 0200 	mov.w	r2, #0
 8007004:	f04f 0300 	mov.w	r3, #0
 8007008:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800700c:	4659      	mov	r1, fp
 800700e:	00cb      	lsls	r3, r1, #3
 8007010:	4651      	mov	r1, sl
 8007012:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007016:	4651      	mov	r1, sl
 8007018:	00ca      	lsls	r2, r1, #3
 800701a:	4610      	mov	r0, r2
 800701c:	4619      	mov	r1, r3
 800701e:	4603      	mov	r3, r0
 8007020:	4642      	mov	r2, r8
 8007022:	189b      	adds	r3, r3, r2
 8007024:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007026:	464b      	mov	r3, r9
 8007028:	460a      	mov	r2, r1
 800702a:	eb42 0303 	adc.w	r3, r2, r3
 800702e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	663b      	str	r3, [r7, #96]	@ 0x60
 800703a:	667a      	str	r2, [r7, #100]	@ 0x64
 800703c:	f04f 0200 	mov.w	r2, #0
 8007040:	f04f 0300 	mov.w	r3, #0
 8007044:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007048:	4649      	mov	r1, r9
 800704a:	008b      	lsls	r3, r1, #2
 800704c:	4641      	mov	r1, r8
 800704e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007052:	4641      	mov	r1, r8
 8007054:	008a      	lsls	r2, r1, #2
 8007056:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800705a:	f7f9 f931 	bl	80002c0 <__aeabi_uldivmod>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4b0d      	ldr	r3, [pc, #52]	@ (8007098 <UART_SetConfig+0x4e4>)
 8007064:	fba3 1302 	umull	r1, r3, r3, r2
 8007068:	095b      	lsrs	r3, r3, #5
 800706a:	2164      	movs	r1, #100	@ 0x64
 800706c:	fb01 f303 	mul.w	r3, r1, r3
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	011b      	lsls	r3, r3, #4
 8007074:	3332      	adds	r3, #50	@ 0x32
 8007076:	4a08      	ldr	r2, [pc, #32]	@ (8007098 <UART_SetConfig+0x4e4>)
 8007078:	fba2 2303 	umull	r2, r3, r2, r3
 800707c:	095b      	lsrs	r3, r3, #5
 800707e:	f003 020f 	and.w	r2, r3, #15
 8007082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4422      	add	r2, r4
 800708a:	609a      	str	r2, [r3, #8]
}
 800708c:	bf00      	nop
 800708e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007092:	46bd      	mov	sp, r7
 8007094:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007098:	51eb851f 	.word	0x51eb851f

0800709c <atoi>:
 800709c:	220a      	movs	r2, #10
 800709e:	2100      	movs	r1, #0
 80070a0:	f000 b87a 	b.w	8007198 <strtol>

080070a4 <_strtol_l.isra.0>:
 80070a4:	2b24      	cmp	r3, #36	@ 0x24
 80070a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070aa:	4686      	mov	lr, r0
 80070ac:	4690      	mov	r8, r2
 80070ae:	d801      	bhi.n	80070b4 <_strtol_l.isra.0+0x10>
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d106      	bne.n	80070c2 <_strtol_l.isra.0+0x1e>
 80070b4:	f000 f8a2 	bl	80071fc <__errno>
 80070b8:	2316      	movs	r3, #22
 80070ba:	6003      	str	r3, [r0, #0]
 80070bc:	2000      	movs	r0, #0
 80070be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c2:	4834      	ldr	r0, [pc, #208]	@ (8007194 <_strtol_l.isra.0+0xf0>)
 80070c4:	460d      	mov	r5, r1
 80070c6:	462a      	mov	r2, r5
 80070c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070cc:	5d06      	ldrb	r6, [r0, r4]
 80070ce:	f016 0608 	ands.w	r6, r6, #8
 80070d2:	d1f8      	bne.n	80070c6 <_strtol_l.isra.0+0x22>
 80070d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80070d6:	d110      	bne.n	80070fa <_strtol_l.isra.0+0x56>
 80070d8:	782c      	ldrb	r4, [r5, #0]
 80070da:	2601      	movs	r6, #1
 80070dc:	1c95      	adds	r5, r2, #2
 80070de:	f033 0210 	bics.w	r2, r3, #16
 80070e2:	d115      	bne.n	8007110 <_strtol_l.isra.0+0x6c>
 80070e4:	2c30      	cmp	r4, #48	@ 0x30
 80070e6:	d10d      	bne.n	8007104 <_strtol_l.isra.0+0x60>
 80070e8:	782a      	ldrb	r2, [r5, #0]
 80070ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80070ee:	2a58      	cmp	r2, #88	@ 0x58
 80070f0:	d108      	bne.n	8007104 <_strtol_l.isra.0+0x60>
 80070f2:	786c      	ldrb	r4, [r5, #1]
 80070f4:	3502      	adds	r5, #2
 80070f6:	2310      	movs	r3, #16
 80070f8:	e00a      	b.n	8007110 <_strtol_l.isra.0+0x6c>
 80070fa:	2c2b      	cmp	r4, #43	@ 0x2b
 80070fc:	bf04      	itt	eq
 80070fe:	782c      	ldrbeq	r4, [r5, #0]
 8007100:	1c95      	addeq	r5, r2, #2
 8007102:	e7ec      	b.n	80070de <_strtol_l.isra.0+0x3a>
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1f6      	bne.n	80070f6 <_strtol_l.isra.0+0x52>
 8007108:	2c30      	cmp	r4, #48	@ 0x30
 800710a:	bf14      	ite	ne
 800710c:	230a      	movne	r3, #10
 800710e:	2308      	moveq	r3, #8
 8007110:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007114:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007118:	2200      	movs	r2, #0
 800711a:	fbbc f9f3 	udiv	r9, ip, r3
 800711e:	4610      	mov	r0, r2
 8007120:	fb03 ca19 	mls	sl, r3, r9, ip
 8007124:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007128:	2f09      	cmp	r7, #9
 800712a:	d80f      	bhi.n	800714c <_strtol_l.isra.0+0xa8>
 800712c:	463c      	mov	r4, r7
 800712e:	42a3      	cmp	r3, r4
 8007130:	dd1b      	ble.n	800716a <_strtol_l.isra.0+0xc6>
 8007132:	1c57      	adds	r7, r2, #1
 8007134:	d007      	beq.n	8007146 <_strtol_l.isra.0+0xa2>
 8007136:	4581      	cmp	r9, r0
 8007138:	d314      	bcc.n	8007164 <_strtol_l.isra.0+0xc0>
 800713a:	d101      	bne.n	8007140 <_strtol_l.isra.0+0x9c>
 800713c:	45a2      	cmp	sl, r4
 800713e:	db11      	blt.n	8007164 <_strtol_l.isra.0+0xc0>
 8007140:	fb00 4003 	mla	r0, r0, r3, r4
 8007144:	2201      	movs	r2, #1
 8007146:	f815 4b01 	ldrb.w	r4, [r5], #1
 800714a:	e7eb      	b.n	8007124 <_strtol_l.isra.0+0x80>
 800714c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007150:	2f19      	cmp	r7, #25
 8007152:	d801      	bhi.n	8007158 <_strtol_l.isra.0+0xb4>
 8007154:	3c37      	subs	r4, #55	@ 0x37
 8007156:	e7ea      	b.n	800712e <_strtol_l.isra.0+0x8a>
 8007158:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800715c:	2f19      	cmp	r7, #25
 800715e:	d804      	bhi.n	800716a <_strtol_l.isra.0+0xc6>
 8007160:	3c57      	subs	r4, #87	@ 0x57
 8007162:	e7e4      	b.n	800712e <_strtol_l.isra.0+0x8a>
 8007164:	f04f 32ff 	mov.w	r2, #4294967295
 8007168:	e7ed      	b.n	8007146 <_strtol_l.isra.0+0xa2>
 800716a:	1c53      	adds	r3, r2, #1
 800716c:	d108      	bne.n	8007180 <_strtol_l.isra.0+0xdc>
 800716e:	2322      	movs	r3, #34	@ 0x22
 8007170:	f8ce 3000 	str.w	r3, [lr]
 8007174:	4660      	mov	r0, ip
 8007176:	f1b8 0f00 	cmp.w	r8, #0
 800717a:	d0a0      	beq.n	80070be <_strtol_l.isra.0+0x1a>
 800717c:	1e69      	subs	r1, r5, #1
 800717e:	e006      	b.n	800718e <_strtol_l.isra.0+0xea>
 8007180:	b106      	cbz	r6, 8007184 <_strtol_l.isra.0+0xe0>
 8007182:	4240      	negs	r0, r0
 8007184:	f1b8 0f00 	cmp.w	r8, #0
 8007188:	d099      	beq.n	80070be <_strtol_l.isra.0+0x1a>
 800718a:	2a00      	cmp	r2, #0
 800718c:	d1f6      	bne.n	800717c <_strtol_l.isra.0+0xd8>
 800718e:	f8c8 1000 	str.w	r1, [r8]
 8007192:	e794      	b.n	80070be <_strtol_l.isra.0+0x1a>
 8007194:	08007c29 	.word	0x08007c29

08007198 <strtol>:
 8007198:	4613      	mov	r3, r2
 800719a:	460a      	mov	r2, r1
 800719c:	4601      	mov	r1, r0
 800719e:	4802      	ldr	r0, [pc, #8]	@ (80071a8 <strtol+0x10>)
 80071a0:	6800      	ldr	r0, [r0, #0]
 80071a2:	f7ff bf7f 	b.w	80070a4 <_strtol_l.isra.0>
 80071a6:	bf00      	nop
 80071a8:	20000020 	.word	0x20000020

080071ac <_vsiprintf_r>:
 80071ac:	b510      	push	{r4, lr}
 80071ae:	b09a      	sub	sp, #104	@ 0x68
 80071b0:	2400      	movs	r4, #0
 80071b2:	9100      	str	r1, [sp, #0]
 80071b4:	9104      	str	r1, [sp, #16]
 80071b6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80071ba:	9105      	str	r1, [sp, #20]
 80071bc:	9102      	str	r1, [sp, #8]
 80071be:	4905      	ldr	r1, [pc, #20]	@ (80071d4 <_vsiprintf_r+0x28>)
 80071c0:	9103      	str	r1, [sp, #12]
 80071c2:	4669      	mov	r1, sp
 80071c4:	9419      	str	r4, [sp, #100]	@ 0x64
 80071c6:	f000 f9a7 	bl	8007518 <_svfiprintf_r>
 80071ca:	9b00      	ldr	r3, [sp, #0]
 80071cc:	701c      	strb	r4, [r3, #0]
 80071ce:	b01a      	add	sp, #104	@ 0x68
 80071d0:	bd10      	pop	{r4, pc}
 80071d2:	bf00      	nop
 80071d4:	ffff0208 	.word	0xffff0208

080071d8 <vsiprintf>:
 80071d8:	4613      	mov	r3, r2
 80071da:	460a      	mov	r2, r1
 80071dc:	4601      	mov	r1, r0
 80071de:	4802      	ldr	r0, [pc, #8]	@ (80071e8 <vsiprintf+0x10>)
 80071e0:	6800      	ldr	r0, [r0, #0]
 80071e2:	f7ff bfe3 	b.w	80071ac <_vsiprintf_r>
 80071e6:	bf00      	nop
 80071e8:	20000020 	.word	0x20000020

080071ec <memset>:
 80071ec:	4402      	add	r2, r0
 80071ee:	4603      	mov	r3, r0
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d100      	bne.n	80071f6 <memset+0xa>
 80071f4:	4770      	bx	lr
 80071f6:	f803 1b01 	strb.w	r1, [r3], #1
 80071fa:	e7f9      	b.n	80071f0 <memset+0x4>

080071fc <__errno>:
 80071fc:	4b01      	ldr	r3, [pc, #4]	@ (8007204 <__errno+0x8>)
 80071fe:	6818      	ldr	r0, [r3, #0]
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	20000020 	.word	0x20000020

08007208 <__libc_init_array>:
 8007208:	b570      	push	{r4, r5, r6, lr}
 800720a:	4d0d      	ldr	r5, [pc, #52]	@ (8007240 <__libc_init_array+0x38>)
 800720c:	4c0d      	ldr	r4, [pc, #52]	@ (8007244 <__libc_init_array+0x3c>)
 800720e:	1b64      	subs	r4, r4, r5
 8007210:	10a4      	asrs	r4, r4, #2
 8007212:	2600      	movs	r6, #0
 8007214:	42a6      	cmp	r6, r4
 8007216:	d109      	bne.n	800722c <__libc_init_array+0x24>
 8007218:	4d0b      	ldr	r5, [pc, #44]	@ (8007248 <__libc_init_array+0x40>)
 800721a:	4c0c      	ldr	r4, [pc, #48]	@ (800724c <__libc_init_array+0x44>)
 800721c:	f000 fc64 	bl	8007ae8 <_init>
 8007220:	1b64      	subs	r4, r4, r5
 8007222:	10a4      	asrs	r4, r4, #2
 8007224:	2600      	movs	r6, #0
 8007226:	42a6      	cmp	r6, r4
 8007228:	d105      	bne.n	8007236 <__libc_init_array+0x2e>
 800722a:	bd70      	pop	{r4, r5, r6, pc}
 800722c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007230:	4798      	blx	r3
 8007232:	3601      	adds	r6, #1
 8007234:	e7ee      	b.n	8007214 <__libc_init_array+0xc>
 8007236:	f855 3b04 	ldr.w	r3, [r5], #4
 800723a:	4798      	blx	r3
 800723c:	3601      	adds	r6, #1
 800723e:	e7f2      	b.n	8007226 <__libc_init_array+0x1e>
 8007240:	08007d64 	.word	0x08007d64
 8007244:	08007d64 	.word	0x08007d64
 8007248:	08007d64 	.word	0x08007d64
 800724c:	08007d68 	.word	0x08007d68

08007250 <__retarget_lock_acquire_recursive>:
 8007250:	4770      	bx	lr

08007252 <__retarget_lock_release_recursive>:
 8007252:	4770      	bx	lr

08007254 <memcpy>:
 8007254:	440a      	add	r2, r1
 8007256:	4291      	cmp	r1, r2
 8007258:	f100 33ff 	add.w	r3, r0, #4294967295
 800725c:	d100      	bne.n	8007260 <memcpy+0xc>
 800725e:	4770      	bx	lr
 8007260:	b510      	push	{r4, lr}
 8007262:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007266:	f803 4f01 	strb.w	r4, [r3, #1]!
 800726a:	4291      	cmp	r1, r2
 800726c:	d1f9      	bne.n	8007262 <memcpy+0xe>
 800726e:	bd10      	pop	{r4, pc}

08007270 <_free_r>:
 8007270:	b538      	push	{r3, r4, r5, lr}
 8007272:	4605      	mov	r5, r0
 8007274:	2900      	cmp	r1, #0
 8007276:	d041      	beq.n	80072fc <_free_r+0x8c>
 8007278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800727c:	1f0c      	subs	r4, r1, #4
 800727e:	2b00      	cmp	r3, #0
 8007280:	bfb8      	it	lt
 8007282:	18e4      	addlt	r4, r4, r3
 8007284:	f000 f8e0 	bl	8007448 <__malloc_lock>
 8007288:	4a1d      	ldr	r2, [pc, #116]	@ (8007300 <_free_r+0x90>)
 800728a:	6813      	ldr	r3, [r2, #0]
 800728c:	b933      	cbnz	r3, 800729c <_free_r+0x2c>
 800728e:	6063      	str	r3, [r4, #4]
 8007290:	6014      	str	r4, [r2, #0]
 8007292:	4628      	mov	r0, r5
 8007294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007298:	f000 b8dc 	b.w	8007454 <__malloc_unlock>
 800729c:	42a3      	cmp	r3, r4
 800729e:	d908      	bls.n	80072b2 <_free_r+0x42>
 80072a0:	6820      	ldr	r0, [r4, #0]
 80072a2:	1821      	adds	r1, r4, r0
 80072a4:	428b      	cmp	r3, r1
 80072a6:	bf01      	itttt	eq
 80072a8:	6819      	ldreq	r1, [r3, #0]
 80072aa:	685b      	ldreq	r3, [r3, #4]
 80072ac:	1809      	addeq	r1, r1, r0
 80072ae:	6021      	streq	r1, [r4, #0]
 80072b0:	e7ed      	b.n	800728e <_free_r+0x1e>
 80072b2:	461a      	mov	r2, r3
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	b10b      	cbz	r3, 80072bc <_free_r+0x4c>
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	d9fa      	bls.n	80072b2 <_free_r+0x42>
 80072bc:	6811      	ldr	r1, [r2, #0]
 80072be:	1850      	adds	r0, r2, r1
 80072c0:	42a0      	cmp	r0, r4
 80072c2:	d10b      	bne.n	80072dc <_free_r+0x6c>
 80072c4:	6820      	ldr	r0, [r4, #0]
 80072c6:	4401      	add	r1, r0
 80072c8:	1850      	adds	r0, r2, r1
 80072ca:	4283      	cmp	r3, r0
 80072cc:	6011      	str	r1, [r2, #0]
 80072ce:	d1e0      	bne.n	8007292 <_free_r+0x22>
 80072d0:	6818      	ldr	r0, [r3, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	6053      	str	r3, [r2, #4]
 80072d6:	4408      	add	r0, r1
 80072d8:	6010      	str	r0, [r2, #0]
 80072da:	e7da      	b.n	8007292 <_free_r+0x22>
 80072dc:	d902      	bls.n	80072e4 <_free_r+0x74>
 80072de:	230c      	movs	r3, #12
 80072e0:	602b      	str	r3, [r5, #0]
 80072e2:	e7d6      	b.n	8007292 <_free_r+0x22>
 80072e4:	6820      	ldr	r0, [r4, #0]
 80072e6:	1821      	adds	r1, r4, r0
 80072e8:	428b      	cmp	r3, r1
 80072ea:	bf04      	itt	eq
 80072ec:	6819      	ldreq	r1, [r3, #0]
 80072ee:	685b      	ldreq	r3, [r3, #4]
 80072f0:	6063      	str	r3, [r4, #4]
 80072f2:	bf04      	itt	eq
 80072f4:	1809      	addeq	r1, r1, r0
 80072f6:	6021      	streq	r1, [r4, #0]
 80072f8:	6054      	str	r4, [r2, #4]
 80072fa:	e7ca      	b.n	8007292 <_free_r+0x22>
 80072fc:	bd38      	pop	{r3, r4, r5, pc}
 80072fe:	bf00      	nop
 8007300:	20001b64 	.word	0x20001b64

08007304 <sbrk_aligned>:
 8007304:	b570      	push	{r4, r5, r6, lr}
 8007306:	4e0f      	ldr	r6, [pc, #60]	@ (8007344 <sbrk_aligned+0x40>)
 8007308:	460c      	mov	r4, r1
 800730a:	6831      	ldr	r1, [r6, #0]
 800730c:	4605      	mov	r5, r0
 800730e:	b911      	cbnz	r1, 8007316 <sbrk_aligned+0x12>
 8007310:	f000 fba4 	bl	8007a5c <_sbrk_r>
 8007314:	6030      	str	r0, [r6, #0]
 8007316:	4621      	mov	r1, r4
 8007318:	4628      	mov	r0, r5
 800731a:	f000 fb9f 	bl	8007a5c <_sbrk_r>
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	d103      	bne.n	800732a <sbrk_aligned+0x26>
 8007322:	f04f 34ff 	mov.w	r4, #4294967295
 8007326:	4620      	mov	r0, r4
 8007328:	bd70      	pop	{r4, r5, r6, pc}
 800732a:	1cc4      	adds	r4, r0, #3
 800732c:	f024 0403 	bic.w	r4, r4, #3
 8007330:	42a0      	cmp	r0, r4
 8007332:	d0f8      	beq.n	8007326 <sbrk_aligned+0x22>
 8007334:	1a21      	subs	r1, r4, r0
 8007336:	4628      	mov	r0, r5
 8007338:	f000 fb90 	bl	8007a5c <_sbrk_r>
 800733c:	3001      	adds	r0, #1
 800733e:	d1f2      	bne.n	8007326 <sbrk_aligned+0x22>
 8007340:	e7ef      	b.n	8007322 <sbrk_aligned+0x1e>
 8007342:	bf00      	nop
 8007344:	20001b60 	.word	0x20001b60

08007348 <_malloc_r>:
 8007348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800734c:	1ccd      	adds	r5, r1, #3
 800734e:	f025 0503 	bic.w	r5, r5, #3
 8007352:	3508      	adds	r5, #8
 8007354:	2d0c      	cmp	r5, #12
 8007356:	bf38      	it	cc
 8007358:	250c      	movcc	r5, #12
 800735a:	2d00      	cmp	r5, #0
 800735c:	4606      	mov	r6, r0
 800735e:	db01      	blt.n	8007364 <_malloc_r+0x1c>
 8007360:	42a9      	cmp	r1, r5
 8007362:	d904      	bls.n	800736e <_malloc_r+0x26>
 8007364:	230c      	movs	r3, #12
 8007366:	6033      	str	r3, [r6, #0]
 8007368:	2000      	movs	r0, #0
 800736a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800736e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007444 <_malloc_r+0xfc>
 8007372:	f000 f869 	bl	8007448 <__malloc_lock>
 8007376:	f8d8 3000 	ldr.w	r3, [r8]
 800737a:	461c      	mov	r4, r3
 800737c:	bb44      	cbnz	r4, 80073d0 <_malloc_r+0x88>
 800737e:	4629      	mov	r1, r5
 8007380:	4630      	mov	r0, r6
 8007382:	f7ff ffbf 	bl	8007304 <sbrk_aligned>
 8007386:	1c43      	adds	r3, r0, #1
 8007388:	4604      	mov	r4, r0
 800738a:	d158      	bne.n	800743e <_malloc_r+0xf6>
 800738c:	f8d8 4000 	ldr.w	r4, [r8]
 8007390:	4627      	mov	r7, r4
 8007392:	2f00      	cmp	r7, #0
 8007394:	d143      	bne.n	800741e <_malloc_r+0xd6>
 8007396:	2c00      	cmp	r4, #0
 8007398:	d04b      	beq.n	8007432 <_malloc_r+0xea>
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	4639      	mov	r1, r7
 800739e:	4630      	mov	r0, r6
 80073a0:	eb04 0903 	add.w	r9, r4, r3
 80073a4:	f000 fb5a 	bl	8007a5c <_sbrk_r>
 80073a8:	4581      	cmp	r9, r0
 80073aa:	d142      	bne.n	8007432 <_malloc_r+0xea>
 80073ac:	6821      	ldr	r1, [r4, #0]
 80073ae:	1a6d      	subs	r5, r5, r1
 80073b0:	4629      	mov	r1, r5
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7ff ffa6 	bl	8007304 <sbrk_aligned>
 80073b8:	3001      	adds	r0, #1
 80073ba:	d03a      	beq.n	8007432 <_malloc_r+0xea>
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	442b      	add	r3, r5
 80073c0:	6023      	str	r3, [r4, #0]
 80073c2:	f8d8 3000 	ldr.w	r3, [r8]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	bb62      	cbnz	r2, 8007424 <_malloc_r+0xdc>
 80073ca:	f8c8 7000 	str.w	r7, [r8]
 80073ce:	e00f      	b.n	80073f0 <_malloc_r+0xa8>
 80073d0:	6822      	ldr	r2, [r4, #0]
 80073d2:	1b52      	subs	r2, r2, r5
 80073d4:	d420      	bmi.n	8007418 <_malloc_r+0xd0>
 80073d6:	2a0b      	cmp	r2, #11
 80073d8:	d917      	bls.n	800740a <_malloc_r+0xc2>
 80073da:	1961      	adds	r1, r4, r5
 80073dc:	42a3      	cmp	r3, r4
 80073de:	6025      	str	r5, [r4, #0]
 80073e0:	bf18      	it	ne
 80073e2:	6059      	strne	r1, [r3, #4]
 80073e4:	6863      	ldr	r3, [r4, #4]
 80073e6:	bf08      	it	eq
 80073e8:	f8c8 1000 	streq.w	r1, [r8]
 80073ec:	5162      	str	r2, [r4, r5]
 80073ee:	604b      	str	r3, [r1, #4]
 80073f0:	4630      	mov	r0, r6
 80073f2:	f000 f82f 	bl	8007454 <__malloc_unlock>
 80073f6:	f104 000b 	add.w	r0, r4, #11
 80073fa:	1d23      	adds	r3, r4, #4
 80073fc:	f020 0007 	bic.w	r0, r0, #7
 8007400:	1ac2      	subs	r2, r0, r3
 8007402:	bf1c      	itt	ne
 8007404:	1a1b      	subne	r3, r3, r0
 8007406:	50a3      	strne	r3, [r4, r2]
 8007408:	e7af      	b.n	800736a <_malloc_r+0x22>
 800740a:	6862      	ldr	r2, [r4, #4]
 800740c:	42a3      	cmp	r3, r4
 800740e:	bf0c      	ite	eq
 8007410:	f8c8 2000 	streq.w	r2, [r8]
 8007414:	605a      	strne	r2, [r3, #4]
 8007416:	e7eb      	b.n	80073f0 <_malloc_r+0xa8>
 8007418:	4623      	mov	r3, r4
 800741a:	6864      	ldr	r4, [r4, #4]
 800741c:	e7ae      	b.n	800737c <_malloc_r+0x34>
 800741e:	463c      	mov	r4, r7
 8007420:	687f      	ldr	r7, [r7, #4]
 8007422:	e7b6      	b.n	8007392 <_malloc_r+0x4a>
 8007424:	461a      	mov	r2, r3
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	42a3      	cmp	r3, r4
 800742a:	d1fb      	bne.n	8007424 <_malloc_r+0xdc>
 800742c:	2300      	movs	r3, #0
 800742e:	6053      	str	r3, [r2, #4]
 8007430:	e7de      	b.n	80073f0 <_malloc_r+0xa8>
 8007432:	230c      	movs	r3, #12
 8007434:	6033      	str	r3, [r6, #0]
 8007436:	4630      	mov	r0, r6
 8007438:	f000 f80c 	bl	8007454 <__malloc_unlock>
 800743c:	e794      	b.n	8007368 <_malloc_r+0x20>
 800743e:	6005      	str	r5, [r0, #0]
 8007440:	e7d6      	b.n	80073f0 <_malloc_r+0xa8>
 8007442:	bf00      	nop
 8007444:	20001b64 	.word	0x20001b64

08007448 <__malloc_lock>:
 8007448:	4801      	ldr	r0, [pc, #4]	@ (8007450 <__malloc_lock+0x8>)
 800744a:	f7ff bf01 	b.w	8007250 <__retarget_lock_acquire_recursive>
 800744e:	bf00      	nop
 8007450:	20001b5c 	.word	0x20001b5c

08007454 <__malloc_unlock>:
 8007454:	4801      	ldr	r0, [pc, #4]	@ (800745c <__malloc_unlock+0x8>)
 8007456:	f7ff befc 	b.w	8007252 <__retarget_lock_release_recursive>
 800745a:	bf00      	nop
 800745c:	20001b5c 	.word	0x20001b5c

08007460 <__ssputs_r>:
 8007460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007464:	688e      	ldr	r6, [r1, #8]
 8007466:	461f      	mov	r7, r3
 8007468:	42be      	cmp	r6, r7
 800746a:	680b      	ldr	r3, [r1, #0]
 800746c:	4682      	mov	sl, r0
 800746e:	460c      	mov	r4, r1
 8007470:	4690      	mov	r8, r2
 8007472:	d82d      	bhi.n	80074d0 <__ssputs_r+0x70>
 8007474:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007478:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800747c:	d026      	beq.n	80074cc <__ssputs_r+0x6c>
 800747e:	6965      	ldr	r5, [r4, #20]
 8007480:	6909      	ldr	r1, [r1, #16]
 8007482:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007486:	eba3 0901 	sub.w	r9, r3, r1
 800748a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800748e:	1c7b      	adds	r3, r7, #1
 8007490:	444b      	add	r3, r9
 8007492:	106d      	asrs	r5, r5, #1
 8007494:	429d      	cmp	r5, r3
 8007496:	bf38      	it	cc
 8007498:	461d      	movcc	r5, r3
 800749a:	0553      	lsls	r3, r2, #21
 800749c:	d527      	bpl.n	80074ee <__ssputs_r+0x8e>
 800749e:	4629      	mov	r1, r5
 80074a0:	f7ff ff52 	bl	8007348 <_malloc_r>
 80074a4:	4606      	mov	r6, r0
 80074a6:	b360      	cbz	r0, 8007502 <__ssputs_r+0xa2>
 80074a8:	6921      	ldr	r1, [r4, #16]
 80074aa:	464a      	mov	r2, r9
 80074ac:	f7ff fed2 	bl	8007254 <memcpy>
 80074b0:	89a3      	ldrh	r3, [r4, #12]
 80074b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	6126      	str	r6, [r4, #16]
 80074be:	6165      	str	r5, [r4, #20]
 80074c0:	444e      	add	r6, r9
 80074c2:	eba5 0509 	sub.w	r5, r5, r9
 80074c6:	6026      	str	r6, [r4, #0]
 80074c8:	60a5      	str	r5, [r4, #8]
 80074ca:	463e      	mov	r6, r7
 80074cc:	42be      	cmp	r6, r7
 80074ce:	d900      	bls.n	80074d2 <__ssputs_r+0x72>
 80074d0:	463e      	mov	r6, r7
 80074d2:	6820      	ldr	r0, [r4, #0]
 80074d4:	4632      	mov	r2, r6
 80074d6:	4641      	mov	r1, r8
 80074d8:	f000 faa6 	bl	8007a28 <memmove>
 80074dc:	68a3      	ldr	r3, [r4, #8]
 80074de:	1b9b      	subs	r3, r3, r6
 80074e0:	60a3      	str	r3, [r4, #8]
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	4433      	add	r3, r6
 80074e6:	6023      	str	r3, [r4, #0]
 80074e8:	2000      	movs	r0, #0
 80074ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ee:	462a      	mov	r2, r5
 80074f0:	f000 fac4 	bl	8007a7c <_realloc_r>
 80074f4:	4606      	mov	r6, r0
 80074f6:	2800      	cmp	r0, #0
 80074f8:	d1e0      	bne.n	80074bc <__ssputs_r+0x5c>
 80074fa:	6921      	ldr	r1, [r4, #16]
 80074fc:	4650      	mov	r0, sl
 80074fe:	f7ff feb7 	bl	8007270 <_free_r>
 8007502:	230c      	movs	r3, #12
 8007504:	f8ca 3000 	str.w	r3, [sl]
 8007508:	89a3      	ldrh	r3, [r4, #12]
 800750a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800750e:	81a3      	strh	r3, [r4, #12]
 8007510:	f04f 30ff 	mov.w	r0, #4294967295
 8007514:	e7e9      	b.n	80074ea <__ssputs_r+0x8a>
	...

08007518 <_svfiprintf_r>:
 8007518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751c:	4698      	mov	r8, r3
 800751e:	898b      	ldrh	r3, [r1, #12]
 8007520:	061b      	lsls	r3, r3, #24
 8007522:	b09d      	sub	sp, #116	@ 0x74
 8007524:	4607      	mov	r7, r0
 8007526:	460d      	mov	r5, r1
 8007528:	4614      	mov	r4, r2
 800752a:	d510      	bpl.n	800754e <_svfiprintf_r+0x36>
 800752c:	690b      	ldr	r3, [r1, #16]
 800752e:	b973      	cbnz	r3, 800754e <_svfiprintf_r+0x36>
 8007530:	2140      	movs	r1, #64	@ 0x40
 8007532:	f7ff ff09 	bl	8007348 <_malloc_r>
 8007536:	6028      	str	r0, [r5, #0]
 8007538:	6128      	str	r0, [r5, #16]
 800753a:	b930      	cbnz	r0, 800754a <_svfiprintf_r+0x32>
 800753c:	230c      	movs	r3, #12
 800753e:	603b      	str	r3, [r7, #0]
 8007540:	f04f 30ff 	mov.w	r0, #4294967295
 8007544:	b01d      	add	sp, #116	@ 0x74
 8007546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800754a:	2340      	movs	r3, #64	@ 0x40
 800754c:	616b      	str	r3, [r5, #20]
 800754e:	2300      	movs	r3, #0
 8007550:	9309      	str	r3, [sp, #36]	@ 0x24
 8007552:	2320      	movs	r3, #32
 8007554:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007558:	f8cd 800c 	str.w	r8, [sp, #12]
 800755c:	2330      	movs	r3, #48	@ 0x30
 800755e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80076fc <_svfiprintf_r+0x1e4>
 8007562:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007566:	f04f 0901 	mov.w	r9, #1
 800756a:	4623      	mov	r3, r4
 800756c:	469a      	mov	sl, r3
 800756e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007572:	b10a      	cbz	r2, 8007578 <_svfiprintf_r+0x60>
 8007574:	2a25      	cmp	r2, #37	@ 0x25
 8007576:	d1f9      	bne.n	800756c <_svfiprintf_r+0x54>
 8007578:	ebba 0b04 	subs.w	fp, sl, r4
 800757c:	d00b      	beq.n	8007596 <_svfiprintf_r+0x7e>
 800757e:	465b      	mov	r3, fp
 8007580:	4622      	mov	r2, r4
 8007582:	4629      	mov	r1, r5
 8007584:	4638      	mov	r0, r7
 8007586:	f7ff ff6b 	bl	8007460 <__ssputs_r>
 800758a:	3001      	adds	r0, #1
 800758c:	f000 80a7 	beq.w	80076de <_svfiprintf_r+0x1c6>
 8007590:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007592:	445a      	add	r2, fp
 8007594:	9209      	str	r2, [sp, #36]	@ 0x24
 8007596:	f89a 3000 	ldrb.w	r3, [sl]
 800759a:	2b00      	cmp	r3, #0
 800759c:	f000 809f 	beq.w	80076de <_svfiprintf_r+0x1c6>
 80075a0:	2300      	movs	r3, #0
 80075a2:	f04f 32ff 	mov.w	r2, #4294967295
 80075a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075aa:	f10a 0a01 	add.w	sl, sl, #1
 80075ae:	9304      	str	r3, [sp, #16]
 80075b0:	9307      	str	r3, [sp, #28]
 80075b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80075b8:	4654      	mov	r4, sl
 80075ba:	2205      	movs	r2, #5
 80075bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075c0:	484e      	ldr	r0, [pc, #312]	@ (80076fc <_svfiprintf_r+0x1e4>)
 80075c2:	f7f8 fe2d 	bl	8000220 <memchr>
 80075c6:	9a04      	ldr	r2, [sp, #16]
 80075c8:	b9d8      	cbnz	r0, 8007602 <_svfiprintf_r+0xea>
 80075ca:	06d0      	lsls	r0, r2, #27
 80075cc:	bf44      	itt	mi
 80075ce:	2320      	movmi	r3, #32
 80075d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075d4:	0711      	lsls	r1, r2, #28
 80075d6:	bf44      	itt	mi
 80075d8:	232b      	movmi	r3, #43	@ 0x2b
 80075da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075de:	f89a 3000 	ldrb.w	r3, [sl]
 80075e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80075e4:	d015      	beq.n	8007612 <_svfiprintf_r+0xfa>
 80075e6:	9a07      	ldr	r2, [sp, #28]
 80075e8:	4654      	mov	r4, sl
 80075ea:	2000      	movs	r0, #0
 80075ec:	f04f 0c0a 	mov.w	ip, #10
 80075f0:	4621      	mov	r1, r4
 80075f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075f6:	3b30      	subs	r3, #48	@ 0x30
 80075f8:	2b09      	cmp	r3, #9
 80075fa:	d94b      	bls.n	8007694 <_svfiprintf_r+0x17c>
 80075fc:	b1b0      	cbz	r0, 800762c <_svfiprintf_r+0x114>
 80075fe:	9207      	str	r2, [sp, #28]
 8007600:	e014      	b.n	800762c <_svfiprintf_r+0x114>
 8007602:	eba0 0308 	sub.w	r3, r0, r8
 8007606:	fa09 f303 	lsl.w	r3, r9, r3
 800760a:	4313      	orrs	r3, r2
 800760c:	9304      	str	r3, [sp, #16]
 800760e:	46a2      	mov	sl, r4
 8007610:	e7d2      	b.n	80075b8 <_svfiprintf_r+0xa0>
 8007612:	9b03      	ldr	r3, [sp, #12]
 8007614:	1d19      	adds	r1, r3, #4
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	9103      	str	r1, [sp, #12]
 800761a:	2b00      	cmp	r3, #0
 800761c:	bfbb      	ittet	lt
 800761e:	425b      	neglt	r3, r3
 8007620:	f042 0202 	orrlt.w	r2, r2, #2
 8007624:	9307      	strge	r3, [sp, #28]
 8007626:	9307      	strlt	r3, [sp, #28]
 8007628:	bfb8      	it	lt
 800762a:	9204      	strlt	r2, [sp, #16]
 800762c:	7823      	ldrb	r3, [r4, #0]
 800762e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007630:	d10a      	bne.n	8007648 <_svfiprintf_r+0x130>
 8007632:	7863      	ldrb	r3, [r4, #1]
 8007634:	2b2a      	cmp	r3, #42	@ 0x2a
 8007636:	d132      	bne.n	800769e <_svfiprintf_r+0x186>
 8007638:	9b03      	ldr	r3, [sp, #12]
 800763a:	1d1a      	adds	r2, r3, #4
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	9203      	str	r2, [sp, #12]
 8007640:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007644:	3402      	adds	r4, #2
 8007646:	9305      	str	r3, [sp, #20]
 8007648:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800770c <_svfiprintf_r+0x1f4>
 800764c:	7821      	ldrb	r1, [r4, #0]
 800764e:	2203      	movs	r2, #3
 8007650:	4650      	mov	r0, sl
 8007652:	f7f8 fde5 	bl	8000220 <memchr>
 8007656:	b138      	cbz	r0, 8007668 <_svfiprintf_r+0x150>
 8007658:	9b04      	ldr	r3, [sp, #16]
 800765a:	eba0 000a 	sub.w	r0, r0, sl
 800765e:	2240      	movs	r2, #64	@ 0x40
 8007660:	4082      	lsls	r2, r0
 8007662:	4313      	orrs	r3, r2
 8007664:	3401      	adds	r4, #1
 8007666:	9304      	str	r3, [sp, #16]
 8007668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800766c:	4824      	ldr	r0, [pc, #144]	@ (8007700 <_svfiprintf_r+0x1e8>)
 800766e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007672:	2206      	movs	r2, #6
 8007674:	f7f8 fdd4 	bl	8000220 <memchr>
 8007678:	2800      	cmp	r0, #0
 800767a:	d036      	beq.n	80076ea <_svfiprintf_r+0x1d2>
 800767c:	4b21      	ldr	r3, [pc, #132]	@ (8007704 <_svfiprintf_r+0x1ec>)
 800767e:	bb1b      	cbnz	r3, 80076c8 <_svfiprintf_r+0x1b0>
 8007680:	9b03      	ldr	r3, [sp, #12]
 8007682:	3307      	adds	r3, #7
 8007684:	f023 0307 	bic.w	r3, r3, #7
 8007688:	3308      	adds	r3, #8
 800768a:	9303      	str	r3, [sp, #12]
 800768c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800768e:	4433      	add	r3, r6
 8007690:	9309      	str	r3, [sp, #36]	@ 0x24
 8007692:	e76a      	b.n	800756a <_svfiprintf_r+0x52>
 8007694:	fb0c 3202 	mla	r2, ip, r2, r3
 8007698:	460c      	mov	r4, r1
 800769a:	2001      	movs	r0, #1
 800769c:	e7a8      	b.n	80075f0 <_svfiprintf_r+0xd8>
 800769e:	2300      	movs	r3, #0
 80076a0:	3401      	adds	r4, #1
 80076a2:	9305      	str	r3, [sp, #20]
 80076a4:	4619      	mov	r1, r3
 80076a6:	f04f 0c0a 	mov.w	ip, #10
 80076aa:	4620      	mov	r0, r4
 80076ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076b0:	3a30      	subs	r2, #48	@ 0x30
 80076b2:	2a09      	cmp	r2, #9
 80076b4:	d903      	bls.n	80076be <_svfiprintf_r+0x1a6>
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d0c6      	beq.n	8007648 <_svfiprintf_r+0x130>
 80076ba:	9105      	str	r1, [sp, #20]
 80076bc:	e7c4      	b.n	8007648 <_svfiprintf_r+0x130>
 80076be:	fb0c 2101 	mla	r1, ip, r1, r2
 80076c2:	4604      	mov	r4, r0
 80076c4:	2301      	movs	r3, #1
 80076c6:	e7f0      	b.n	80076aa <_svfiprintf_r+0x192>
 80076c8:	ab03      	add	r3, sp, #12
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	462a      	mov	r2, r5
 80076ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007708 <_svfiprintf_r+0x1f0>)
 80076d0:	a904      	add	r1, sp, #16
 80076d2:	4638      	mov	r0, r7
 80076d4:	f3af 8000 	nop.w
 80076d8:	1c42      	adds	r2, r0, #1
 80076da:	4606      	mov	r6, r0
 80076dc:	d1d6      	bne.n	800768c <_svfiprintf_r+0x174>
 80076de:	89ab      	ldrh	r3, [r5, #12]
 80076e0:	065b      	lsls	r3, r3, #25
 80076e2:	f53f af2d 	bmi.w	8007540 <_svfiprintf_r+0x28>
 80076e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076e8:	e72c      	b.n	8007544 <_svfiprintf_r+0x2c>
 80076ea:	ab03      	add	r3, sp, #12
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	462a      	mov	r2, r5
 80076f0:	4b05      	ldr	r3, [pc, #20]	@ (8007708 <_svfiprintf_r+0x1f0>)
 80076f2:	a904      	add	r1, sp, #16
 80076f4:	4638      	mov	r0, r7
 80076f6:	f000 f879 	bl	80077ec <_printf_i>
 80076fa:	e7ed      	b.n	80076d8 <_svfiprintf_r+0x1c0>
 80076fc:	08007d29 	.word	0x08007d29
 8007700:	08007d33 	.word	0x08007d33
 8007704:	00000000 	.word	0x00000000
 8007708:	08007461 	.word	0x08007461
 800770c:	08007d2f 	.word	0x08007d2f

08007710 <_printf_common>:
 8007710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007714:	4616      	mov	r6, r2
 8007716:	4698      	mov	r8, r3
 8007718:	688a      	ldr	r2, [r1, #8]
 800771a:	690b      	ldr	r3, [r1, #16]
 800771c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007720:	4293      	cmp	r3, r2
 8007722:	bfb8      	it	lt
 8007724:	4613      	movlt	r3, r2
 8007726:	6033      	str	r3, [r6, #0]
 8007728:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800772c:	4607      	mov	r7, r0
 800772e:	460c      	mov	r4, r1
 8007730:	b10a      	cbz	r2, 8007736 <_printf_common+0x26>
 8007732:	3301      	adds	r3, #1
 8007734:	6033      	str	r3, [r6, #0]
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	0699      	lsls	r1, r3, #26
 800773a:	bf42      	ittt	mi
 800773c:	6833      	ldrmi	r3, [r6, #0]
 800773e:	3302      	addmi	r3, #2
 8007740:	6033      	strmi	r3, [r6, #0]
 8007742:	6825      	ldr	r5, [r4, #0]
 8007744:	f015 0506 	ands.w	r5, r5, #6
 8007748:	d106      	bne.n	8007758 <_printf_common+0x48>
 800774a:	f104 0a19 	add.w	sl, r4, #25
 800774e:	68e3      	ldr	r3, [r4, #12]
 8007750:	6832      	ldr	r2, [r6, #0]
 8007752:	1a9b      	subs	r3, r3, r2
 8007754:	42ab      	cmp	r3, r5
 8007756:	dc26      	bgt.n	80077a6 <_printf_common+0x96>
 8007758:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800775c:	6822      	ldr	r2, [r4, #0]
 800775e:	3b00      	subs	r3, #0
 8007760:	bf18      	it	ne
 8007762:	2301      	movne	r3, #1
 8007764:	0692      	lsls	r2, r2, #26
 8007766:	d42b      	bmi.n	80077c0 <_printf_common+0xb0>
 8007768:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800776c:	4641      	mov	r1, r8
 800776e:	4638      	mov	r0, r7
 8007770:	47c8      	blx	r9
 8007772:	3001      	adds	r0, #1
 8007774:	d01e      	beq.n	80077b4 <_printf_common+0xa4>
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	6922      	ldr	r2, [r4, #16]
 800777a:	f003 0306 	and.w	r3, r3, #6
 800777e:	2b04      	cmp	r3, #4
 8007780:	bf02      	ittt	eq
 8007782:	68e5      	ldreq	r5, [r4, #12]
 8007784:	6833      	ldreq	r3, [r6, #0]
 8007786:	1aed      	subeq	r5, r5, r3
 8007788:	68a3      	ldr	r3, [r4, #8]
 800778a:	bf0c      	ite	eq
 800778c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007790:	2500      	movne	r5, #0
 8007792:	4293      	cmp	r3, r2
 8007794:	bfc4      	itt	gt
 8007796:	1a9b      	subgt	r3, r3, r2
 8007798:	18ed      	addgt	r5, r5, r3
 800779a:	2600      	movs	r6, #0
 800779c:	341a      	adds	r4, #26
 800779e:	42b5      	cmp	r5, r6
 80077a0:	d11a      	bne.n	80077d8 <_printf_common+0xc8>
 80077a2:	2000      	movs	r0, #0
 80077a4:	e008      	b.n	80077b8 <_printf_common+0xa8>
 80077a6:	2301      	movs	r3, #1
 80077a8:	4652      	mov	r2, sl
 80077aa:	4641      	mov	r1, r8
 80077ac:	4638      	mov	r0, r7
 80077ae:	47c8      	blx	r9
 80077b0:	3001      	adds	r0, #1
 80077b2:	d103      	bne.n	80077bc <_printf_common+0xac>
 80077b4:	f04f 30ff 	mov.w	r0, #4294967295
 80077b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077bc:	3501      	adds	r5, #1
 80077be:	e7c6      	b.n	800774e <_printf_common+0x3e>
 80077c0:	18e1      	adds	r1, r4, r3
 80077c2:	1c5a      	adds	r2, r3, #1
 80077c4:	2030      	movs	r0, #48	@ 0x30
 80077c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077ca:	4422      	add	r2, r4
 80077cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077d4:	3302      	adds	r3, #2
 80077d6:	e7c7      	b.n	8007768 <_printf_common+0x58>
 80077d8:	2301      	movs	r3, #1
 80077da:	4622      	mov	r2, r4
 80077dc:	4641      	mov	r1, r8
 80077de:	4638      	mov	r0, r7
 80077e0:	47c8      	blx	r9
 80077e2:	3001      	adds	r0, #1
 80077e4:	d0e6      	beq.n	80077b4 <_printf_common+0xa4>
 80077e6:	3601      	adds	r6, #1
 80077e8:	e7d9      	b.n	800779e <_printf_common+0x8e>
	...

080077ec <_printf_i>:
 80077ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077f0:	7e0f      	ldrb	r7, [r1, #24]
 80077f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077f4:	2f78      	cmp	r7, #120	@ 0x78
 80077f6:	4691      	mov	r9, r2
 80077f8:	4680      	mov	r8, r0
 80077fa:	460c      	mov	r4, r1
 80077fc:	469a      	mov	sl, r3
 80077fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007802:	d807      	bhi.n	8007814 <_printf_i+0x28>
 8007804:	2f62      	cmp	r7, #98	@ 0x62
 8007806:	d80a      	bhi.n	800781e <_printf_i+0x32>
 8007808:	2f00      	cmp	r7, #0
 800780a:	f000 80d1 	beq.w	80079b0 <_printf_i+0x1c4>
 800780e:	2f58      	cmp	r7, #88	@ 0x58
 8007810:	f000 80b8 	beq.w	8007984 <_printf_i+0x198>
 8007814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007818:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800781c:	e03a      	b.n	8007894 <_printf_i+0xa8>
 800781e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007822:	2b15      	cmp	r3, #21
 8007824:	d8f6      	bhi.n	8007814 <_printf_i+0x28>
 8007826:	a101      	add	r1, pc, #4	@ (adr r1, 800782c <_printf_i+0x40>)
 8007828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800782c:	08007885 	.word	0x08007885
 8007830:	08007899 	.word	0x08007899
 8007834:	08007815 	.word	0x08007815
 8007838:	08007815 	.word	0x08007815
 800783c:	08007815 	.word	0x08007815
 8007840:	08007815 	.word	0x08007815
 8007844:	08007899 	.word	0x08007899
 8007848:	08007815 	.word	0x08007815
 800784c:	08007815 	.word	0x08007815
 8007850:	08007815 	.word	0x08007815
 8007854:	08007815 	.word	0x08007815
 8007858:	08007997 	.word	0x08007997
 800785c:	080078c3 	.word	0x080078c3
 8007860:	08007951 	.word	0x08007951
 8007864:	08007815 	.word	0x08007815
 8007868:	08007815 	.word	0x08007815
 800786c:	080079b9 	.word	0x080079b9
 8007870:	08007815 	.word	0x08007815
 8007874:	080078c3 	.word	0x080078c3
 8007878:	08007815 	.word	0x08007815
 800787c:	08007815 	.word	0x08007815
 8007880:	08007959 	.word	0x08007959
 8007884:	6833      	ldr	r3, [r6, #0]
 8007886:	1d1a      	adds	r2, r3, #4
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	6032      	str	r2, [r6, #0]
 800788c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007890:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007894:	2301      	movs	r3, #1
 8007896:	e09c      	b.n	80079d2 <_printf_i+0x1e6>
 8007898:	6833      	ldr	r3, [r6, #0]
 800789a:	6820      	ldr	r0, [r4, #0]
 800789c:	1d19      	adds	r1, r3, #4
 800789e:	6031      	str	r1, [r6, #0]
 80078a0:	0606      	lsls	r6, r0, #24
 80078a2:	d501      	bpl.n	80078a8 <_printf_i+0xbc>
 80078a4:	681d      	ldr	r5, [r3, #0]
 80078a6:	e003      	b.n	80078b0 <_printf_i+0xc4>
 80078a8:	0645      	lsls	r5, r0, #25
 80078aa:	d5fb      	bpl.n	80078a4 <_printf_i+0xb8>
 80078ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078b0:	2d00      	cmp	r5, #0
 80078b2:	da03      	bge.n	80078bc <_printf_i+0xd0>
 80078b4:	232d      	movs	r3, #45	@ 0x2d
 80078b6:	426d      	negs	r5, r5
 80078b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078bc:	4858      	ldr	r0, [pc, #352]	@ (8007a20 <_printf_i+0x234>)
 80078be:	230a      	movs	r3, #10
 80078c0:	e011      	b.n	80078e6 <_printf_i+0xfa>
 80078c2:	6821      	ldr	r1, [r4, #0]
 80078c4:	6833      	ldr	r3, [r6, #0]
 80078c6:	0608      	lsls	r0, r1, #24
 80078c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80078cc:	d402      	bmi.n	80078d4 <_printf_i+0xe8>
 80078ce:	0649      	lsls	r1, r1, #25
 80078d0:	bf48      	it	mi
 80078d2:	b2ad      	uxthmi	r5, r5
 80078d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80078d6:	4852      	ldr	r0, [pc, #328]	@ (8007a20 <_printf_i+0x234>)
 80078d8:	6033      	str	r3, [r6, #0]
 80078da:	bf14      	ite	ne
 80078dc:	230a      	movne	r3, #10
 80078de:	2308      	moveq	r3, #8
 80078e0:	2100      	movs	r1, #0
 80078e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078e6:	6866      	ldr	r6, [r4, #4]
 80078e8:	60a6      	str	r6, [r4, #8]
 80078ea:	2e00      	cmp	r6, #0
 80078ec:	db05      	blt.n	80078fa <_printf_i+0x10e>
 80078ee:	6821      	ldr	r1, [r4, #0]
 80078f0:	432e      	orrs	r6, r5
 80078f2:	f021 0104 	bic.w	r1, r1, #4
 80078f6:	6021      	str	r1, [r4, #0]
 80078f8:	d04b      	beq.n	8007992 <_printf_i+0x1a6>
 80078fa:	4616      	mov	r6, r2
 80078fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007900:	fb03 5711 	mls	r7, r3, r1, r5
 8007904:	5dc7      	ldrb	r7, [r0, r7]
 8007906:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800790a:	462f      	mov	r7, r5
 800790c:	42bb      	cmp	r3, r7
 800790e:	460d      	mov	r5, r1
 8007910:	d9f4      	bls.n	80078fc <_printf_i+0x110>
 8007912:	2b08      	cmp	r3, #8
 8007914:	d10b      	bne.n	800792e <_printf_i+0x142>
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	07df      	lsls	r7, r3, #31
 800791a:	d508      	bpl.n	800792e <_printf_i+0x142>
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	6861      	ldr	r1, [r4, #4]
 8007920:	4299      	cmp	r1, r3
 8007922:	bfde      	ittt	le
 8007924:	2330      	movle	r3, #48	@ 0x30
 8007926:	f806 3c01 	strble.w	r3, [r6, #-1]
 800792a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800792e:	1b92      	subs	r2, r2, r6
 8007930:	6122      	str	r2, [r4, #16]
 8007932:	f8cd a000 	str.w	sl, [sp]
 8007936:	464b      	mov	r3, r9
 8007938:	aa03      	add	r2, sp, #12
 800793a:	4621      	mov	r1, r4
 800793c:	4640      	mov	r0, r8
 800793e:	f7ff fee7 	bl	8007710 <_printf_common>
 8007942:	3001      	adds	r0, #1
 8007944:	d14a      	bne.n	80079dc <_printf_i+0x1f0>
 8007946:	f04f 30ff 	mov.w	r0, #4294967295
 800794a:	b004      	add	sp, #16
 800794c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007950:	6823      	ldr	r3, [r4, #0]
 8007952:	f043 0320 	orr.w	r3, r3, #32
 8007956:	6023      	str	r3, [r4, #0]
 8007958:	4832      	ldr	r0, [pc, #200]	@ (8007a24 <_printf_i+0x238>)
 800795a:	2778      	movs	r7, #120	@ 0x78
 800795c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007960:	6823      	ldr	r3, [r4, #0]
 8007962:	6831      	ldr	r1, [r6, #0]
 8007964:	061f      	lsls	r7, r3, #24
 8007966:	f851 5b04 	ldr.w	r5, [r1], #4
 800796a:	d402      	bmi.n	8007972 <_printf_i+0x186>
 800796c:	065f      	lsls	r7, r3, #25
 800796e:	bf48      	it	mi
 8007970:	b2ad      	uxthmi	r5, r5
 8007972:	6031      	str	r1, [r6, #0]
 8007974:	07d9      	lsls	r1, r3, #31
 8007976:	bf44      	itt	mi
 8007978:	f043 0320 	orrmi.w	r3, r3, #32
 800797c:	6023      	strmi	r3, [r4, #0]
 800797e:	b11d      	cbz	r5, 8007988 <_printf_i+0x19c>
 8007980:	2310      	movs	r3, #16
 8007982:	e7ad      	b.n	80078e0 <_printf_i+0xf4>
 8007984:	4826      	ldr	r0, [pc, #152]	@ (8007a20 <_printf_i+0x234>)
 8007986:	e7e9      	b.n	800795c <_printf_i+0x170>
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	f023 0320 	bic.w	r3, r3, #32
 800798e:	6023      	str	r3, [r4, #0]
 8007990:	e7f6      	b.n	8007980 <_printf_i+0x194>
 8007992:	4616      	mov	r6, r2
 8007994:	e7bd      	b.n	8007912 <_printf_i+0x126>
 8007996:	6833      	ldr	r3, [r6, #0]
 8007998:	6825      	ldr	r5, [r4, #0]
 800799a:	6961      	ldr	r1, [r4, #20]
 800799c:	1d18      	adds	r0, r3, #4
 800799e:	6030      	str	r0, [r6, #0]
 80079a0:	062e      	lsls	r6, r5, #24
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	d501      	bpl.n	80079aa <_printf_i+0x1be>
 80079a6:	6019      	str	r1, [r3, #0]
 80079a8:	e002      	b.n	80079b0 <_printf_i+0x1c4>
 80079aa:	0668      	lsls	r0, r5, #25
 80079ac:	d5fb      	bpl.n	80079a6 <_printf_i+0x1ba>
 80079ae:	8019      	strh	r1, [r3, #0]
 80079b0:	2300      	movs	r3, #0
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	4616      	mov	r6, r2
 80079b6:	e7bc      	b.n	8007932 <_printf_i+0x146>
 80079b8:	6833      	ldr	r3, [r6, #0]
 80079ba:	1d1a      	adds	r2, r3, #4
 80079bc:	6032      	str	r2, [r6, #0]
 80079be:	681e      	ldr	r6, [r3, #0]
 80079c0:	6862      	ldr	r2, [r4, #4]
 80079c2:	2100      	movs	r1, #0
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7f8 fc2b 	bl	8000220 <memchr>
 80079ca:	b108      	cbz	r0, 80079d0 <_printf_i+0x1e4>
 80079cc:	1b80      	subs	r0, r0, r6
 80079ce:	6060      	str	r0, [r4, #4]
 80079d0:	6863      	ldr	r3, [r4, #4]
 80079d2:	6123      	str	r3, [r4, #16]
 80079d4:	2300      	movs	r3, #0
 80079d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079da:	e7aa      	b.n	8007932 <_printf_i+0x146>
 80079dc:	6923      	ldr	r3, [r4, #16]
 80079de:	4632      	mov	r2, r6
 80079e0:	4649      	mov	r1, r9
 80079e2:	4640      	mov	r0, r8
 80079e4:	47d0      	blx	sl
 80079e6:	3001      	adds	r0, #1
 80079e8:	d0ad      	beq.n	8007946 <_printf_i+0x15a>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	079b      	lsls	r3, r3, #30
 80079ee:	d413      	bmi.n	8007a18 <_printf_i+0x22c>
 80079f0:	68e0      	ldr	r0, [r4, #12]
 80079f2:	9b03      	ldr	r3, [sp, #12]
 80079f4:	4298      	cmp	r0, r3
 80079f6:	bfb8      	it	lt
 80079f8:	4618      	movlt	r0, r3
 80079fa:	e7a6      	b.n	800794a <_printf_i+0x15e>
 80079fc:	2301      	movs	r3, #1
 80079fe:	4632      	mov	r2, r6
 8007a00:	4649      	mov	r1, r9
 8007a02:	4640      	mov	r0, r8
 8007a04:	47d0      	blx	sl
 8007a06:	3001      	adds	r0, #1
 8007a08:	d09d      	beq.n	8007946 <_printf_i+0x15a>
 8007a0a:	3501      	adds	r5, #1
 8007a0c:	68e3      	ldr	r3, [r4, #12]
 8007a0e:	9903      	ldr	r1, [sp, #12]
 8007a10:	1a5b      	subs	r3, r3, r1
 8007a12:	42ab      	cmp	r3, r5
 8007a14:	dcf2      	bgt.n	80079fc <_printf_i+0x210>
 8007a16:	e7eb      	b.n	80079f0 <_printf_i+0x204>
 8007a18:	2500      	movs	r5, #0
 8007a1a:	f104 0619 	add.w	r6, r4, #25
 8007a1e:	e7f5      	b.n	8007a0c <_printf_i+0x220>
 8007a20:	08007d3a 	.word	0x08007d3a
 8007a24:	08007d4b 	.word	0x08007d4b

08007a28 <memmove>:
 8007a28:	4288      	cmp	r0, r1
 8007a2a:	b510      	push	{r4, lr}
 8007a2c:	eb01 0402 	add.w	r4, r1, r2
 8007a30:	d902      	bls.n	8007a38 <memmove+0x10>
 8007a32:	4284      	cmp	r4, r0
 8007a34:	4623      	mov	r3, r4
 8007a36:	d807      	bhi.n	8007a48 <memmove+0x20>
 8007a38:	1e43      	subs	r3, r0, #1
 8007a3a:	42a1      	cmp	r1, r4
 8007a3c:	d008      	beq.n	8007a50 <memmove+0x28>
 8007a3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a46:	e7f8      	b.n	8007a3a <memmove+0x12>
 8007a48:	4402      	add	r2, r0
 8007a4a:	4601      	mov	r1, r0
 8007a4c:	428a      	cmp	r2, r1
 8007a4e:	d100      	bne.n	8007a52 <memmove+0x2a>
 8007a50:	bd10      	pop	{r4, pc}
 8007a52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a5a:	e7f7      	b.n	8007a4c <memmove+0x24>

08007a5c <_sbrk_r>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	4d06      	ldr	r5, [pc, #24]	@ (8007a78 <_sbrk_r+0x1c>)
 8007a60:	2300      	movs	r3, #0
 8007a62:	4604      	mov	r4, r0
 8007a64:	4608      	mov	r0, r1
 8007a66:	602b      	str	r3, [r5, #0]
 8007a68:	f7fb f80a 	bl	8002a80 <_sbrk>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	d102      	bne.n	8007a76 <_sbrk_r+0x1a>
 8007a70:	682b      	ldr	r3, [r5, #0]
 8007a72:	b103      	cbz	r3, 8007a76 <_sbrk_r+0x1a>
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	bd38      	pop	{r3, r4, r5, pc}
 8007a78:	20001b58 	.word	0x20001b58

08007a7c <_realloc_r>:
 8007a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a80:	4607      	mov	r7, r0
 8007a82:	4614      	mov	r4, r2
 8007a84:	460d      	mov	r5, r1
 8007a86:	b921      	cbnz	r1, 8007a92 <_realloc_r+0x16>
 8007a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8c:	4611      	mov	r1, r2
 8007a8e:	f7ff bc5b 	b.w	8007348 <_malloc_r>
 8007a92:	b92a      	cbnz	r2, 8007aa0 <_realloc_r+0x24>
 8007a94:	f7ff fbec 	bl	8007270 <_free_r>
 8007a98:	4625      	mov	r5, r4
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aa0:	f000 f81a 	bl	8007ad8 <_malloc_usable_size_r>
 8007aa4:	4284      	cmp	r4, r0
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	d802      	bhi.n	8007ab0 <_realloc_r+0x34>
 8007aaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007aae:	d8f4      	bhi.n	8007a9a <_realloc_r+0x1e>
 8007ab0:	4621      	mov	r1, r4
 8007ab2:	4638      	mov	r0, r7
 8007ab4:	f7ff fc48 	bl	8007348 <_malloc_r>
 8007ab8:	4680      	mov	r8, r0
 8007aba:	b908      	cbnz	r0, 8007ac0 <_realloc_r+0x44>
 8007abc:	4645      	mov	r5, r8
 8007abe:	e7ec      	b.n	8007a9a <_realloc_r+0x1e>
 8007ac0:	42b4      	cmp	r4, r6
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	bf28      	it	cs
 8007ac8:	4632      	movcs	r2, r6
 8007aca:	f7ff fbc3 	bl	8007254 <memcpy>
 8007ace:	4629      	mov	r1, r5
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	f7ff fbcd 	bl	8007270 <_free_r>
 8007ad6:	e7f1      	b.n	8007abc <_realloc_r+0x40>

08007ad8 <_malloc_usable_size_r>:
 8007ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007adc:	1f18      	subs	r0, r3, #4
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	bfbc      	itt	lt
 8007ae2:	580b      	ldrlt	r3, [r1, r0]
 8007ae4:	18c0      	addlt	r0, r0, r3
 8007ae6:	4770      	bx	lr

08007ae8 <_init>:
 8007ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aea:	bf00      	nop
 8007aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aee:	bc08      	pop	{r3}
 8007af0:	469e      	mov	lr, r3
 8007af2:	4770      	bx	lr

08007af4 <_fini>:
 8007af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af6:	bf00      	nop
 8007af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007afa:	bc08      	pop	{r3}
 8007afc:	469e      	mov	lr, r3
 8007afe:	4770      	bx	lr
