[N
35
7
6 RS4_EN
12
13 CPU_BOOT_ADDR
32
19 PMP_MIN_GRANULARITY
29
13 FAST_SHIFT_EN
4
6 RST_EN
9
15 neorv32_cpu_rtl
26
25 CPU_EXTENSION_RISCV_Sdext
13
19 CPU_DEBUG_PARK_ADDR
33
12 HPM_NUM_CNTS
2
19 neorv32_cpu_regfile
25
25 CPU_EXTENSION_RISCV_Zxcfu
28
11 FAST_MUL_EN
27
26 CPU_EXTENSION_RISCV_Sdtrig
24
25 CPU_EXTENSION_RISCV_Zmmul
6
6 RS3_EN
8
11 neorv32_cpu
15
21 CPU_EXTENSION_RISCV_A
16
21 CPU_EXTENSION_RISCV_B
17
21 CPU_EXTENSION_RISCV_C
18
21 CPU_EXTENSION_RISCV_E
19
21 CPU_EXTENSION_RISCV_M
30
14 REGFILE_HW_RST
5
6 RVE_EN
20
21 CPU_EXTENSION_RISCV_U
34
13 HPM_CNT_WIDTH
31
15 PMP_NUM_REGIONS
22
26 CPU_EXTENSION_RISCV_Zicntr
23
25 CPU_EXTENSION_RISCV_Zihpm
11
9 VENDOR_ID
35
13 MEM_INT_IV_EN
21
25 CPU_EXTENSION_RISCV_Zfinx
14
18 CPU_DEBUG_EXC_ADDR
1
93 /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/libraries/neorv32
10
7 HART_ID
3
23 neorv32_cpu_regfile_rtl
]
[G
1
8
9
1
25
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
34
0
0
40
0
0 0
0
0
]
[G
1
8
9
1
24
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
13
0
0
0
0
32 0
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
2
2
2
3
2
2
2
0
0
]
[G
1
8
9
1
10
0
0
0
0
32 1
2
0
0
]
[G
1
8
9
1
12
0
0
0
0
32 0
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
]
[G
1
2
3
1
6
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
22
0
0
1
0
0 0
0
0
]
[G
1
8
9
1
20
0
0
0
0
0 0
0
0
]
[G
1
8
9
1
15
0
0
1
0
0 0
0
0
]
[G
1
8
9
1
16
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
17
1
0
1
0
0 0
0
0
]
[G
1
8
9
1
18
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
28
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
27
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
19
1
0
1
0
0 0
0
0
]
[G
1
8
9
1
31
1
0
5
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
14
0
0
0
0
32 0
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
0
0
]
[G
1
8
9
1
30
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
33
1
0
12
0
0 0
0
0
]
[G
1
2
3
1
7
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
23
1
0
1
0
0 0
0
0
]
[G
1
8
9
1
29
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
11
0
0
0
0
32 1
2
0
0
]
[G
1
8
9
1
21
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
26
1
0
0
0
0 0
0
0
]
[G
1
8
9
1
35
1
0
1
0
0 0
0
0
]
[G
1
8
9
1
32
1
0
4
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
0
0
0 0
0
0
]
