
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a3c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000be8  08000bf0  00010bf0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000be8  08000be8  00010bf0  2**0
                  CONTENTS
  4 .ARM          00000000  08000be8  08000be8  00010bf0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000be8  08000bf0  00010bf0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000be8  08000be8  00010be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000bec  08000bec  00010bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010bf0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010bf0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010bf0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012a3  00000000  00000000  00010c1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000034c  00000000  00000000  00011ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00012210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000b8  00000000  00000000  000122d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000c36  00000000  00000000  00012390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000095c  00000000  00000000  00012fc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00013922  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000288  00000000  00000000  00013978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000bd0 	.word	0x08000bd0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	08000bd0 	.word	0x08000bd0

080001ec <GPIO_PeriClockControl>:
 * 
 * @return              none
 * 
 * @note                none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	460b      	mov	r3, r1
 80001f6:	70fb      	strb	r3, [r7, #3]
    // If enabled,
    if (EnorDi == ENABLE) {
 80001f8:	78fb      	ldrb	r3, [r7, #3]
 80001fa:	2b01      	cmp	r3, #1
 80001fc:	f040 8095 	bne.w	800032a <GPIO_PeriClockControl+0x13e>
        // Check which GPIO and enable
        switch ((unsigned long int) pGPIOx) {
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4a94      	ldr	r2, [pc, #592]	; (8000454 <GPIO_PeriClockControl+0x268>)
 8000204:	4293      	cmp	r3, r2
 8000206:	f000 8089 	beq.w	800031c <GPIO_PeriClockControl+0x130>
 800020a:	4a92      	ldr	r2, [pc, #584]	; (8000454 <GPIO_PeriClockControl+0x268>)
 800020c:	4293      	cmp	r3, r2
 800020e:	f200 8119 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 8000212:	4a91      	ldr	r2, [pc, #580]	; (8000458 <GPIO_PeriClockControl+0x26c>)
 8000214:	4293      	cmp	r3, r2
 8000216:	d07a      	beq.n	800030e <GPIO_PeriClockControl+0x122>
 8000218:	4a8f      	ldr	r2, [pc, #572]	; (8000458 <GPIO_PeriClockControl+0x26c>)
 800021a:	4293      	cmp	r3, r2
 800021c:	f200 8112 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 8000220:	4a8e      	ldr	r2, [pc, #568]	; (800045c <GPIO_PeriClockControl+0x270>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d06c      	beq.n	8000300 <GPIO_PeriClockControl+0x114>
 8000226:	4a8d      	ldr	r2, [pc, #564]	; (800045c <GPIO_PeriClockControl+0x270>)
 8000228:	4293      	cmp	r3, r2
 800022a:	f200 810b 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 800022e:	4a8c      	ldr	r2, [pc, #560]	; (8000460 <GPIO_PeriClockControl+0x274>)
 8000230:	4293      	cmp	r3, r2
 8000232:	d05e      	beq.n	80002f2 <GPIO_PeriClockControl+0x106>
 8000234:	4a8a      	ldr	r2, [pc, #552]	; (8000460 <GPIO_PeriClockControl+0x274>)
 8000236:	4293      	cmp	r3, r2
 8000238:	f200 8104 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 800023c:	4a89      	ldr	r2, [pc, #548]	; (8000464 <GPIO_PeriClockControl+0x278>)
 800023e:	4293      	cmp	r3, r2
 8000240:	d050      	beq.n	80002e4 <GPIO_PeriClockControl+0xf8>
 8000242:	4a88      	ldr	r2, [pc, #544]	; (8000464 <GPIO_PeriClockControl+0x278>)
 8000244:	4293      	cmp	r3, r2
 8000246:	f200 80fd 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 800024a:	4a87      	ldr	r2, [pc, #540]	; (8000468 <GPIO_PeriClockControl+0x27c>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d042      	beq.n	80002d6 <GPIO_PeriClockControl+0xea>
 8000250:	4a85      	ldr	r2, [pc, #532]	; (8000468 <GPIO_PeriClockControl+0x27c>)
 8000252:	4293      	cmp	r3, r2
 8000254:	f200 80f6 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 8000258:	4a84      	ldr	r2, [pc, #528]	; (800046c <GPIO_PeriClockControl+0x280>)
 800025a:	4293      	cmp	r3, r2
 800025c:	d034      	beq.n	80002c8 <GPIO_PeriClockControl+0xdc>
 800025e:	4a83      	ldr	r2, [pc, #524]	; (800046c <GPIO_PeriClockControl+0x280>)
 8000260:	4293      	cmp	r3, r2
 8000262:	f200 80ef 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 8000266:	4a82      	ldr	r2, [pc, #520]	; (8000470 <GPIO_PeriClockControl+0x284>)
 8000268:	4293      	cmp	r3, r2
 800026a:	d026      	beq.n	80002ba <GPIO_PeriClockControl+0xce>
 800026c:	4a80      	ldr	r2, [pc, #512]	; (8000470 <GPIO_PeriClockControl+0x284>)
 800026e:	4293      	cmp	r3, r2
 8000270:	f200 80e8 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 8000274:	4a7f      	ldr	r2, [pc, #508]	; (8000474 <GPIO_PeriClockControl+0x288>)
 8000276:	4293      	cmp	r3, r2
 8000278:	d018      	beq.n	80002ac <GPIO_PeriClockControl+0xc0>
 800027a:	4a7e      	ldr	r2, [pc, #504]	; (8000474 <GPIO_PeriClockControl+0x288>)
 800027c:	4293      	cmp	r3, r2
 800027e:	f200 80e1 	bhi.w	8000444 <GPIO_PeriClockControl+0x258>
 8000282:	4a7d      	ldr	r2, [pc, #500]	; (8000478 <GPIO_PeriClockControl+0x28c>)
 8000284:	4293      	cmp	r3, r2
 8000286:	d003      	beq.n	8000290 <GPIO_PeriClockControl+0xa4>
 8000288:	4a7c      	ldr	r2, [pc, #496]	; (800047c <GPIO_PeriClockControl+0x290>)
 800028a:	4293      	cmp	r3, r2
 800028c:	d007      	beq.n	800029e <GPIO_PeriClockControl+0xb2>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_EN() ;       break ;
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_EN() ;       break ;
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_EN() ;       break ;
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_EN() ;       break ;
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_EN() ;       break ;
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 800028e:	e0d9      	b.n	8000444 <GPIO_PeriClockControl+0x258>
                case GPIOA_BASE_ADDR:       GPIOA_PCLK_EN() ;       break ;
 8000290:	4b7b      	ldr	r3, [pc, #492]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000294:	4a7a      	ldr	r2, [pc, #488]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000296:	f043 0301 	orr.w	r3, r3, #1
 800029a:	6313      	str	r3, [r2, #48]	; 0x30
 800029c:	e0d5      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOB_BASE_ADDR:       GPIOB_PCLK_EN() ;       break ;
 800029e:	4b78      	ldr	r3, [pc, #480]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a2:	4a77      	ldr	r2, [pc, #476]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002a4:	f043 0302 	orr.w	r3, r3, #2
 80002a8:	6313      	str	r3, [r2, #48]	; 0x30
 80002aa:	e0ce      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOC_BASE_ADDR:       GPIOC_PCLK_EN() ;       break ;
 80002ac:	4b74      	ldr	r3, [pc, #464]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b0:	4a73      	ldr	r2, [pc, #460]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002b2:	f043 0304 	orr.w	r3, r3, #4
 80002b6:	6313      	str	r3, [r2, #48]	; 0x30
 80002b8:	e0c7      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOD_BASE_ADDR:       GPIOD_PCLK_EN() ;       break ;
 80002ba:	4b71      	ldr	r3, [pc, #452]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002be:	4a70      	ldr	r2, [pc, #448]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002c0:	f043 0308 	orr.w	r3, r3, #8
 80002c4:	6313      	str	r3, [r2, #48]	; 0x30
 80002c6:	e0c0      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOE_BASE_ADDR:       GPIOE_PCLK_EN() ;       break ;
 80002c8:	4b6d      	ldr	r3, [pc, #436]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002cc:	4a6c      	ldr	r2, [pc, #432]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002ce:	f043 0310 	orr.w	r3, r3, #16
 80002d2:	6313      	str	r3, [r2, #48]	; 0x30
 80002d4:	e0b9      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOF_BASE_ADDR:       GPIOF_PCLK_EN() ;       break ;
 80002d6:	4b6a      	ldr	r3, [pc, #424]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002da:	4a69      	ldr	r2, [pc, #420]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002dc:	f043 0320 	orr.w	r3, r3, #32
 80002e0:	6313      	str	r3, [r2, #48]	; 0x30
 80002e2:	e0b2      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_EN() ;       break ;
 80002e4:	4b66      	ldr	r3, [pc, #408]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002e8:	4a65      	ldr	r2, [pc, #404]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002ee:	6313      	str	r3, [r2, #48]	; 0x30
 80002f0:	e0ab      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_EN() ;       break ;
 80002f2:	4b63      	ldr	r3, [pc, #396]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002f6:	4a62      	ldr	r2, [pc, #392]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80002f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002fc:	6313      	str	r3, [r2, #48]	; 0x30
 80002fe:	e0a4      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_EN() ;       break ;
 8000300:	4b5f      	ldr	r3, [pc, #380]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000304:	4a5e      	ldr	r2, [pc, #376]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800030a:	6313      	str	r3, [r2, #48]	; 0x30
 800030c:	e09d      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_EN() ;       break ;
 800030e:	4b5c      	ldr	r3, [pc, #368]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000312:	4a5b      	ldr	r2, [pc, #364]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000314:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000318:	6313      	str	r3, [r2, #48]	; 0x30
 800031a:	e096      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_EN() ;       break ;
 800031c:	4b58      	ldr	r3, [pc, #352]	; (8000480 <GPIO_PeriClockControl+0x294>)
 800031e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000320:	4a57      	ldr	r2, [pc, #348]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000326:	6313      	str	r3, [r2, #48]	; 0x30
 8000328:	e08f      	b.n	800044a <GPIO_PeriClockControl+0x25e>
        }
    }
    else {
        // Disable the GPIO otherwise
        switch ((unsigned long int) pGPIOx) {
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a49      	ldr	r2, [pc, #292]	; (8000454 <GPIO_PeriClockControl+0x268>)
 800032e:	4293      	cmp	r3, r2
 8000330:	f000 8081 	beq.w	8000436 <GPIO_PeriClockControl+0x24a>
 8000334:	4a47      	ldr	r2, [pc, #284]	; (8000454 <GPIO_PeriClockControl+0x268>)
 8000336:	4293      	cmp	r3, r2
 8000338:	f200 8086 	bhi.w	8000448 <GPIO_PeriClockControl+0x25c>
 800033c:	4a46      	ldr	r2, [pc, #280]	; (8000458 <GPIO_PeriClockControl+0x26c>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d072      	beq.n	8000428 <GPIO_PeriClockControl+0x23c>
 8000342:	4a45      	ldr	r2, [pc, #276]	; (8000458 <GPIO_PeriClockControl+0x26c>)
 8000344:	4293      	cmp	r3, r2
 8000346:	d87f      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 8000348:	4a44      	ldr	r2, [pc, #272]	; (800045c <GPIO_PeriClockControl+0x270>)
 800034a:	4293      	cmp	r3, r2
 800034c:	d065      	beq.n	800041a <GPIO_PeriClockControl+0x22e>
 800034e:	4a43      	ldr	r2, [pc, #268]	; (800045c <GPIO_PeriClockControl+0x270>)
 8000350:	4293      	cmp	r3, r2
 8000352:	d879      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 8000354:	4a42      	ldr	r2, [pc, #264]	; (8000460 <GPIO_PeriClockControl+0x274>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d058      	beq.n	800040c <GPIO_PeriClockControl+0x220>
 800035a:	4a41      	ldr	r2, [pc, #260]	; (8000460 <GPIO_PeriClockControl+0x274>)
 800035c:	4293      	cmp	r3, r2
 800035e:	d873      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 8000360:	4a40      	ldr	r2, [pc, #256]	; (8000464 <GPIO_PeriClockControl+0x278>)
 8000362:	4293      	cmp	r3, r2
 8000364:	d04b      	beq.n	80003fe <GPIO_PeriClockControl+0x212>
 8000366:	4a3f      	ldr	r2, [pc, #252]	; (8000464 <GPIO_PeriClockControl+0x278>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d86d      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 800036c:	4a3e      	ldr	r2, [pc, #248]	; (8000468 <GPIO_PeriClockControl+0x27c>)
 800036e:	4293      	cmp	r3, r2
 8000370:	d03e      	beq.n	80003f0 <GPIO_PeriClockControl+0x204>
 8000372:	4a3d      	ldr	r2, [pc, #244]	; (8000468 <GPIO_PeriClockControl+0x27c>)
 8000374:	4293      	cmp	r3, r2
 8000376:	d867      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 8000378:	4a3c      	ldr	r2, [pc, #240]	; (800046c <GPIO_PeriClockControl+0x280>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d031      	beq.n	80003e2 <GPIO_PeriClockControl+0x1f6>
 800037e:	4a3b      	ldr	r2, [pc, #236]	; (800046c <GPIO_PeriClockControl+0x280>)
 8000380:	4293      	cmp	r3, r2
 8000382:	d861      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 8000384:	4a3a      	ldr	r2, [pc, #232]	; (8000470 <GPIO_PeriClockControl+0x284>)
 8000386:	4293      	cmp	r3, r2
 8000388:	d024      	beq.n	80003d4 <GPIO_PeriClockControl+0x1e8>
 800038a:	4a39      	ldr	r2, [pc, #228]	; (8000470 <GPIO_PeriClockControl+0x284>)
 800038c:	4293      	cmp	r3, r2
 800038e:	d85b      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 8000390:	4a38      	ldr	r2, [pc, #224]	; (8000474 <GPIO_PeriClockControl+0x288>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d017      	beq.n	80003c6 <GPIO_PeriClockControl+0x1da>
 8000396:	4a37      	ldr	r2, [pc, #220]	; (8000474 <GPIO_PeriClockControl+0x288>)
 8000398:	4293      	cmp	r3, r2
 800039a:	d855      	bhi.n	8000448 <GPIO_PeriClockControl+0x25c>
 800039c:	4a36      	ldr	r2, [pc, #216]	; (8000478 <GPIO_PeriClockControl+0x28c>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d003      	beq.n	80003aa <GPIO_PeriClockControl+0x1be>
 80003a2:	4a36      	ldr	r2, [pc, #216]	; (800047c <GPIO_PeriClockControl+0x290>)
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d007      	beq.n	80003b8 <GPIO_PeriClockControl+0x1cc>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_DI() ;       break ;
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_DI() ;       break ;
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_DI() ;       break ;
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_DI() ;       break ;
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_DI() ;       break ;
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 80003a8:	e04e      	b.n	8000448 <GPIO_PeriClockControl+0x25c>
                case GPIOA_BASE_ADDR:       GPIOA_PCLK_DI() ;       break ;
 80003aa:	4b35      	ldr	r3, [pc, #212]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ae:	4a34      	ldr	r2, [pc, #208]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003b0:	f023 0301 	bic.w	r3, r3, #1
 80003b4:	6313      	str	r3, [r2, #48]	; 0x30
 80003b6:	e048      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOB_BASE_ADDR:       GPIOB_PCLK_DI() ;       break ;
 80003b8:	4b31      	ldr	r3, [pc, #196]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003bc:	4a30      	ldr	r2, [pc, #192]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003be:	f023 0302 	bic.w	r3, r3, #2
 80003c2:	6313      	str	r3, [r2, #48]	; 0x30
 80003c4:	e041      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOC_BASE_ADDR:       GPIOC_PCLK_DI() ;       break ;
 80003c6:	4b2e      	ldr	r3, [pc, #184]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ca:	4a2d      	ldr	r2, [pc, #180]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003cc:	f023 0304 	bic.w	r3, r3, #4
 80003d0:	6313      	str	r3, [r2, #48]	; 0x30
 80003d2:	e03a      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOD_BASE_ADDR:       GPIOD_PCLK_DI() ;       break ;
 80003d4:	4b2a      	ldr	r3, [pc, #168]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d8:	4a29      	ldr	r2, [pc, #164]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003da:	f023 0308 	bic.w	r3, r3, #8
 80003de:	6313      	str	r3, [r2, #48]	; 0x30
 80003e0:	e033      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOE_BASE_ADDR:       GPIOE_PCLK_DI() ;       break ;
 80003e2:	4b27      	ldr	r3, [pc, #156]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e6:	4a26      	ldr	r2, [pc, #152]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003e8:	f023 0310 	bic.w	r3, r3, #16
 80003ec:	6313      	str	r3, [r2, #48]	; 0x30
 80003ee:	e02c      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOF_BASE_ADDR:       GPIOF_PCLK_DI() ;       break ;
 80003f0:	4b23      	ldr	r3, [pc, #140]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f4:	4a22      	ldr	r2, [pc, #136]	; (8000480 <GPIO_PeriClockControl+0x294>)
 80003f6:	f023 0320 	bic.w	r3, r3, #32
 80003fa:	6313      	str	r3, [r2, #48]	; 0x30
 80003fc:	e025      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_DI() ;       break ;
 80003fe:	4b20      	ldr	r3, [pc, #128]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000402:	4a1f      	ldr	r2, [pc, #124]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000404:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000408:	6313      	str	r3, [r2, #48]	; 0x30
 800040a:	e01e      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_DI() ;       break ;
 800040c:	4b1c      	ldr	r3, [pc, #112]	; (8000480 <GPIO_PeriClockControl+0x294>)
 800040e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000410:	4a1b      	ldr	r2, [pc, #108]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000416:	6313      	str	r3, [r2, #48]	; 0x30
 8000418:	e017      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_DI() ;       break ;
 800041a:	4b19      	ldr	r3, [pc, #100]	; (8000480 <GPIO_PeriClockControl+0x294>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	4a18      	ldr	r2, [pc, #96]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000424:	6313      	str	r3, [r2, #48]	; 0x30
 8000426:	e010      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_DI() ;       break ;
 8000428:	4b15      	ldr	r3, [pc, #84]	; (8000480 <GPIO_PeriClockControl+0x294>)
 800042a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042c:	4a14      	ldr	r2, [pc, #80]	; (8000480 <GPIO_PeriClockControl+0x294>)
 800042e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000432:	6313      	str	r3, [r2, #48]	; 0x30
 8000434:	e009      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_DI() ;       break ;
 8000436:	4b12      	ldr	r3, [pc, #72]	; (8000480 <GPIO_PeriClockControl+0x294>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800043a:	4a11      	ldr	r2, [pc, #68]	; (8000480 <GPIO_PeriClockControl+0x294>)
 800043c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000440:	6313      	str	r3, [r2, #48]	; 0x30
 8000442:	e002      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000444:	bf00      	nop
 8000446:	e000      	b.n	800044a <GPIO_PeriClockControl+0x25e>
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000448:	bf00      	nop
        }
    }
}
 800044a:	370c      	adds	r7, #12
 800044c:	46bd      	mov	sp, r7
 800044e:	bc80      	pop	{r7}
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40022800 	.word	0x40022800
 8000458:	40022400 	.word	0x40022400
 800045c:	40022000 	.word	0x40022000
 8000460:	40021c00 	.word	0x40021c00
 8000464:	40021800 	.word	0x40021800
 8000468:	40021400 	.word	0x40021400
 800046c:	40021000 	.word	0x40021000
 8000470:	40020c00 	.word	0x40020c00
 8000474:	40020800 	.word	0x40020800
 8000478:	40020000 	.word	0x40020000
 800047c:	40020400 	.word	0x40020400
 8000480:	40023800 	.word	0x40023800

08000484 <GPIO_Init>:
 *                                          by that amount. This gives us a left shift of 8, landing us
 *                                          on bit 8 of the high reg, which is the lsb of pin 10's four
 *                                          bit fields!
 *                                      
 */
void GPIO_Init(GPIO_Handle_t *pGPIO_Handle) {
 8000484:	b480      	push	{r7}
 8000486:	b087      	sub	sp, #28
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
    // 1. Configure the mode of GPIO pin
    uint32_t temp = 0 ;                                                                                             // Temporary register
 800048c:	2300      	movs	r3, #0
 800048e:	617b      	str	r3, [r7, #20]
    if (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	795b      	ldrb	r3, [r3, #5]
 8000494:	2b03      	cmp	r3, #3
 8000496:	d820      	bhi.n	80004da <GPIO_Init+0x56>
        // The non-interrupt mode
        temp = (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	795b      	ldrb	r3, [r3, #5]
 800049c:	461a      	mov	r2, r3
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	791b      	ldrb	r3, [r3, #4]
 80004a2:	005b      	lsls	r3, r3, #1
 80004a4:	fa02 f303 	lsl.w	r3, r2, r3
 80004a8:	617b      	str	r3, [r7, #20]
        pGPIO_Handle->pGPIOx->MODER &= ~(0x3 << 2 * (pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;                      // Clear 2 bit fields
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	681a      	ldr	r2, [r3, #0]
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	791b      	ldrb	r3, [r3, #4]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2103      	movs	r1, #3
 80004b8:	fa01 f303 	lsl.w	r3, r1, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	4619      	mov	r1, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	400a      	ands	r2, r1
 80004c6:	601a      	str	r2, [r3, #0]
        pGPIO_Handle->pGPIOx->MODER |= temp ;                                                                       // Set
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	6819      	ldr	r1, [r3, #0]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	697a      	ldr	r2, [r7, #20]
 80004d4:	430a      	orrs	r2, r1
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	e0f1      	b.n	80006be <GPIO_Init+0x23a>
    }
    else {
        // Interrupt mode
        uint8_t bitFieldOffset = pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber ;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	791b      	ldrb	r3, [r3, #4]
 80004de:	74fb      	strb	r3, [r7, #19]
        switch (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode) {
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	795b      	ldrb	r3, [r3, #5]
 80004e4:	2b06      	cmp	r3, #6
 80004e6:	d033      	beq.n	8000550 <GPIO_Init+0xcc>
 80004e8:	2b06      	cmp	r3, #6
 80004ea:	f300 8184 	bgt.w	80007f6 <GPIO_Init+0x372>
 80004ee:	2b04      	cmp	r3, #4
 80004f0:	d002      	beq.n	80004f8 <GPIO_Init+0x74>
 80004f2:	2b05      	cmp	r3, #5
 80004f4:	d016      	beq.n	8000524 <GPIO_Init+0xa0>
                // 1. Configure the FTSR and RTSR
                EXTI->FTSR |= (1 << bitFieldOffset) ;
                EXTI->RTSR |= (1 << bitFieldOffset) ;
                break ;
            default:
                return ;
 80004f6:	e17e      	b.n	80007f6 <GPIO_Init+0x372>
                EXTI->FTSR |= (1 << bitFieldOffset) ;
 80004f8:	4b4a      	ldr	r3, [pc, #296]	; (8000624 <GPIO_Init+0x1a0>)
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	7cfa      	ldrb	r2, [r7, #19]
 80004fe:	2101      	movs	r1, #1
 8000500:	fa01 f202 	lsl.w	r2, r1, r2
 8000504:	4611      	mov	r1, r2
 8000506:	4a47      	ldr	r2, [pc, #284]	; (8000624 <GPIO_Init+0x1a0>)
 8000508:	430b      	orrs	r3, r1
 800050a:	60d3      	str	r3, [r2, #12]
                EXTI->RTSR &= ~(1 << bitFieldOffset) ;
 800050c:	4b45      	ldr	r3, [pc, #276]	; (8000624 <GPIO_Init+0x1a0>)
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	7cfa      	ldrb	r2, [r7, #19]
 8000512:	2101      	movs	r1, #1
 8000514:	fa01 f202 	lsl.w	r2, r1, r2
 8000518:	43d2      	mvns	r2, r2
 800051a:	4611      	mov	r1, r2
 800051c:	4a41      	ldr	r2, [pc, #260]	; (8000624 <GPIO_Init+0x1a0>)
 800051e:	400b      	ands	r3, r1
 8000520:	6093      	str	r3, [r2, #8]
                break ;
 8000522:	e02a      	b.n	800057a <GPIO_Init+0xf6>
                EXTI->RTSR |= (1 << bitFieldOffset) ;
 8000524:	4b3f      	ldr	r3, [pc, #252]	; (8000624 <GPIO_Init+0x1a0>)
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	7cfa      	ldrb	r2, [r7, #19]
 800052a:	2101      	movs	r1, #1
 800052c:	fa01 f202 	lsl.w	r2, r1, r2
 8000530:	4611      	mov	r1, r2
 8000532:	4a3c      	ldr	r2, [pc, #240]	; (8000624 <GPIO_Init+0x1a0>)
 8000534:	430b      	orrs	r3, r1
 8000536:	6093      	str	r3, [r2, #8]
                EXTI->FTSR &= ~(1 << bitFieldOffset) ;
 8000538:	4b3a      	ldr	r3, [pc, #232]	; (8000624 <GPIO_Init+0x1a0>)
 800053a:	68db      	ldr	r3, [r3, #12]
 800053c:	7cfa      	ldrb	r2, [r7, #19]
 800053e:	2101      	movs	r1, #1
 8000540:	fa01 f202 	lsl.w	r2, r1, r2
 8000544:	43d2      	mvns	r2, r2
 8000546:	4611      	mov	r1, r2
 8000548:	4a36      	ldr	r2, [pc, #216]	; (8000624 <GPIO_Init+0x1a0>)
 800054a:	400b      	ands	r3, r1
 800054c:	60d3      	str	r3, [r2, #12]
                break ;
 800054e:	e014      	b.n	800057a <GPIO_Init+0xf6>
                EXTI->FTSR |= (1 << bitFieldOffset) ;
 8000550:	4b34      	ldr	r3, [pc, #208]	; (8000624 <GPIO_Init+0x1a0>)
 8000552:	68db      	ldr	r3, [r3, #12]
 8000554:	7cfa      	ldrb	r2, [r7, #19]
 8000556:	2101      	movs	r1, #1
 8000558:	fa01 f202 	lsl.w	r2, r1, r2
 800055c:	4611      	mov	r1, r2
 800055e:	4a31      	ldr	r2, [pc, #196]	; (8000624 <GPIO_Init+0x1a0>)
 8000560:	430b      	orrs	r3, r1
 8000562:	60d3      	str	r3, [r2, #12]
                EXTI->RTSR |= (1 << bitFieldOffset) ;
 8000564:	4b2f      	ldr	r3, [pc, #188]	; (8000624 <GPIO_Init+0x1a0>)
 8000566:	689b      	ldr	r3, [r3, #8]
 8000568:	7cfa      	ldrb	r2, [r7, #19]
 800056a:	2101      	movs	r1, #1
 800056c:	fa01 f202 	lsl.w	r2, r1, r2
 8000570:	4611      	mov	r1, r2
 8000572:	4a2c      	ldr	r2, [pc, #176]	; (8000624 <GPIO_Init+0x1a0>)
 8000574:	430b      	orrs	r3, r1
 8000576:	6093      	str	r3, [r2, #8]
                break ;
 8000578:	bf00      	nop
        }

        // 2. Configure the GPIO port selection in SYSCFG_EXTICR
        uint8_t temp1 = bitFieldOffset / 4 ;
 800057a:	7cfb      	ldrb	r3, [r7, #19]
 800057c:	089b      	lsrs	r3, r3, #2
 800057e:	74bb      	strb	r3, [r7, #18]
        uint8_t temp2 = bitFieldOffset % 4 ;
 8000580:	7cfb      	ldrb	r3, [r7, #19]
 8000582:	f003 0303 	and.w	r3, r3, #3
 8000586:	747b      	strb	r3, [r7, #17]
        uint8_t portCode = GPIO_BASE_ADDR_TO_CODE(pGPIO_Handle->pGPIOx) ;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a26      	ldr	r2, [pc, #152]	; (8000628 <GPIO_Init+0x1a4>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d060      	beq.n	8000654 <GPIO_Init+0x1d0>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4a25      	ldr	r2, [pc, #148]	; (800062c <GPIO_Init+0x1a8>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d040      	beq.n	800061e <GPIO_Init+0x19a>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a23      	ldr	r2, [pc, #140]	; (8000630 <GPIO_Init+0x1ac>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d039      	beq.n	800061a <GPIO_Init+0x196>
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4a22      	ldr	r2, [pc, #136]	; (8000634 <GPIO_Init+0x1b0>)
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d032      	beq.n	8000616 <GPIO_Init+0x192>
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a20      	ldr	r2, [pc, #128]	; (8000638 <GPIO_Init+0x1b4>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d02b      	beq.n	8000612 <GPIO_Init+0x18e>
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a1f      	ldr	r2, [pc, #124]	; (800063c <GPIO_Init+0x1b8>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d024      	beq.n	800060e <GPIO_Init+0x18a>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a1d      	ldr	r2, [pc, #116]	; (8000640 <GPIO_Init+0x1bc>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d01d      	beq.n	800060a <GPIO_Init+0x186>
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a1c      	ldr	r2, [pc, #112]	; (8000644 <GPIO_Init+0x1c0>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d016      	beq.n	8000606 <GPIO_Init+0x182>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a1a      	ldr	r2, [pc, #104]	; (8000648 <GPIO_Init+0x1c4>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d00f      	beq.n	8000602 <GPIO_Init+0x17e>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a19      	ldr	r2, [pc, #100]	; (800064c <GPIO_Init+0x1c8>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d008      	beq.n	80005fe <GPIO_Init+0x17a>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a17      	ldr	r2, [pc, #92]	; (8000650 <GPIO_Init+0x1cc>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d101      	bne.n	80005fa <GPIO_Init+0x176>
 80005f6:	230a      	movs	r3, #10
 80005f8:	e02d      	b.n	8000656 <GPIO_Init+0x1d2>
 80005fa:	2300      	movs	r3, #0
 80005fc:	e02b      	b.n	8000656 <GPIO_Init+0x1d2>
 80005fe:	2309      	movs	r3, #9
 8000600:	e029      	b.n	8000656 <GPIO_Init+0x1d2>
 8000602:	2308      	movs	r3, #8
 8000604:	e027      	b.n	8000656 <GPIO_Init+0x1d2>
 8000606:	2307      	movs	r3, #7
 8000608:	e025      	b.n	8000656 <GPIO_Init+0x1d2>
 800060a:	2306      	movs	r3, #6
 800060c:	e023      	b.n	8000656 <GPIO_Init+0x1d2>
 800060e:	2305      	movs	r3, #5
 8000610:	e021      	b.n	8000656 <GPIO_Init+0x1d2>
 8000612:	2304      	movs	r3, #4
 8000614:	e01f      	b.n	8000656 <GPIO_Init+0x1d2>
 8000616:	2303      	movs	r3, #3
 8000618:	e01d      	b.n	8000656 <GPIO_Init+0x1d2>
 800061a:	2302      	movs	r3, #2
 800061c:	e01b      	b.n	8000656 <GPIO_Init+0x1d2>
 800061e:	2301      	movs	r3, #1
 8000620:	e019      	b.n	8000656 <GPIO_Init+0x1d2>
 8000622:	bf00      	nop
 8000624:	40013c00 	.word	0x40013c00
 8000628:	40020000 	.word	0x40020000
 800062c:	40020400 	.word	0x40020400
 8000630:	40020800 	.word	0x40020800
 8000634:	40020c00 	.word	0x40020c00
 8000638:	40021000 	.word	0x40021000
 800063c:	40021400 	.word	0x40021400
 8000640:	40021800 	.word	0x40021800
 8000644:	40021c00 	.word	0x40021c00
 8000648:	40022000 	.word	0x40022000
 800064c:	40022400 	.word	0x40022400
 8000650:	40022800 	.word	0x40022800
 8000654:	2300      	movs	r3, #0
 8000656:	743b      	strb	r3, [r7, #16]
        SYSCFG_PCLK_EN() ;                                                                                          // Enable SYSCFG peripheral clock
 8000658:	4b69      	ldr	r3, [pc, #420]	; (8000800 <GPIO_Init+0x37c>)
 800065a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800065c:	4a68      	ldr	r2, [pc, #416]	; (8000800 <GPIO_Init+0x37c>)
 800065e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000662:	6453      	str	r3, [r2, #68]	; 0x44
        SYSCFG->EXTICR[temp1] &= ~(0xF << (temp2 * 4)) ;                                                            // Clear 4 bits
 8000664:	4a67      	ldr	r2, [pc, #412]	; (8000804 <GPIO_Init+0x380>)
 8000666:	7cbb      	ldrb	r3, [r7, #18]
 8000668:	3302      	adds	r3, #2
 800066a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800066e:	7c7b      	ldrb	r3, [r7, #17]
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	210f      	movs	r1, #15
 8000674:	fa01 f303 	lsl.w	r3, r1, r3
 8000678:	43db      	mvns	r3, r3
 800067a:	4618      	mov	r0, r3
 800067c:	4961      	ldr	r1, [pc, #388]	; (8000804 <GPIO_Init+0x380>)
 800067e:	7cbb      	ldrb	r3, [r7, #18]
 8000680:	4002      	ands	r2, r0
 8000682:	3302      	adds	r3, #2
 8000684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        SYSCFG->EXTICR[temp1] |= (portCode << (temp2 * 4)) ;                                                          // Set 4 bits
 8000688:	4a5e      	ldr	r2, [pc, #376]	; (8000804 <GPIO_Init+0x380>)
 800068a:	7cbb      	ldrb	r3, [r7, #18]
 800068c:	3302      	adds	r3, #2
 800068e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000692:	7c39      	ldrb	r1, [r7, #16]
 8000694:	7c7b      	ldrb	r3, [r7, #17]
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	fa01 f303 	lsl.w	r3, r1, r3
 800069c:	4618      	mov	r0, r3
 800069e:	4959      	ldr	r1, [pc, #356]	; (8000804 <GPIO_Init+0x380>)
 80006a0:	7cbb      	ldrb	r3, [r7, #18]
 80006a2:	4302      	orrs	r2, r0
 80006a4:	3302      	adds	r3, #2
 80006a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // 3. Enable the EXTI interrupt delivery using IMR
        EXTI->IMR |= (1 << bitFieldOffset) ;
 80006aa:	4b57      	ldr	r3, [pc, #348]	; (8000808 <GPIO_Init+0x384>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	7cfa      	ldrb	r2, [r7, #19]
 80006b0:	2101      	movs	r1, #1
 80006b2:	fa01 f202 	lsl.w	r2, r1, r2
 80006b6:	4611      	mov	r1, r2
 80006b8:	4a53      	ldr	r2, [pc, #332]	; (8000808 <GPIO_Init+0x384>)
 80006ba:	430b      	orrs	r3, r1
 80006bc:	6013      	str	r3, [r2, #0]
    }

    // 2. Configure the speed
    temp = 0 ;
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
    temp = pGPIO_Handle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber) ;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	799b      	ldrb	r3, [r3, #6]
 80006c6:	461a      	mov	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	fa02 f303 	lsl.w	r3, r2, r3
 80006d2:	617b      	str	r3, [r7, #20]
    pGPIO_Handle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;                  // Clear
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	689a      	ldr	r2, [r3, #8]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	791b      	ldrb	r3, [r3, #4]
 80006de:	005b      	lsls	r3, r3, #1
 80006e0:	2103      	movs	r1, #3
 80006e2:	fa01 f303 	lsl.w	r3, r1, r3
 80006e6:	43db      	mvns	r3, r3
 80006e8:	4619      	mov	r1, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	400a      	ands	r2, r1
 80006f0:	609a      	str	r2, [r3, #8]
    pGPIO_Handle->pGPIOx->OSPEEDR |= temp ;                                                                         // Set
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	6899      	ldr	r1, [r3, #8]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	430a      	orrs	r2, r1
 8000700:	609a      	str	r2, [r3, #8]

    // 3. Configure the PUPD settings
    temp = 0 ;
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]
    temp = pGPIO_Handle->GPIO_PinConfig.GPIO_PinPuPdCtrl << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber) ;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	79db      	ldrb	r3, [r3, #7]
 800070a:	461a      	mov	r2, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	791b      	ldrb	r3, [r3, #4]
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	fa02 f303 	lsl.w	r3, r2, r3
 8000716:	617b      	str	r3, [r7, #20]
    pGPIO_Handle->pGPIOx->PUPDR &= ~(0x3 << (2 *pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;                     // Clear
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	68da      	ldr	r2, [r3, #12]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	791b      	ldrb	r3, [r3, #4]
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	2103      	movs	r1, #3
 8000726:	fa01 f303 	lsl.w	r3, r1, r3
 800072a:	43db      	mvns	r3, r3
 800072c:	4619      	mov	r1, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	400a      	ands	r2, r1
 8000734:	60da      	str	r2, [r3, #12]
    pGPIO_Handle->pGPIOx->PUPDR |= temp ;                                                                           // Set
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	68d9      	ldr	r1, [r3, #12]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	697a      	ldr	r2, [r7, #20]
 8000742:	430a      	orrs	r2, r1
 8000744:	60da      	str	r2, [r3, #12]

    // 4. Configure the op type
    temp = 0 ;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
    temp = pGPIO_Handle->GPIO_PinConfig.GPIO_PinOPType << pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber ;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	7a1b      	ldrb	r3, [r3, #8]
 800074e:	461a      	mov	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	791b      	ldrb	r3, [r3, #4]
 8000754:	fa02 f303 	lsl.w	r3, r2, r3
 8000758:	617b      	str	r3, [r7, #20]
    pGPIO_Handle->pGPIOx->OTYPER &= ~(0x1 << pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber) ;                         // Clear
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	685a      	ldr	r2, [r3, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	791b      	ldrb	r3, [r3, #4]
 8000764:	4619      	mov	r1, r3
 8000766:	2301      	movs	r3, #1
 8000768:	408b      	lsls	r3, r1
 800076a:	43db      	mvns	r3, r3
 800076c:	4619      	mov	r1, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	400a      	ands	r2, r1
 8000774:	605a      	str	r2, [r3, #4]
    pGPIO_Handle->pGPIOx->OTYPER |= temp ;                                                                          // Set
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	6859      	ldr	r1, [r3, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	697a      	ldr	r2, [r7, #20]
 8000782:	430a      	orrs	r2, r1
 8000784:	605a      	str	r2, [r3, #4]

    // 5. Configure the alt functionality
    if (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT_FUN) {
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	795b      	ldrb	r3, [r3, #5]
 800078a:	2b02      	cmp	r3, #2
 800078c:	d134      	bne.n	80007f8 <GPIO_Init+0x374>
        // Configure the alt function registers
        uint32_t temp1 ;
        uint32_t temp2 ;

        temp1 = pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber / 8 ;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	791b      	ldrb	r3, [r3, #4]
 8000792:	08db      	lsrs	r3, r3, #3
 8000794:	b2db      	uxtb	r3, r3
 8000796:	60fb      	str	r3, [r7, #12]
        temp2 = pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber % 8 ;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	791b      	ldrb	r3, [r3, #4]
 800079c:	f003 0307 	and.w	r3, r3, #7
 80007a0:	60bb      	str	r3, [r7, #8]

        pGPIO_Handle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));                                               // Clear 4 bit fields
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	68fa      	ldr	r2, [r7, #12]
 80007a8:	3208      	adds	r2, #8
 80007aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	210f      	movs	r1, #15
 80007b4:	fa01 f303 	lsl.w	r3, r1, r3
 80007b8:	43db      	mvns	r3, r3
 80007ba:	4619      	mov	r1, r3
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4011      	ands	r1, r2
 80007c2:	68fa      	ldr	r2, [r7, #12]
 80007c4:	3208      	adds	r2, #8
 80007c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        pGPIO_Handle->pGPIOx->AFR[temp1] |= (pGPIO_Handle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));       // Set
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	68fa      	ldr	r2, [r7, #12]
 80007d0:	3208      	adds	r2, #8
 80007d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	7a5b      	ldrb	r3, [r3, #9]
 80007da:	4619      	mov	r1, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	fa01 f303 	lsl.w	r3, r1, r3
 80007e4:	4619      	mov	r1, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4311      	orrs	r1, r2
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	3208      	adds	r2, #8
 80007f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80007f4:	e000      	b.n	80007f8 <GPIO_Init+0x374>
                return ;
 80007f6:	bf00      	nop
    }
}
 80007f8:	371c      	adds	r7, #28
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr
 8000800:	40023800 	.word	0x40023800
 8000804:	40013800 	.word	0x40013800
 8000808:	40013c00 	.word	0x40013c00

0800080c <GPIO_WriteToOutputPin>:
 * 
 * @return                      none
 * 
 * @note                        none
 */
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber, uint8_t value) {
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	460b      	mov	r3, r1
 8000816:	70fb      	strb	r3, [r7, #3]
 8000818:	4613      	mov	r3, r2
 800081a:	70bb      	strb	r3, [r7, #2]
    if (value == GPIO_PIN_SET) {
 800081c:	78bb      	ldrb	r3, [r7, #2]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d109      	bne.n	8000836 <GPIO_WriteToOutputPin+0x2a>
        // Write 1 to the ODR at the bit field corresponding to the pin number
        pGPIOx->ODR |= (value << pinNumber) ;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	695b      	ldr	r3, [r3, #20]
 8000826:	78b9      	ldrb	r1, [r7, #2]
 8000828:	78fa      	ldrb	r2, [r7, #3]
 800082a:	fa01 f202 	lsl.w	r2, r1, r2
 800082e:	431a      	orrs	r2, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	615a      	str	r2, [r3, #20]
    }
    else {
        // Write 0
        pGPIOx->ODR &= ~(1 << pinNumber) ;
    }
}
 8000834:	e009      	b.n	800084a <GPIO_WriteToOutputPin+0x3e>
        pGPIOx->ODR &= ~(1 << pinNumber) ;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	78fa      	ldrb	r2, [r7, #3]
 800083c:	2101      	movs	r1, #1
 800083e:	fa01 f202 	lsl.w	r2, r1, r2
 8000842:	43d2      	mvns	r2, r2
 8000844:	401a      	ands	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	615a      	str	r2, [r3, #20]
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <GPIO_ToggleOutputPin>:
 * 
 * @return                      none
 * 
 * @note                        none
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber) {
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	460b      	mov	r3, r1
 800085e:	70fb      	strb	r3, [r7, #3]
    // We can use XOR to toggle
    pGPIOx->ODR ^= (1 << pinNumber) ;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	695b      	ldr	r3, [r3, #20]
 8000864:	78fa      	ldrb	r2, [r7, #3]
 8000866:	2101      	movs	r1, #1
 8000868:	fa01 f202 	lsl.w	r2, r1, r2
 800086c:	405a      	eors	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	615a      	str	r2, [r3, #20]
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr

0800087c <GPIO_IRQInterruptConfig>:
 *                              90 interrupt positions in its vector table
 *                              Additionally, we use mod operator because ISER1 starts at "bit 32,""
 *                              but inside the ISER1 register, it is bit zero. Thus we use mod
 *                              for registers after ISER0 and ICER0
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi) {
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	460a      	mov	r2, r1
 8000886:	71fb      	strb	r3, [r7, #7]
 8000888:	4613      	mov	r3, r2
 800088a:	71bb      	strb	r3, [r7, #6]
    // If enabling,
    if (EnorDi == ENABLE) {
 800088c:	79bb      	ldrb	r3, [r7, #6]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d134      	bne.n	80008fc <GPIO_IRQInterruptConfig+0x80>
        // Check the IRQ number and set the corresponding ISE register
        if (IRQNumber <= END_BIT_OF_ISER0) {
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b1f      	cmp	r3, #31
 8000896:	d80a      	bhi.n	80008ae <GPIO_IRQInterruptConfig+0x32>
            // Program ISER0 register
            *NVIC_ISER0 |= (1 << IRQNumber) ;
 8000898:	4b35      	ldr	r3, [pc, #212]	; (8000970 <GPIO_IRQInterruptConfig+0xf4>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	79fa      	ldrb	r2, [r7, #7]
 800089e:	2101      	movs	r1, #1
 80008a0:	fa01 f202 	lsl.w	r2, r1, r2
 80008a4:	4611      	mov	r1, r2
 80008a6:	4a32      	ldr	r2, [pc, #200]	; (8000970 <GPIO_IRQInterruptConfig+0xf4>)
 80008a8:	430b      	orrs	r3, r1
 80008aa:	6013      	str	r3, [r2, #0]
        else if ((IRQNumber >= START_BIT_OF_ICER2) && (IRQNumber <= END_BIT_OF_ICER2)) {
            // Program ICER2 register
            *NVIC_ICER2 |= (1 << (IRQNumber % (2 * SIZE_OF_ICERx_REG))) ;
        }
    }
}
 80008ac:	e05b      	b.n	8000966 <GPIO_IRQInterruptConfig+0xea>
        else if ((IRQNumber >= START_BIT_OF_ISER1) && (IRQNumber <= END_BIT_OF_ISER1)) {
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b1f      	cmp	r3, #31
 80008b2:	d90f      	bls.n	80008d4 <GPIO_IRQInterruptConfig+0x58>
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2b3f      	cmp	r3, #63	; 0x3f
 80008b8:	d80c      	bhi.n	80008d4 <GPIO_IRQInterruptConfig+0x58>
            *NVIC_ISER1 |= (1 << (IRQNumber % (1 * SIZE_OF_ISERx_REG))) ;
 80008ba:	4b2e      	ldr	r3, [pc, #184]	; (8000974 <GPIO_IRQInterruptConfig+0xf8>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	79fa      	ldrb	r2, [r7, #7]
 80008c0:	f002 021f 	and.w	r2, r2, #31
 80008c4:	2101      	movs	r1, #1
 80008c6:	fa01 f202 	lsl.w	r2, r1, r2
 80008ca:	4611      	mov	r1, r2
 80008cc:	4a29      	ldr	r2, [pc, #164]	; (8000974 <GPIO_IRQInterruptConfig+0xf8>)
 80008ce:	430b      	orrs	r3, r1
 80008d0:	6013      	str	r3, [r2, #0]
 80008d2:	e048      	b.n	8000966 <GPIO_IRQInterruptConfig+0xea>
        else if ((IRQNumber >= START_BIT_OF_ISER2) && (IRQNumber <= END_BIT_OF_ISER2)) {
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	2b5f      	cmp	r3, #95	; 0x5f
 80008d8:	d945      	bls.n	8000966 <GPIO_IRQInterruptConfig+0xea>
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	db41      	blt.n	8000966 <GPIO_IRQInterruptConfig+0xea>
            *NVIC_ISER2 |= (1 << (IRQNumber % (2 * SIZE_OF_ISERx_REG))) ;
 80008e2:	4b25      	ldr	r3, [pc, #148]	; (8000978 <GPIO_IRQInterruptConfig+0xfc>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	79fa      	ldrb	r2, [r7, #7]
 80008e8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008ec:	2101      	movs	r1, #1
 80008ee:	fa01 f202 	lsl.w	r2, r1, r2
 80008f2:	4611      	mov	r1, r2
 80008f4:	4a20      	ldr	r2, [pc, #128]	; (8000978 <GPIO_IRQInterruptConfig+0xfc>)
 80008f6:	430b      	orrs	r3, r1
 80008f8:	6013      	str	r3, [r2, #0]
}
 80008fa:	e034      	b.n	8000966 <GPIO_IRQInterruptConfig+0xea>
        if (IRQNumber <= END_BIT_OF_ICER0) {
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b1f      	cmp	r3, #31
 8000900:	d80a      	bhi.n	8000918 <GPIO_IRQInterruptConfig+0x9c>
            *NVIC_ICER0 |= (1 << IRQNumber) ;
 8000902:	4b1e      	ldr	r3, [pc, #120]	; (800097c <GPIO_IRQInterruptConfig+0x100>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	79fa      	ldrb	r2, [r7, #7]
 8000908:	2101      	movs	r1, #1
 800090a:	fa01 f202 	lsl.w	r2, r1, r2
 800090e:	4611      	mov	r1, r2
 8000910:	4a1a      	ldr	r2, [pc, #104]	; (800097c <GPIO_IRQInterruptConfig+0x100>)
 8000912:	430b      	orrs	r3, r1
 8000914:	6013      	str	r3, [r2, #0]
}
 8000916:	e026      	b.n	8000966 <GPIO_IRQInterruptConfig+0xea>
        else if ((IRQNumber >= START_BIT_OF_ICER1) && (IRQNumber <= END_BIT_OF_ICER1)) {
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	2b1f      	cmp	r3, #31
 800091c:	d90f      	bls.n	800093e <GPIO_IRQInterruptConfig+0xc2>
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b3f      	cmp	r3, #63	; 0x3f
 8000922:	d80c      	bhi.n	800093e <GPIO_IRQInterruptConfig+0xc2>
            *NVIC_ICER1 |= (1 << (IRQNumber % (1 * SIZE_OF_ICERx_REG))) ;
 8000924:	4b16      	ldr	r3, [pc, #88]	; (8000980 <GPIO_IRQInterruptConfig+0x104>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	79fa      	ldrb	r2, [r7, #7]
 800092a:	f002 021f 	and.w	r2, r2, #31
 800092e:	2101      	movs	r1, #1
 8000930:	fa01 f202 	lsl.w	r2, r1, r2
 8000934:	4611      	mov	r1, r2
 8000936:	4a12      	ldr	r2, [pc, #72]	; (8000980 <GPIO_IRQInterruptConfig+0x104>)
 8000938:	430b      	orrs	r3, r1
 800093a:	6013      	str	r3, [r2, #0]
 800093c:	e013      	b.n	8000966 <GPIO_IRQInterruptConfig+0xea>
        else if ((IRQNumber >= START_BIT_OF_ICER2) && (IRQNumber <= END_BIT_OF_ICER2)) {
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	2b5f      	cmp	r3, #95	; 0x5f
 8000942:	d910      	bls.n	8000966 <GPIO_IRQInterruptConfig+0xea>
 8000944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000948:	2b00      	cmp	r3, #0
 800094a:	db0c      	blt.n	8000966 <GPIO_IRQInterruptConfig+0xea>
            *NVIC_ICER2 |= (1 << (IRQNumber % (2 * SIZE_OF_ICERx_REG))) ;
 800094c:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <GPIO_IRQInterruptConfig+0x108>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	79fa      	ldrb	r2, [r7, #7]
 8000952:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000956:	2101      	movs	r1, #1
 8000958:	fa01 f202 	lsl.w	r2, r1, r2
 800095c:	4611      	mov	r1, r2
 800095e:	4a09      	ldr	r2, [pc, #36]	; (8000984 <GPIO_IRQInterruptConfig+0x108>)
 8000960:	430b      	orrs	r3, r1
 8000962:	6013      	str	r3, [r2, #0]
}
 8000964:	e7ff      	b.n	8000966 <GPIO_IRQInterruptConfig+0xea>
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr
 8000970:	e000e100 	.word	0xe000e100
 8000974:	e000e104 	.word	0xe000e104
 8000978:	e000e108 	.word	0xe000e108
 800097c:	e000e180 	.word	0xe000e180
 8000980:	e000e184 	.word	0xe000e184
 8000984:	e000e188 	.word	0xe000e188

08000988 <GPIO_IRQPriorityConfig>:
 * @return                      none
 * 
 * @note                        Since the lower 4 bits of each byte offset are ignored, we must be
 *                              careful in how much we shift our IPR value
 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority) {
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	6039      	str	r1, [r7, #0]
 8000992:	71fb      	strb	r3, [r7, #7]
    // 1. Calculate which IPR register to use
    uint8_t iprx = IRQNumber / 4 ;
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	089b      	lsrs	r3, r3, #2
 8000998:	73fb      	strb	r3, [r7, #15]
    uint8_t iprx_bit = IRQNumber % 4 ;
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	f003 0303 	and.w	r3, r3, #3
 80009a0:	73bb      	strb	r3, [r7, #14]

    uint8_t shift_amount = (8 * iprx_bit) + (8 - NO_PRIORITY_BITS_IMPLEMENTED) ;
 80009a2:	7bbb      	ldrb	r3, [r7, #14]
 80009a4:	00db      	lsls	r3, r3, #3
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	3304      	adds	r3, #4
 80009aa:	737b      	strb	r3, [r7, #13]

    // Write to the IPR after clearing the byte offset
    *(NVIC_PR_BASE_ADDR + iprx) &= ~(0xFF << shift_amount) ;
 80009ac:	7bfb      	ldrb	r3, [r7, #15]
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009b4:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	7b7b      	ldrb	r3, [r7, #13]
 80009bc:	21ff      	movs	r1, #255	; 0xff
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	4619      	mov	r1, r3
 80009c6:	7bfb      	ldrb	r3, [r7, #15]
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009ce:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009d2:	400a      	ands	r2, r1
 80009d4:	601a      	str	r2, [r3, #0]
    *(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount) ;
 80009d6:	7bfb      	ldrb	r3, [r7, #15]
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009de:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009e2:	6819      	ldr	r1, [r3, #0]
 80009e4:	7b7b      	ldrb	r3, [r7, #13]
 80009e6:	683a      	ldr	r2, [r7, #0]
 80009e8:	409a      	lsls	r2, r3
 80009ea:	7bfb      	ldrb	r3, [r7, #15]
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009f2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009f6:	430a      	orrs	r2, r1
 80009f8:	601a      	str	r2, [r3, #0]
}
 80009fa:	bf00      	nop
 80009fc:	3714      	adds	r7, #20
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <GPIO_IRQHandler>:
 * 
 * @return                      none
 * 
 * @note                        none
 */
void GPIO_IRQHandler(uint8_t pinNumber) {
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
    // Clear the EXTI PR register corresponding to the pin number
    if (EXTI->PR & (1 << pinNumber)) {
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <GPIO_IRQHandler+0x3c>)
 8000a10:	695b      	ldr	r3, [r3, #20]
 8000a12:	79fa      	ldrb	r2, [r7, #7]
 8000a14:	2101      	movs	r1, #1
 8000a16:	fa01 f202 	lsl.w	r2, r1, r2
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d009      	beq.n	8000a34 <GPIO_IRQHandler+0x30>
        // Clear
        EXTI->PR |= (1<< pinNumber) ;
 8000a20:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <GPIO_IRQHandler+0x3c>)
 8000a22:	695b      	ldr	r3, [r3, #20]
 8000a24:	79fa      	ldrb	r2, [r7, #7]
 8000a26:	2101      	movs	r1, #1
 8000a28:	fa01 f202 	lsl.w	r2, r1, r2
 8000a2c:	4611      	mov	r1, r2
 8000a2e:	4a04      	ldr	r2, [pc, #16]	; (8000a40 <GPIO_IRQHandler+0x3c>)
 8000a30:	430b      	orrs	r3, r1
 8000a32:	6153      	str	r3, [r2, #20]
    }
}
 8000a34:	bf00      	nop
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40013c00 	.word	0x40013c00

08000a44 <main>:
#define BTN_PRESSED         LOW

void delay(void) ;
void EXTI9_5_IRQHandler(void) ;

int main(void) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
    GPIO_Handle_t GpioLed ;
    GPIO_Handle_t GpioBtn ;
    // Set each structure element to zero for both LED and button
    memset(&GpioLed, 0, sizeof(GpioLed)) ;
 8000a4a:	f107 030c 	add.w	r3, r7, #12
 8000a4e:	220c      	movs	r2, #12
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 f8b4 	bl	8000bc0 <memset>
    memset(&GpioBtn, 0, sizeof(GpioBtn)) ;
 8000a58:	463b      	mov	r3, r7
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 f8ae 	bl	8000bc0 <memset>

    // Configure the LED to use PD12 with no PUPD with fast output speed
    GpioLed.pGPIOx = GPIOD ;
 8000a64:	4b1b      	ldr	r3, [pc, #108]	; (8000ad4 <main+0x90>)
 8000a66:	60fb      	str	r3, [r7, #12]
    GpioLed.GPIO_PinConfig.GPIO_PinNumber   = GPIO_PIN_NO_12 ;
 8000a68:	230c      	movs	r3, #12
 8000a6a:	743b      	strb	r3, [r7, #16]
    GpioLed.GPIO_PinConfig.GPIO_PinMode     = GPIO_MODE_OUTPUT ;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	747b      	strb	r3, [r7, #17]
    GpioLed.GPIO_PinConfig.GPIO_PinSpeed    = GPIO_SPEED_LOW;
 8000a70:	2300      	movs	r3, #0
 8000a72:	74bb      	strb	r3, [r7, #18]
    GpioLed.GPIO_PinConfig.GPIO_PinOPType   = GPIO_OP_TYPE_PP ;
 8000a74:	2300      	movs	r3, #0
 8000a76:	753b      	strb	r3, [r7, #20]
    GpioLed.GPIO_PinConfig.GPIO_PinPuPdCtrl = GPIO_NO_PUPD ;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	74fb      	strb	r3, [r7, #19]
    // Enable GPIO clock and initialize it
    GPIO_PeriClockControl(GpioLed.pGPIOx, ENABLE) ;
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	2101      	movs	r1, #1
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fbb3 	bl	80001ec <GPIO_PeriClockControl>
    GPIO_Init(&GpioLed) ;
 8000a86:	f107 030c 	add.w	r3, r7, #12
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fcfa 	bl	8000484 <GPIO_Init>

    /*
     * Note: The button uses a pull-up resistor and is active LOW
     */
    // Configure the button to use PD5 with external PUPD and fast output speed
    GpioBtn.pGPIOx = GPIOD ;
 8000a90:	4b10      	ldr	r3, [pc, #64]	; (8000ad4 <main+0x90>)
 8000a92:	603b      	str	r3, [r7, #0]
    GpioBtn.GPIO_PinConfig.GPIO_PinNumber   = GPIO_PIN_NO_5 ;
 8000a94:	2305      	movs	r3, #5
 8000a96:	713b      	strb	r3, [r7, #4]
    // Configure interrupt for falling edge
    GpioBtn.GPIO_PinConfig.GPIO_PinMode     = GPIO_MODE_IT_TF ;
 8000a98:	2304      	movs	r3, #4
 8000a9a:	717b      	strb	r3, [r7, #5]
    GpioBtn.GPIO_PinConfig.GPIO_PinSpeed    = GPIO_SPEED_FAST ;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	71bb      	strb	r3, [r7, #6]
    GpioLed.GPIO_PinConfig.GPIO_PinPuPdCtrl = GPIO_PIN_PU ;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	74fb      	strb	r3, [r7, #19]
    // Enable GPIO clock and initialize it
    GPIO_PeriClockControl(GpioBtn.pGPIOx, ENABLE) ;
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fb9f 	bl	80001ec <GPIO_PeriClockControl>
    GPIO_Init(&GpioBtn) ;
 8000aae:	463b      	mov	r3, r7
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff fce7 	bl	8000484 <GPIO_Init>

    // Get the LED into a known state - its RESET state
    GPIO_WriteToOutputPin(GpioLed.pGPIOx, GpioLed.GPIO_PinConfig.GPIO_PinNumber, GPIO_PIN_RESET) ;
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	7c39      	ldrb	r1, [r7, #16]
 8000aba:	2200      	movs	r2, #0
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff fea5 	bl	800080c <GPIO_WriteToOutputPin>

    // IRQ configurations
    GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRI15) ;
 8000ac2:	210f      	movs	r1, #15
 8000ac4:	2017      	movs	r0, #23
 8000ac6:	f7ff ff5f 	bl	8000988 <GPIO_IRQPriorityConfig>
    GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE) ;
 8000aca:	2101      	movs	r1, #1
 8000acc:	2017      	movs	r0, #23
 8000ace:	f7ff fed5 	bl	800087c <GPIO_IRQInterruptConfig>
    
    while (1) ;
 8000ad2:	e7fe      	b.n	8000ad2 <main+0x8e>
 8000ad4:	40020c00 	.word	0x40020c00

08000ad8 <delay>:
 * @return      none
 * 
 * @note        none
 * 
 */
void delay(void) {
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
    // This will introduce ~200 ms delay when system clock is 16 MHz
    for (uint32_t i = 0 ; i < 500000/2 ; i++) ;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	e002      	b.n	8000aea <delay+0x12>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a04      	ldr	r2, [pc, #16]	; (8000b00 <delay+0x28>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d9f8      	bls.n	8000ae4 <delay+0xc>
}
 8000af2:	bf00      	nop
 8000af4:	bf00      	nop
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bc80      	pop	{r7}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	0003d08f 	.word	0x0003d08f

08000b04 <EXTI9_5_IRQHandler>:
 * @return      none
 * 
 * @note        none
 * 
 */
void EXTI9_5_IRQHandler(void) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
    delay() ;
 8000b08:	f7ff ffe6 	bl	8000ad8 <delay>
    GPIO_IRQHandler(GPIO_PIN_NO_5) ;
 8000b0c:	2005      	movs	r0, #5
 8000b0e:	f7ff ff79 	bl	8000a04 <GPIO_IRQHandler>
    GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12) ;
 8000b12:	210c      	movs	r1, #12
 8000b14:	4802      	ldr	r0, [pc, #8]	; (8000b20 <EXTI9_5_IRQHandler+0x1c>)
 8000b16:	f7ff fe9d 	bl	8000854 <GPIO_ToggleOutputPin>
}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40020c00 	.word	0x40020c00

08000b24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b24:	480d      	ldr	r0, [pc, #52]	; (8000b5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b26:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b28:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b2c:	480c      	ldr	r0, [pc, #48]	; (8000b60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b2e:	490d      	ldr	r1, [pc, #52]	; (8000b64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b30:	4a0d      	ldr	r2, [pc, #52]	; (8000b68 <LoopForever+0xe>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b42:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b44:	4c0a      	ldr	r4, [pc, #40]	; (8000b70 <LoopForever+0x16>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b52:	f000 f811 	bl	8000b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b56:	f7ff ff75 	bl	8000a44 <main>

08000b5a <LoopForever>:

LoopForever:
    b LoopForever
 8000b5a:	e7fe      	b.n	8000b5a <LoopForever>
  ldr   r0, =_estack
 8000b5c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b64:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000b68:	08000bf0 	.word	0x08000bf0
  ldr r2, =_sbss
 8000b6c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000b70:	2000001c 	.word	0x2000001c

08000b74 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b74:	e7fe      	b.n	8000b74 <ADC_IRQHandler>
	...

08000b78 <__libc_init_array>:
 8000b78:	b570      	push	{r4, r5, r6, lr}
 8000b7a:	4d0d      	ldr	r5, [pc, #52]	; (8000bb0 <__libc_init_array+0x38>)
 8000b7c:	4c0d      	ldr	r4, [pc, #52]	; (8000bb4 <__libc_init_array+0x3c>)
 8000b7e:	1b64      	subs	r4, r4, r5
 8000b80:	10a4      	asrs	r4, r4, #2
 8000b82:	2600      	movs	r6, #0
 8000b84:	42a6      	cmp	r6, r4
 8000b86:	d109      	bne.n	8000b9c <__libc_init_array+0x24>
 8000b88:	4d0b      	ldr	r5, [pc, #44]	; (8000bb8 <__libc_init_array+0x40>)
 8000b8a:	4c0c      	ldr	r4, [pc, #48]	; (8000bbc <__libc_init_array+0x44>)
 8000b8c:	f000 f820 	bl	8000bd0 <_init>
 8000b90:	1b64      	subs	r4, r4, r5
 8000b92:	10a4      	asrs	r4, r4, #2
 8000b94:	2600      	movs	r6, #0
 8000b96:	42a6      	cmp	r6, r4
 8000b98:	d105      	bne.n	8000ba6 <__libc_init_array+0x2e>
 8000b9a:	bd70      	pop	{r4, r5, r6, pc}
 8000b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ba0:	4798      	blx	r3
 8000ba2:	3601      	adds	r6, #1
 8000ba4:	e7ee      	b.n	8000b84 <__libc_init_array+0xc>
 8000ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000baa:	4798      	blx	r3
 8000bac:	3601      	adds	r6, #1
 8000bae:	e7f2      	b.n	8000b96 <__libc_init_array+0x1e>
 8000bb0:	08000be8 	.word	0x08000be8
 8000bb4:	08000be8 	.word	0x08000be8
 8000bb8:	08000be8 	.word	0x08000be8
 8000bbc:	08000bec 	.word	0x08000bec

08000bc0 <memset>:
 8000bc0:	4402      	add	r2, r0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d100      	bne.n	8000bca <memset+0xa>
 8000bc8:	4770      	bx	lr
 8000bca:	f803 1b01 	strb.w	r1, [r3], #1
 8000bce:	e7f9      	b.n	8000bc4 <memset+0x4>

08000bd0 <_init>:
 8000bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bd2:	bf00      	nop
 8000bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bd6:	bc08      	pop	{r3}
 8000bd8:	469e      	mov	lr, r3
 8000bda:	4770      	bx	lr

08000bdc <_fini>:
 8000bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bde:	bf00      	nop
 8000be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000be2:	bc08      	pop	{r3}
 8000be4:	469e      	mov	lr, r3
 8000be6:	4770      	bx	lr
