{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629861743815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629861743815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 00:22:23 2021 " "Processing started: Wed Aug 25 00:22:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629861743815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861743815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861743815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629861744113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629861744113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-CPU " "Found design unit 1: Processador-CPU" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629861750059 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out Processador.vhd(13) " "VHDL Signal Declaration warning at Processador.vhd(13): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629861750060 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NUMERO Processador.vhd(44) " "VHDL Signal Declaration warning at Processador.vhd(44): used explicit default value for signal \"NUMERO\" because signal was never assigned a value" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1629861750061 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador Processador.vhd(75) " "VHDL Process Statement warning at Processador.vhd(75): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750061 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(78) " "VHDL Process Statement warning at Processador.vhd(78): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750061 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria Processador.vhd(84) " "VHDL Process Statement warning at Processador.vhd(84): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750061 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(84) " "VHDL Process Statement warning at Processador.vhd(84): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750061 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(85) " "VHDL Process Statement warning at Processador.vhd(85): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(86) " "VHDL Process Statement warning at Processador.vhd(86): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC Processador.vhd(89) " "VHDL Process Statement warning at Processador.vhd(89): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(91) " "VHDL Process Statement warning at Processador.vhd(91): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(91) " "VHDL Process Statement warning at Processador.vhd(91): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(94) " "VHDL Process Statement warning at Processador.vhd(94): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(95) " "VHDL Process Statement warning at Processador.vhd(95): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750062 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(112) " "VHDL Process Statement warning at Processador.vhd(112): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750063 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(112) " "VHDL Process Statement warning at Processador.vhd(112): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750063 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(113) " "VHDL Process Statement warning at Processador.vhd(113): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750063 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(114) " "VHDL Process Statement warning at Processador.vhd(114): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750063 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(129) " "VHDL Process Statement warning at Processador.vhd(129): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750063 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(129) " "VHDL Process Statement warning at Processador.vhd(129): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(130) " "VHDL Process Statement warning at Processador.vhd(130): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(131) " "VHDL Process Statement warning at Processador.vhd(131): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(146) " "VHDL Process Statement warning at Processador.vhd(146): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(146) " "VHDL Process Statement warning at Processador.vhd(146): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(147) " "VHDL Process Statement warning at Processador.vhd(147): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(148) " "VHDL Process Statement warning at Processador.vhd(148): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750064 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(163) " "VHDL Process Statement warning at Processador.vhd(163): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750065 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(163) " "VHDL Process Statement warning at Processador.vhd(163): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750065 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(168) " "VHDL Process Statement warning at Processador.vhd(168): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750065 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(169) " "VHDL Process Statement warning at Processador.vhd(169): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750065 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(184) " "VHDL Process Statement warning at Processador.vhd(184): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750065 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(184) " "VHDL Process Statement warning at Processador.vhd(184): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750065 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(189) " "VHDL Process Statement warning at Processador.vhd(189): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750066 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(190) " "VHDL Process Statement warning at Processador.vhd(190): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750066 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(205) " "VHDL Process Statement warning at Processador.vhd(205): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750066 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(205) " "VHDL Process Statement warning at Processador.vhd(205): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750066 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(210) " "VHDL Process Statement warning at Processador.vhd(210): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750066 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(211) " "VHDL Process Statement warning at Processador.vhd(211): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750066 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(226) " "VHDL Process Statement warning at Processador.vhd(226): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750067 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(226) " "VHDL Process Statement warning at Processador.vhd(226): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750067 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(231) " "VHDL Process Statement warning at Processador.vhd(231): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750067 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(232) " "VHDL Process Statement warning at Processador.vhd(232): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750067 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(247) " "VHDL Process Statement warning at Processador.vhd(247): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750067 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(247) " "VHDL Process Statement warning at Processador.vhd(247): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750067 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(253) " "VHDL Process Statement warning at Processador.vhd(253): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750068 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(254) " "VHDL Process Statement warning at Processador.vhd(254): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750068 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(269) " "VHDL Process Statement warning at Processador.vhd(269): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750068 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(269) " "VHDL Process Statement warning at Processador.vhd(269): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750068 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(274) " "VHDL Process Statement warning at Processador.vhd(274): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750068 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(275) " "VHDL Process Statement warning at Processador.vhd(275): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750068 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria Processador.vhd(294) " "VHDL Process Statement warning at Processador.vhd(294): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750069 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(294) " "VHDL Process Statement warning at Processador.vhd(294): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750069 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(295) " "VHDL Process Statement warning at Processador.vhd(295): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750069 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(296) " "VHDL Process Statement warning at Processador.vhd(296): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750069 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int_A Processador.vhd(298) " "VHDL Process Statement warning at Processador.vhd(298): signal \"aux_int_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750069 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int_B Processador.vhd(313) " "VHDL Process Statement warning at Processador.vhd(313): signal \"aux_int_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750069 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMERO Processador.vhd(328) " "VHDL Process Statement warning at Processador.vhd(328): signal \"NUMERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750070 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(328) " "VHDL Process Statement warning at Processador.vhd(328): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750070 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(329) " "VHDL Process Statement warning at Processador.vhd(329): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750070 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador Processador.vhd(334) " "VHDL Process Statement warning at Processador.vhd(334): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750070 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador Processador.vhd(335) " "VHDL Process Statement warning at Processador.vhd(335): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750070 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_aux Processador.vhd(336) " "VHDL Process Statement warning at Processador.vhd(336): signal \"register_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629861750070 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memoria Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"memoria\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750072 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750072 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_int Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"aux_int\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750072 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750072 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_int_A Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"aux_int_A\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750072 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_int_B Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"aux_int_B\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750073 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "register_aux Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"register_aux\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750073 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registrador Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"registrador\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629861750073 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[0\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750076 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[1\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750076 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[2\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[3\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[4\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[5\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[6\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[7\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[8\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[9\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[10\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[11\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[12\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[13\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[14\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[15\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[16\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[17\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[18\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[19\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[20\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[21\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[22\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[23\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[24\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[25\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750077 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[26\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[27\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[28\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[29\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[30\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[31\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[0\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[1\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[2\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[3\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[4\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[5\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[6\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[7\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[8\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[9\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[10\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[11\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[12\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[13\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[14\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[15\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[16\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750078 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[17\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[18\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[19\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[20\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[21\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[22\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[23\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[24\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[25\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[26\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[27\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[28\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[29\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[30\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[31\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[0\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[1\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[2\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750079 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[3\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[4\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[5\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[6\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[7\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[8\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[9\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[10\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[11\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750080 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[12\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[13\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[14\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[15\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[16\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[17\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[18\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[19\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[20\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750081 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[21\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[22\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[23\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[24\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[25\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[26\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[27\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[28\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[29\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750082 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[30\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[31\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[32\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[32\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[33\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[33\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[34\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[34\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[0\] Processador.vhd(72) " "Inferred latch for \"aux_int\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[1\] Processador.vhd(72) " "Inferred latch for \"aux_int\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[2\] Processador.vhd(72) " "Inferred latch for \"aux_int\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[3\] Processador.vhd(72) " "Inferred latch for \"aux_int\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[4\] Processador.vhd(72) " "Inferred latch for \"aux_int\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[5\] Processador.vhd(72) " "Inferred latch for \"aux_int\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[6\] Processador.vhd(72) " "Inferred latch for \"aux_int\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[7\] Processador.vhd(72) " "Inferred latch for \"aux_int\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[8\] Processador.vhd(72) " "Inferred latch for \"aux_int\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[9\] Processador.vhd(72) " "Inferred latch for \"aux_int\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[10\] Processador.vhd(72) " "Inferred latch for \"aux_int\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[11\] Processador.vhd(72) " "Inferred latch for \"aux_int\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750083 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[12\] Processador.vhd(72) " "Inferred latch for \"aux_int\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[13\] Processador.vhd(72) " "Inferred latch for \"aux_int\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[14\] Processador.vhd(72) " "Inferred latch for \"aux_int\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[15\] Processador.vhd(72) " "Inferred latch for \"aux_int\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[16\] Processador.vhd(72) " "Inferred latch for \"aux_int\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[17\] Processador.vhd(72) " "Inferred latch for \"aux_int\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[18\] Processador.vhd(72) " "Inferred latch for \"aux_int\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[19\] Processador.vhd(72) " "Inferred latch for \"aux_int\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[20\] Processador.vhd(72) " "Inferred latch for \"aux_int\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[21\] Processador.vhd(72) " "Inferred latch for \"aux_int\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[22\] Processador.vhd(72) " "Inferred latch for \"aux_int\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[23\] Processador.vhd(72) " "Inferred latch for \"aux_int\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[24\] Processador.vhd(72) " "Inferred latch for \"aux_int\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[25\] Processador.vhd(72) " "Inferred latch for \"aux_int\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[26\] Processador.vhd(72) " "Inferred latch for \"aux_int\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[27\] Processador.vhd(72) " "Inferred latch for \"aux_int\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[28\] Processador.vhd(72) " "Inferred latch for \"aux_int\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[29\] Processador.vhd(72) " "Inferred latch for \"aux_int\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[30\] Processador.vhd(72) " "Inferred latch for \"aux_int\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[31\] Processador.vhd(72) " "Inferred latch for \"aux_int\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Processador.vhd(72) " "Inferred latch for \"resultado\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Processador.vhd(72) " "Inferred latch for \"resultado\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750084 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Processador.vhd(72) " "Inferred latch for \"resultado\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Processador.vhd(72) " "Inferred latch for \"resultado\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750085 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750086 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750087 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750087 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750087 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750087 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750087 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750087 "|Processador"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Processador.vhd" "Mult0" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861750328 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Processador.vhd" "Div0" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861750328 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629861750328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861750368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750369 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629861750369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861750395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861750411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861750432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8mg " "Found entity 1: add_sub_8mg" {  } { { "db/add_sub_8mg.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/add_sub_8mg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861750487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861750509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750509 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629861750509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5sl " "Found entity 1: lpm_divide_5sl" {  } { { "db/lpm_divide_5sl.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/lpm_divide_5sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629861750656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861750656 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memoria\[0\]\[1\] memoria\[0\]\[6\] " "Duplicate LATCH primitive \"memoria\[0\]\[1\]\" merged with LATCH primitive \"memoria\[0\]\[6\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750868 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memoria\[4\]\[1\] memoria\[4\]\[6\] " "Duplicate LATCH primitive \"memoria\[4\]\[1\]\" merged with LATCH primitive \"memoria\[4\]\[6\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629861750868 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629861750868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[0\]\$latch " "Latch DISPLAY\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[1\]\$latch " "Latch DISPLAY\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[2\]\$latch " "Latch DISPLAY\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[3\]\$latch " "Latch DISPLAY\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[4\]\$latch " "Latch DISPLAY\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[5\]\$latch " "Latch DISPLAY\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[6\]\$latch " "Latch DISPLAY\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[7\]\$latch " "Latch DISPLAY\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[8\]\$latch " "Latch DISPLAY\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[9\]\$latch " "Latch DISPLAY\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[10\]\$latch " "Latch DISPLAY\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[11\]\$latch " "Latch DISPLAY\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[12\]\$latch " "Latch DISPLAY\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[13\]\$latch " "Latch DISPLAY\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750869 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[14\]\$latch " "Latch DISPLAY\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[15\]\$latch " "Latch DISPLAY\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[16\]\$latch " "Latch DISPLAY\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[17\]\$latch " "Latch DISPLAY\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[18\]\$latch " "Latch DISPLAY\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[19\]\$latch " "Latch DISPLAY\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[20\]\$latch " "Latch DISPLAY\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[3\] " "Latch resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[1\] " "Latch resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[2\] " "Latch resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[0\] " "Latch resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[0\]\[6\] " "Latch memoria\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[4\]\[6\] " "Latch memoria\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[0\]\[0\] " "Latch memoria\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[4\]\[0\] " "Latch memoria\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629861750870 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629861750870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[21\] VCC " "Pin \"DISPLAY\[21\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[22\] VCC " "Pin \"DISPLAY\[22\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[23\] VCC " "Pin \"DISPLAY\[23\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[24\] VCC " "Pin \"DISPLAY\[24\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[25\] VCC " "Pin \"DISPLAY\[25\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[26\] VCC " "Pin \"DISPLAY\[26\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[27\] VCC " "Pin \"DISPLAY\[27\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[28\] VCC " "Pin \"DISPLAY\[28\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[29\] VCC " "Pin \"DISPLAY\[29\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[30\] VCC " "Pin \"DISPLAY\[30\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[31\] VCC " "Pin \"DISPLAY\[31\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[32\] VCC " "Pin \"DISPLAY\[32\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[33\] VCC " "Pin \"DISPLAY\[33\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[34\] VCC " "Pin \"DISPLAY\[34\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629861750928 "|Processador|DISPLAY[34]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629861750928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629861750993 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861751353 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[0\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861751353 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861751353 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[0\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[0\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861751353 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1629861751353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629861751514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629861751514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629861751549 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629861751549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629861751549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629861751549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629861751569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 00:22:31 2021 " "Processing ended: Wed Aug 25 00:22:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629861751569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629861751569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629861751569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629861751569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629861752749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629861752749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 00:22:32 2021 " "Processing started: Wed Aug 25 00:22:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629861752749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629861752749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629861752749 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629861752834 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1629861752834 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1629861752834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629861752909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629861752909 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador 10M50DCF484I7G " "Selected device 10M50DCF484I7G for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629861752915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629861752953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629861752954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629861753123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629861753129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484A7G " "Device 10M16DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484A7G " "Device 10M25DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484C7G " "Device 10M50DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629861753200 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629861753200 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629861753202 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629861753202 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629861753203 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629861753203 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629861753203 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629861753203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629861753204 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 52 " "No exact pin location assignment(s) for 7 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1629861753439 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1629861753846 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629861753846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629861753847 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "endereco\[2\]~4\|combout " "Node \"endereco\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|dataa " "Node \"Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|combout " "Node \"Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[2\]~4\|datab " "Node \"endereco\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 43 -1 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 329 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629861753848 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~0\|datab " "Node \"Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|combout " "Node \"Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[1\]~3\|datab " "Node \"endereco\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[1\]~3\|combout " "Node \"endereco\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 329 -1 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629861753848 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "endereco\[0\]~2\|combout " "Node \"endereco\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[0\]~2\|datab " "Node \"endereco\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861753848 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629861753848 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~0\|dataa  to: Add2~0\|datab " "From: Add2~0\|dataa  to: Add2~0\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~2\|cin  to: endereco\[2\]~4\|combout " "From: Add2~2\|cin  to: endereco\[2\]~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: datab  to: combout " "Cell: Selector43~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: datac  to: combout " "Cell: Selector43~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861753848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: endereco\[1\]~3\|dataa  to: Add2~0\|combout " "From: endereco\[1\]~3\|dataa  to: Add2~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861753848 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1629861753848 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629861753849 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1629861753849 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629861753850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector43~3  " "Automatically promoted node Selector43~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629861753862 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629861753862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr11  " "Automatically promoted node WideOr11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629861753862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aux_int\[1\] " "Destination node aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629861753862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aux_int\[2\] " "Destination node aux_int\[2\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629861753862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aux_int\[3\] " "Destination node aux_int\[3\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629861753862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629861753862 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629861753862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~0  " "Automatically promoted node Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629861753862 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629861753862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~1  " "Automatically promoted node Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629861753862 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629861753862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629861754198 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629861754198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629861754199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629861754199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629861754200 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629861754200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629861754200 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629861754200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629861754200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629861754200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629861754200 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1629861754221 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1629861754221 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1629861754221 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 18 34 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629861754222 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1629861754222 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1629861754222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629861754297 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629861754300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629861755283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629861755360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629861755380 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629861757474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629861757474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629861757928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629861759217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629861759217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1629861760072 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629861760072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629861760075 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629861760237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629861760245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629861760524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629861760524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629861760802 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629861761533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/output_files/Processador.fit.smsg " "Generated suppressed messages file C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629861761848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6213 " "Peak virtual memory: 6213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629861762135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 00:22:42 2021 " "Processing ended: Wed Aug 25 00:22:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629861762135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629861762135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629861762135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629861762135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1629861763094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629861763094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 00:22:43 2021 " "Processing started: Wed Aug 25 00:22:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629861763094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1629861763094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1629861763095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1629861763351 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1629861764854 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1629861764968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629861765704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 00:22:45 2021 " "Processing ended: Wed Aug 25 00:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629861765704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629861765704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629861765704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1629861765704 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1629861766351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1629861766841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629861766841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 00:22:46 2021 " "Processing started: Wed Aug 25 00:22:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629861766841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629861766841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629861766842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629861766931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629861767044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629861767044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767082 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1629861767291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629861767302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767302 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_in\[0\] data_in\[0\] " "create_clock -period 1.000 -name data_in\[0\] data_in\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629861767302 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629861767302 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "endereco\[2\]~4\|combout " "Node \"endereco\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|datad " "Node \"Add2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|combout " "Node \"Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[2\]~4\|datac " "Node \"endereco\[2\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 43 -1 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 329 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1629861767303 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~0\|combout " "Node \"Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[1\]~3\|datac " "Node \"endereco\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[1\]~3\|combout " "Node \"endereco\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|datab " "Node \"Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 329 -1 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1629861767303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "endereco\[0\]~2\|combout " "Node \"endereco\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""} { "Warning" "WSTA_SCC_NODE" "endereco\[0\]~2\|datac " "Node \"endereco\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629861767303 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1629861767303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~0\|dataa  to: Add2~0\|datab " "From: Add2~0\|dataa  to: Add2~0\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~2\|cin  to: endereco\[2\]~4\|combout " "From: Add2~2\|cin  to: endereco\[2\]~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: dataa  to: combout " "Cell: Selector43~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: datad  to: combout " "Cell: Selector43~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: endereco\[1\]~3\|datad  to: Add2~0\|combout " "From: endereco\[1\]~3\|datad  to: Add2~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767304 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629861767304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629861767304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629861767304 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629861767305 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1629861767312 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1629861767317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629861767318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.579 " "Worst-case setup slack is -11.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.579            -189.170 data_in\[0\]  " "  -11.579            -189.170 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.375 " "Worst-case hold slack is -0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -0.706 data_in\[0\]  " "   -0.375              -0.706 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629861767328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629861767332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.431 " "Worst-case minimum pulse width slack is -3.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431            -256.804 data_in\[0\]  " "   -3.431            -256.804 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767335 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1629861767347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629861767367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629861767684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~0\|dataa  to: Add2~0\|datab " "From: Add2~0\|dataa  to: Add2~0\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~2\|cin  to: endereco\[2\]~4\|combout " "From: Add2~2\|cin  to: endereco\[2\]~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: dataa  to: combout " "Cell: Selector43~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: datad  to: combout " "Cell: Selector43~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: endereco\[1\]~3\|datad  to: Add2~0\|combout " "From: endereco\[1\]~3\|datad  to: Add2~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629861767712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629861767713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629861767718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.096 " "Worst-case setup slack is -10.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.096            -170.648 data_in\[0\]  " "  -10.096            -170.648 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.569 data_in\[0\]  " "   -0.300              -0.569 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629861767728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629861767730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.039 " "Worst-case minimum pulse width slack is -3.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039            -209.051 data_in\[0\]  " "   -3.039            -209.051 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767733 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1629861767742 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~0\|dataa  to: Add2~0\|datab " "From: Add2~0\|dataa  to: Add2~0\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~2\|cin  to: endereco\[2\]~4\|combout " "From: Add2~2\|cin  to: endereco\[2\]~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: dataa  to: combout " "Cell: Selector43~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector43~3  from: datad  to: combout " "Cell: Selector43~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: endereco\[1\]~3\|datad  to: Add2~0\|combout " "From: endereco\[1\]~3\|datad  to: Add2~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629861767828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629861767828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629861767829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629861767831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.580 " "Worst-case setup slack is -4.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580             -73.380 data_in\[0\]  " "   -4.580             -73.380 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 data_in\[0\]  " "    0.152               0.000 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629861767838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629861767841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.875 data_in\[0\]  " "   -3.000             -64.875 data_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629861767843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629861767843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629861768593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629861768593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629861768635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 00:22:48 2021 " "Processing ended: Wed Aug 25 00:22:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629861768635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629861768635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629861768635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629861768635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1629861769610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629861769610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 00:22:49 2021 " "Processing started: Wed Aug 25 00:22:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629861769610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629861769610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629861769610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1629861769961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processador.vho C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/simulation/modelsim/ simulation " "Generated file Processador.vho in folder \"C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629861770013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629861770032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 00:22:50 2021 " "Processing ended: Wed Aug 25 00:22:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629861770032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629861770032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629861770032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629861770032 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Quartus Prime Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629861770633 ""}
