============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jan 12 2025  04:09:52 pm
  Module:                 decoder
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (6949 ps) Late External Delay Assertion at pin o_en
          Group: clk
     Startpoint: (R) o_en_reg/CK
          Clock: (R) clk
       Endpoint: (F) o_en
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    3000                  
     Required Time:=    7000                  
      Launch Clock:-       0                  
         Data Path:-      51                  
             Slack:=    6949                  

Exceptions/Constraints:
  output_delay             3000            constraints.g_line_7_47_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  o_en_reg/CK    -       -     R     (arrival)     99    -     1     0       0    (-,-) 
  o_en_reg/Q     -       CK->Q F     DFFHQX1        4  1.0     9    51      51    (-,-) 
  o_en           <<<     -     F     (port)         -    -     -     0      51    (-,-) 
#---------------------------------------------------------------------------------------

