<profile>

<section name = "Vivado HLS Report for 'filtering_network'" level="0">
<item name = "Date">Thu Dec 17 12:52:28 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">filtering_network_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku115-flvb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.50 ns, 9.375 ns, 1.56 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 37.500 ns, 37.500 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret2_dense_latency_0_0_0_1_fu_210">dense_latency_0_0_0_1, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="call_ret_dense_latency_0_0_0_s_fu_234">dense_latency_0_0_0_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="grp_sigmoid_fu_240">sigmoid, 1, 1, 12.500 ns, 12.500 ns, 1, 1, function</column>
<column name="call_ret1_relu_fu_262">relu, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 0, 2, 24482, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 498, -, -</column>
<specialColumn name="Available SLR">2160, 2760, 663360, 331680, 0</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, 7, 100</specialColumn>
<specialColumn name="Available">4320, 5520, 1326720, 663360, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="call_ret2_dense_latency_0_0_0_1_fu_210">dense_latency_0_0_0_1, 0, 0, 0, 11346, 0</column>
<column name="call_ret_dense_latency_0_0_0_s_fu_234">dense_latency_0_0_0_s, 0, 0, 0, 8542, 0</column>
<column name="call_ret1_relu_fu_262">relu, 0, 0, 0, 1660, 0</column>
<column name="grp_sigmoid_fu_240">sigmoid, 8, 0, 2, 2934, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="input_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="input_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="input_V_blk_n">9, 2, 1, 2</column>
<column name="input_V_in_sig">9, 2, 96, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="grp_sigmoid_fu_240_ap_start_reg">1, 0, 1, 0</column>
<column name="input_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="input_V_preg">96, 0, 96, 0</column>
<column name="layer4_out_0_V_reg_610">7, 0, 7, 0</column>
<column name="layer4_out_10_V_reg_660">7, 0, 7, 0</column>
<column name="layer4_out_11_V_reg_665">7, 0, 7, 0</column>
<column name="layer4_out_12_V_reg_670">7, 0, 7, 0</column>
<column name="layer4_out_13_V_reg_675">7, 0, 7, 0</column>
<column name="layer4_out_14_V_reg_680">7, 0, 7, 0</column>
<column name="layer4_out_15_V_reg_685">7, 0, 7, 0</column>
<column name="layer4_out_16_V_reg_690">7, 0, 7, 0</column>
<column name="layer4_out_17_V_reg_695">7, 0, 7, 0</column>
<column name="layer4_out_18_V_reg_700">7, 0, 7, 0</column>
<column name="layer4_out_19_V_reg_705">7, 0, 7, 0</column>
<column name="layer4_out_1_V_reg_615">7, 0, 7, 0</column>
<column name="layer4_out_2_V_reg_620">7, 0, 7, 0</column>
<column name="layer4_out_3_V_reg_625">7, 0, 7, 0</column>
<column name="layer4_out_4_V_reg_630">7, 0, 7, 0</column>
<column name="layer4_out_5_V_reg_635">7, 0, 7, 0</column>
<column name="layer4_out_6_V_reg_640">7, 0, 7, 0</column>
<column name="layer4_out_7_V_reg_645">7, 0, 7, 0</column>
<column name="layer4_out_8_V_reg_650">7, 0, 7, 0</column>
<column name="layer4_out_9_V_reg_655">7, 0, 7, 0</column>
<column name="layer5_out_0_V_reg_710">16, 0, 16, 0</column>
<column name="layer5_out_10_V_reg_760">16, 0, 16, 0</column>
<column name="layer5_out_11_V_reg_765">16, 0, 16, 0</column>
<column name="layer5_out_12_V_reg_770">16, 0, 16, 0</column>
<column name="layer5_out_13_V_reg_775">16, 0, 16, 0</column>
<column name="layer5_out_14_V_reg_780">16, 0, 16, 0</column>
<column name="layer5_out_15_V_reg_785">16, 0, 16, 0</column>
<column name="layer5_out_1_V_reg_715">16, 0, 16, 0</column>
<column name="layer5_out_2_V_reg_720">16, 0, 16, 0</column>
<column name="layer5_out_3_V_reg_725">16, 0, 16, 0</column>
<column name="layer5_out_4_V_reg_730">16, 0, 16, 0</column>
<column name="layer5_out_5_V_reg_735">16, 0, 16, 0</column>
<column name="layer5_out_6_V_reg_740">16, 0, 16, 0</column>
<column name="layer5_out_7_V_reg_745">16, 0, 16, 0</column>
<column name="layer5_out_8_V_reg_750">16, 0, 16, 0</column>
<column name="layer5_out_9_V_reg_755">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filtering_network, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filtering_network, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filtering_network, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filtering_network, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filtering_network, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filtering_network, return value</column>
<column name="input_V_ap_vld">in, 1, ap_vld, input_V, pointer</column>
<column name="input_V">in, 96, ap_vld, input_V, pointer</column>
<column name="layer7_out_0_V">out, 6, ap_vld, layer7_out_0_V, pointer</column>
<column name="layer7_out_0_V_ap_vld">out, 1, ap_vld, layer7_out_0_V, pointer</column>
<column name="layer7_out_1_V">out, 6, ap_vld, layer7_out_1_V, pointer</column>
<column name="layer7_out_1_V_ap_vld">out, 1, ap_vld, layer7_out_1_V, pointer</column>
<column name="layer7_out_2_V">out, 6, ap_vld, layer7_out_2_V, pointer</column>
<column name="layer7_out_2_V_ap_vld">out, 1, ap_vld, layer7_out_2_V, pointer</column>
<column name="layer7_out_3_V">out, 6, ap_vld, layer7_out_3_V, pointer</column>
<column name="layer7_out_3_V_ap_vld">out, 1, ap_vld, layer7_out_3_V, pointer</column>
<column name="layer7_out_4_V">out, 6, ap_vld, layer7_out_4_V, pointer</column>
<column name="layer7_out_4_V_ap_vld">out, 1, ap_vld, layer7_out_4_V, pointer</column>
<column name="layer7_out_5_V">out, 6, ap_vld, layer7_out_5_V, pointer</column>
<column name="layer7_out_5_V_ap_vld">out, 1, ap_vld, layer7_out_5_V, pointer</column>
<column name="layer7_out_6_V">out, 6, ap_vld, layer7_out_6_V, pointer</column>
<column name="layer7_out_6_V_ap_vld">out, 1, ap_vld, layer7_out_6_V, pointer</column>
<column name="layer7_out_7_V">out, 6, ap_vld, layer7_out_7_V, pointer</column>
<column name="layer7_out_7_V_ap_vld">out, 1, ap_vld, layer7_out_7_V, pointer</column>
<column name="layer7_out_8_V">out, 6, ap_vld, layer7_out_8_V, pointer</column>
<column name="layer7_out_8_V_ap_vld">out, 1, ap_vld, layer7_out_8_V, pointer</column>
<column name="layer7_out_9_V">out, 6, ap_vld, layer7_out_9_V, pointer</column>
<column name="layer7_out_9_V_ap_vld">out, 1, ap_vld, layer7_out_9_V, pointer</column>
<column name="layer7_out_10_V">out, 6, ap_vld, layer7_out_10_V, pointer</column>
<column name="layer7_out_10_V_ap_vld">out, 1, ap_vld, layer7_out_10_V, pointer</column>
<column name="layer7_out_11_V">out, 6, ap_vld, layer7_out_11_V, pointer</column>
<column name="layer7_out_11_V_ap_vld">out, 1, ap_vld, layer7_out_11_V, pointer</column>
<column name="layer7_out_12_V">out, 6, ap_vld, layer7_out_12_V, pointer</column>
<column name="layer7_out_12_V_ap_vld">out, 1, ap_vld, layer7_out_12_V, pointer</column>
<column name="layer7_out_13_V">out, 6, ap_vld, layer7_out_13_V, pointer</column>
<column name="layer7_out_13_V_ap_vld">out, 1, ap_vld, layer7_out_13_V, pointer</column>
<column name="layer7_out_14_V">out, 6, ap_vld, layer7_out_14_V, pointer</column>
<column name="layer7_out_14_V_ap_vld">out, 1, ap_vld, layer7_out_14_V, pointer</column>
<column name="layer7_out_15_V">out, 6, ap_vld, layer7_out_15_V, pointer</column>
<column name="layer7_out_15_V_ap_vld">out, 1, ap_vld, layer7_out_15_V, pointer</column>
<column name="const_size_in_1">out, 16, ap_vld, const_size_in_1, pointer</column>
<column name="const_size_in_1_ap_vld">out, 1, ap_vld, const_size_in_1, pointer</column>
<column name="const_size_out_1">out, 16, ap_vld, const_size_out_1, pointer</column>
<column name="const_size_out_1_ap_vld">out, 1, ap_vld, const_size_out_1, pointer</column>
</table>
</item>
</section>
</profile>
