#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f8b3c3d0f0 .scope module, "cron" "cron" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "play_pause";
    .port_info 3 /OUTPUT 10 "q";
    .port_info 4 /OUTPUT 1 "tick_1s";
o000001f8b3b58fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8b3c3d4b0_0 .net "clk", 0 0, o000001f8b3b58fd8;  0 drivers
o000001f8b3b59128 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8b3b54110_0 .net "play_pause", 0 0, o000001f8b3b59128;  0 drivers
v000001f8b3b541b0_0 .var "q", 9 0;
o000001f8b3b59038 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8b3b54250_0 .net "rst_n", 0 0, o000001f8b3b59038;  0 drivers
v000001f8b3b542f0_0 .net "tick_1s", 0 0, v000001f8b3c3d410_0;  1 drivers
S_000001f8b3c3d280 .scope module, "div_inst" "divisor_1hz" 2 15, 3 1 0, S_000001f8b3c3d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "tick";
P_000001f8b3c3a920 .param/l "FREQ_CLK" 0 3 8, +C4<00000000000000000000000000000101>;
v000001f8b3b235a0_0 .net "clk", 0 0, o000001f8b3b58fd8;  alias, 0 drivers
v000001f8b3b23120_0 .var "contagem", 25 0;
v000001f8b3b23830_0 .net "rst_n", 0 0, o000001f8b3b59038;  alias, 0 drivers
v000001f8b3c3d410_0 .var "tick", 0 0;
E_000001f8b3c3ac20/0 .event negedge, v000001f8b3b23830_0;
E_000001f8b3c3ac20/1 .event posedge, v000001f8b3b235a0_0;
E_000001f8b3c3ac20 .event/or E_000001f8b3c3ac20/0, E_000001f8b3c3ac20/1;
    .scope S_000001f8b3c3d280;
T_0 ;
    %wait E_000001f8b3c3ac20;
    %load/vec4 v000001f8b3b23830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000001f8b3b23120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8b3c3d410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f8b3b23120_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000001f8b3b23120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8b3c3d410_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f8b3b23120_0;
    %addi 1, 0, 26;
    %assign/vec4 v000001f8b3b23120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8b3c3d410_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f8b3c3d0f0;
T_1 ;
    %wait E_000001f8b3c3ac20;
    %load/vec4 v000001f8b3b54250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f8b3b541b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f8b3b54110_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v000001f8b3b542f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f8b3b541b0_0;
    %cmpi/u 999, 0, 10;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.5, 5;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f8b3b541b0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001f8b3b541b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f8b3b541b0_0, 0;
T_1.6 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cron.v";
    "./divisor_1hz.v";
