// Seed: 4201788079
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  always @(posedge (1 == id_1 - (id_1))) begin
    id_4 <= #1 1;
    id_4 <= 1;
  end
endmodule
