# Verilog-piano
This project endeavours to design and implement a basic frequency generator using dynamic clock signals which can be implemented to design a piano.
