Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  8 15:54:35 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_train_gen_timing_summary_routed.rpt -pb pulse_train_gen_timing_summary_routed.pb -rpx pulse_train_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_train_gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Trig_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_in
                            (input port)
  Destination:            CLK_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.323ns  (logic 5.412ns (52.429%)  route 4.911ns (47.571%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_out_OBUF_BUFG_inst/O
                         net (fo=7, routed)           2.939     6.483    CLK_out_OBUF_BUFG
    G17                  OBUF (Prop_obuf_I_O)         3.840    10.323 r  CLK_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.323    CLK_out
    G17                                                               r  CLK_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trig_in
                            (input port)
  Destination:            TRIG_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 5.361ns (52.251%)  route 4.899ns (47.749%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  Trig_in (IN)
                         net (fo=0)                   0.000     0.000    Trig_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Trig_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    TRIG_out_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  TRIG_out_OBUF_BUFG_inst/O
                         net (fo=2, routed)           2.932     6.453    TRIG_out_OBUF_BUFG
    N18                  OBUF (Prop_obuf_I_O)         3.806    10.259 r  TRIG_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.259    TRIG_out
    N18                                                               r  TRIG_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_in
                            (input port)
  Destination:            Pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.597ns  (logic 5.417ns (63.005%)  route 3.180ns (36.995%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.469     2.945    CLK_out_OBUF
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.069 r  Pulse_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     4.780    Pulse_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.816     8.597 r  Pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.597    Pulse_out
    H17                                                               r  Pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pulse_complete
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.438ns (53.781%)  route 3.814ns (46.219%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  done_reg/Q
                         net (fo=3, routed)           3.814     4.233    Pulse_complete_OBUF
    V8                   OBUF (Prop_obuf_I_O)         4.019     8.251 r  Pulse_complete_OBUF_inst/O
                         net (fo=0)                   0.000     8.251    Pulse_complete
    V8                                                                r  Pulse_complete (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.778ns (67.512%)  route 2.299ns (32.488%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  done_reg/Q
                         net (fo=3, routed)           0.628     1.047    Pulse_complete_OBUF
    SLICE_X0Y37          LUT2 (Prop_lut2_I1_O)        0.322     1.369 r  BUSY_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     3.040    BUSY_OBUF
    J19                  OBUF (Prop_obuf_I_O)         4.037     7.077 r  BUSY_OBUF_inst/O
                         net (fo=0)                   0.000     7.077    BUSY
    J19                                                               r  BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            stop_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.997ns  (logic 0.580ns (29.051%)  route 1.417ns (70.949%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  active_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  active_reg/Q
                         net (fo=4, routed)           0.835     1.291    active
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.124     1.415 f  stop_i_2/O
                         net (fo=1, routed)           0.581     1.997    stop_i_2_n_0
    SLICE_X0Y37          FDCE                                         f  stop_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.608ns (40.304%)  route 0.901ns (59.696%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=6, routed)           0.901     1.357    count[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I0_O)        0.152     1.509 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.509    count[2]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.501ns  (logic 0.608ns (40.498%)  route 0.893ns (59.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=6, routed)           0.893     1.349    count[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I2_O)        0.152     1.501 r  done_i_1/O
                         net (fo=1, routed)           0.000     1.501    done_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.481ns  (logic 0.580ns (39.175%)  route 0.901ns (60.825%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[1]/Q
                         net (fo=6, routed)           0.901     1.357    count[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I2_O)        0.124     1.481 r  active_i_1/O
                         net (fo=1, routed)           0.000     1.481    active_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.580ns (39.367%)  route 0.893ns (60.633%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[1]/Q
                         net (fo=6, routed)           0.893     1.349    count[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I2_O)        0.124     1.473 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.473    count[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.128ns (36.700%)  route 0.221ns (63.300%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  done_reg/Q
                         net (fo=3, routed)           0.221     0.349    Pulse_complete_OBUF
    SLICE_X0Y35          FDCE                                         f  run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.227ns (56.394%)  route 0.176ns (43.606%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[2]/Q
                         net (fo=5, routed)           0.176     0.304    count[2]
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.099     0.403 r  stop_i_1/O
                         net (fo=1, routed)           0.000     0.403    stop_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  stop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.570%)  route 0.222ns (54.430%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  active_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  active_reg/Q
                         net (fo=4, routed)           0.222     0.363    active
    SLICE_X0Y36          LUT5 (Prop_lut5_I4_O)        0.045     0.408 r  active_i_1/O
                         net (fo=1, routed)           0.000     0.408    active_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.227ns (54.830%)  route 0.187ns (45.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  count_reg[2]/Q
                         net (fo=5, routed)           0.187     0.315    count[2]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.099     0.414 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    count[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.230ns (55.287%)  route 0.186ns (44.713%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[2]/Q
                         net (fo=5, routed)           0.186     0.314    count[2]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.102     0.416 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    count[2]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.231ns (55.262%)  route 0.187ns (44.738%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[2]/Q
                         net (fo=5, routed)           0.187     0.315    count[2]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.103     0.418 r  done_i_1/O
                         net (fo=1, routed)           0.000     0.418    done_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[1]/Q
                         net (fo=6, routed)           0.241     0.382    count[1]
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.045     0.427 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    count[1]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            stop_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.186ns (27.535%)  route 0.490ns (72.465%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  active_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  active_reg/Q
                         net (fo=4, routed)           0.305     0.446    active
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     0.491 f  stop_i_2/O
                         net (fo=1, routed)           0.184     0.676    stop_i_2_n_0
    SLICE_X0Y37          FDCE                                         f  stop_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.332ns (71.413%)  route 0.533ns (28.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  active_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  active_reg/Q
                         net (fo=4, routed)           0.176     0.317    active
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.045     0.362 r  Pulse_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.719    Pulse_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.146     1.865 r  Pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.865    Pulse_out
    H17                                                               r  Pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.415ns (73.414%)  route 0.512ns (26.586%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  active_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  active_reg/Q
                         net (fo=4, routed)           0.176     0.317    active
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.048     0.365 r  BUSY_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     0.701    BUSY_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.226     1.927 r  BUSY_OBUF_inst/O
                         net (fo=0)                   0.000     1.927    BUSY
    J19                                                               r  BUSY (OUT)
  -------------------------------------------------------------------    -------------------





