Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  1 17:47:38 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.682        0.000                      0                  529        0.037        0.000                      0                  529        3.750        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.682        0.000                      0                  529        0.037        0.000                      0                  529        3.750        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[161]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 7.196ns (58.655%)  route 5.072ns (41.345%))
  Logic Levels:           47  (CARRY4=45 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 24.843 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.092 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.415 r  uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.415    uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1_n_6
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.502    24.843    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[161]/C
                         clock pessimism              0.180    25.023    
                         clock uncertainty           -0.035    24.987    
    SLICE_X2Y66          FDCE (Setup_fdce_C_D)        0.109    25.096    uart_unit/baud_gen_unit/counter_reg_reg[161]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -17.415    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[162]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.184ns  (logic 7.112ns (58.370%)  route 5.072ns (41.630%))
  Logic Levels:           47  (CARRY4=45 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 24.843 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.092 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.331 r  uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.331    uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1_n_5
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.502    24.843    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[162]/C
                         clock pessimism              0.180    25.023    
                         clock uncertainty           -0.035    24.987    
    SLICE_X2Y66          FDCE (Setup_fdce_C_D)        0.109    25.096    uart_unit/baud_gen_unit/counter_reg_reg[162]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -17.331    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.164ns  (logic 7.092ns (58.301%)  route 5.072ns (41.699%))
  Logic Levels:           47  (CARRY4=45 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 24.843 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.092 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.311 r  uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.311    uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1_n_7
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.502    24.843    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[160]/C
                         clock pessimism              0.180    25.023    
                         clock uncertainty           -0.035    24.987    
    SLICE_X2Y66          FDCE (Setup_fdce_C_D)        0.109    25.096    uart_unit/baud_gen_unit/counter_reg_reg[160]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -17.311    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.151ns  (logic 7.079ns (58.257%)  route 5.072ns (41.744%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.298 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.298    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_6
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503    24.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[157]/C
                         clock pessimism              0.180    25.024    
                         clock uncertainty           -0.035    24.988    
    SLICE_X2Y65          FDCE (Setup_fdce_C_D)        0.109    25.097    uart_unit/baud_gen_unit/counter_reg_reg[157]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[159]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 7.071ns (58.229%)  route 5.072ns (41.771%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.290 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.290    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_4
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503    24.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[159]/C
                         clock pessimism              0.180    25.024    
                         clock uncertainty           -0.035    24.988    
    SLICE_X2Y65          FDCE (Setup_fdce_C_D)        0.109    25.097    uart_unit/baud_gen_unit/counter_reg_reg[159]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -17.290    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.067ns  (logic 6.995ns (57.966%)  route 5.072ns (42.034%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.214 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.214    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_5
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503    24.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[158]/C
                         clock pessimism              0.180    25.024    
                         clock uncertainty           -0.035    24.988    
    SLICE_X2Y65          FDCE (Setup_fdce_C_D)        0.109    25.097    uart_unit/baud_gen_unit/counter_reg_reg[158]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.904ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.047ns  (logic 6.975ns (57.896%)  route 5.072ns (42.104%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.975 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.975    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.194 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.194    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_7
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503    24.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[156]/C
                         clock pessimism              0.180    25.024    
                         clock uncertainty           -0.035    24.988    
    SLICE_X2Y65          FDCE (Setup_fdce_C_D)        0.109    25.097    uart_unit/baud_gen_unit/counter_reg_reg[156]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -17.194    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[153]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.034ns  (logic 6.962ns (57.851%)  route 5.072ns (42.149%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.181 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.181    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_6
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504    24.845    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[153]/C
                         clock pessimism              0.180    25.025    
                         clock uncertainty           -0.035    24.989    
    SLICE_X2Y64          FDCE (Setup_fdce_C_D)        0.109    25.098    uart_unit/baud_gen_unit/counter_reg_reg[153]
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                         -17.181    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             7.926ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[155]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.026ns  (logic 6.954ns (57.823%)  route 5.072ns (42.177%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.173 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.173    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_4
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504    24.845    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[155]/C
                         clock pessimism              0.180    25.025    
                         clock uncertainty           -0.035    24.989    
    SLICE_X2Y64          FDCE (Setup_fdce_C_D)        0.109    25.098    uart_unit/baud_gen_unit/counter_reg_reg[155]
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                  7.926    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 6.878ns (57.554%)  route 5.072ns (42.446%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.625     5.146    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_unit/baud_gen_unit/counter_reg_reg[15]/Q
                         net (fo=2, routed)           1.517     7.182    uart_unit/baud_gen_unit/counter_reg_reg[15]
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.306 r  uart_unit/baud_gen_unit/baud_tick_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.306    uart_unit/baud_gen_unit/baud_tick_carry__0_i_3_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.856 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.084    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.198    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.426    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.540    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.654    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.768    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.882    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.996    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.110    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.338 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         3.554    12.892    uart_unit/baud_gen_unit/CO[0]
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.313    13.205 r  uart_unit/baud_gen_unit/counter_reg[36]_i_2/O
                         net (fo=1, routed)           0.000    13.205    uart_unit/baud_gen_unit/counter_reg[36]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.581 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.581    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.698 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.698    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.815 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.815    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.932 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.932    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.049    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.166    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.283    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.517    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.634    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.868    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.985    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.102    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.220    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.337    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.571 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.688    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.805    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.039 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.039    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.156 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.273 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.273    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.390 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.390    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.507 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.507    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.624 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.624    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.741 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.741    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.858 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.858    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.097 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.097    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_5
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504    24.845    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[154]/C
                         clock pessimism              0.180    25.025    
                         clock uncertainty           -0.035    24.989    
    SLICE_X2Y64          FDCE (Setup_fdce_C_D)        0.109    25.098    uart_unit/baud_gen_unit/counter_reg_reg[154]
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                         -17.097    
  -------------------------------------------------------------------
                         slack                                  8.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 intf_uart_alu_unit/result_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.564     1.447    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  intf_uart_alu_unit/result_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.644    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/DIA
    SLICE_X8Y39          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.834     1.961    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X8Y39          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y39          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.607    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.885%)  route 0.131ns (48.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.591     1.474    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.131     1.746    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/ADDRD5
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/WCLK
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.885%)  route 0.131ns (48.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.591     1.474    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.131     1.746    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/ADDRD5
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/WCLK
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.885%)  route 0.131ns (48.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.591     1.474    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.131     1.746    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/ADDRD5
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/WCLK
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.885%)  route 0.131ns (48.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.591     1.474    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.131     1.746    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/ADDRD5
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/WCLK
    SLICE_X6Y40          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    uart_unit/fifo_tx_unit/array_reg_reg_0_63_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.590     1.473    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.724    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/DIA
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.859     1.986    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.634    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.589     1.472    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.282     1.895    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/ADDRD0
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.859     1.986    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.797    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.589     1.472    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.282     1.895    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/ADDRD0
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.859     1.986    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.797    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.589     1.472    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.282     1.895    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/ADDRD0
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.859     1.986    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.797    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.589     1.472    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.282     1.895    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/ADDRD0
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.859     1.986    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X6Y36          RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.797    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X4Y39    intf_uart_alu_unit/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X3Y38    intf_uart_alu_unit/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X4Y39    intf_uart_alu_unit/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X4Y39    intf_uart_alu_unit/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y37   intf_uart_alu_unit/data_a_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y37   intf_uart_alu_unit/data_a_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y37   intf_uart_alu_unit/data_a_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X10Y38   intf_uart_alu_unit/data_a_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y38   intf_uart_alu_unit/data_a_reg_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y38    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X6Y38    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y38    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y38    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 3.974ns (47.971%)  route 4.310ns (52.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.636     5.157    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X0Y40          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.456     5.613 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           4.310     9.923    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.441 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.441    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 3.961ns (58.439%)  route 2.817ns (41.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.633     5.154    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X0Y36          FDPE                                         r  uart_unit/fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  uart_unit/fifo_rx_unit/empty_reg_reg/Q
                         net (fo=6, routed)           2.817     8.427    rx_empty_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.932 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000    11.932    rx_empty
    U16                                                               r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.743ns  (logic 3.986ns (69.396%)  route 1.758ns (30.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.636     5.157    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  uart_unit/fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  uart_unit/fifo_tx_unit/full_reg_reg/Q
                         net (fo=6, routed)           1.758     7.371    tx_full_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.901 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000    10.901    tx_full
    E19                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.372ns (77.433%)  route 0.400ns (22.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.476    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  uart_unit/fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_unit/fifo_tx_unit/full_reg_reg/Q
                         net (fo=6, routed)           0.400     2.017    tx_full_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.247 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.247    tx_full
    E19                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.347ns (61.343%)  route 0.849ns (38.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.591     1.474    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X0Y36          FDPE                                         r  uart_unit/fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  uart_unit/fifo_rx_unit/empty_reg_reg/Q
                         net (fo=6, routed)           0.849     2.464    rx_empty_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.670 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.670    rx_empty
    U16                                                               r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.360ns (48.054%)  route 1.470ns (51.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.594     1.477    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X0Y40          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.470     3.088    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.307 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.307    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[160]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.451ns (16.833%)  route 7.170ns (83.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.170     8.621    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y66          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[160]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.502     4.843    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[160]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[161]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.451ns (16.833%)  route 7.170ns (83.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.170     8.621    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y66          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.502     4.843    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[161]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[162]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.451ns (16.833%)  route 7.170ns (83.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.170     8.621    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y66          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.502     4.843    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[162]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[156]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.482ns  (logic 1.451ns (17.108%)  route 7.031ns (82.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.031     8.482    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y65          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503     4.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[156]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[157]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.482ns  (logic 1.451ns (17.108%)  route 7.031ns (82.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.031     8.482    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y65          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503     4.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[157]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[158]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.482ns  (logic 1.451ns (17.108%)  route 7.031ns (82.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.031     8.482    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y65          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[158]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503     4.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[158]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[159]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.482ns  (logic 1.451ns (17.108%)  route 7.031ns (82.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         7.031     8.482    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y65          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.503     4.844    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[159]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[152]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.451ns (17.412%)  route 6.883ns (82.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         6.883     8.334    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y64          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[152]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504     4.845    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[152]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[153]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.451ns (17.412%)  route 6.883ns (82.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         6.883     8.334    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y64          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504     4.845    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[153]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[154]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.451ns (17.412%)  route 6.883ns (82.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         6.883     8.334    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y64          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[154]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504     4.845    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[154]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.219ns (26.632%)  route 0.604ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.823    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y27          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.853     1.980    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.219ns (26.632%)  route 0.604ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.823    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y27          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.853     1.980    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.219ns (26.632%)  route 0.604ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.823    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y27          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.853     1.980    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.219ns (26.632%)  route 0.604ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.823    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y27          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.853     1.980    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.219ns (24.953%)  route 0.659ns (75.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.659     0.879    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y26          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.851     1.978    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.219ns (24.953%)  route 0.659ns (75.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.659     0.879    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y26          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.851     1.978    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.219ns (24.953%)  route 0.659ns (75.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.659     0.879    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y26          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.851     1.978    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.219ns (24.953%)  route 0.659ns (75.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.659     0.879    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y26          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.851     1.978    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.219ns (24.731%)  route 0.667ns (75.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.667     0.887    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y28          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.854     1.981    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.219ns (24.731%)  route 0.667ns (75.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.667     0.887    uart_unit/baud_gen_unit/AR[0]
    SLICE_X2Y28          FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.854     1.981    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[11]/C





