// Seed: 3365920517
module module_0 (
    input tri0 id_0,
    input wor  id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wand  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    input  wor   id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = 1 == -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri0 id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1'b0;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_2 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_8
  );
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
