{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 23:56:22 2021 " "Info: Processing started: Thu Mar 25 23:56:22 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off quartus -c VHDL_code --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off quartus -c VHDL_code --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register index\[1\] register max_s\[31\] 33.01 MHz 30.298 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.01 MHz between source register \"index\[1\]\" and destination register \"max_s\[31\]\" (period= 30.298 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.147 ns + Longest register register " "Info: + Longest register to register delay is 30.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns index\[1\] 1 REG LC_X52_Y32_N5 197 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y32_N5; Fanout = 197; REG Node = 'index\[1\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { index[1] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.559 ns) + CELL(0.280 ns) 3.839 ns Mux~2049 2 COMB LC_X46_Y19_N4 1 " "Info: 2: + IC(3.559 ns) + CELL(0.280 ns) = 3.839 ns; Loc. = LC_X46_Y19_N4; Fanout = 1; COMB Node = 'Mux~2049'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "3.839 ns" { index[1] Mux~2049 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.183 ns) 6.216 ns Mux~2050 3 COMB LC_X36_Y31_N5 2 " "Info: 3: + IC(2.194 ns) + CELL(0.183 ns) = 6.216 ns; Loc. = LC_X36_Y31_N5; Fanout = 2; COMB Node = 'Mux~2050'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.377 ns" { Mux~2049 Mux~2050 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.280 ns) 6.802 ns LessThan~1794 4 COMB LC_X36_Y31_N6 1 " "Info: 4: + IC(0.306 ns) + CELL(0.280 ns) = 6.802 ns; Loc. = LC_X36_Y31_N6; Fanout = 1; COMB Node = 'LessThan~1794'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.586 ns" { Mux~2050 LessThan~1794 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.183 ns) 8.459 ns LessThan~1798 5 COMB LC_X37_Y25_N6 28 " "Info: 5: + IC(1.474 ns) + CELL(0.183 ns) = 8.459 ns; Loc. = LC_X37_Y25_N6; Fanout = 28; COMB Node = 'LessThan~1798'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.657 ns" { LessThan~1794 LessThan~1798 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.280 ns) 10.561 ns max_v~1798 6 COMB LC_X34_Y32_N9 3 " "Info: 6: + IC(1.822 ns) + CELL(0.280 ns) = 10.561 ns; Loc. = LC_X34_Y32_N9; Fanout = 3; COMB Node = 'max_v~1798'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.102 ns" { LessThan~1798 max_v~1798 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.443 ns) 12.359 ns LessThan~2101 7 COMB LC_X37_Y27_N5 1 " "Info: 7: + IC(1.355 ns) + CELL(0.443 ns) = 12.359 ns; Loc. = LC_X37_Y27_N5; Fanout = 1; COMB Node = 'LessThan~2101'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.798 ns" { max_v~1798 LessThan~2101 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 12.417 ns LessThan~2086 8 COMB LC_X37_Y27_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 12.417 ns; Loc. = LC_X37_Y27_N6; Fanout = 1; COMB Node = 'LessThan~2086'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2101 LessThan~2086 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 12.475 ns LessThan~2071 9 COMB LC_X37_Y27_N7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 12.475 ns; Loc. = LC_X37_Y27_N7; Fanout = 1; COMB Node = 'LessThan~2071'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2086 LessThan~2071 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 12.533 ns LessThan~2056 10 COMB LC_X37_Y27_N8 1 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 12.533 ns; Loc. = LC_X37_Y27_N8; Fanout = 1; COMB Node = 'LessThan~2056'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2071 LessThan~2056 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 12.747 ns LessThan~2041 11 COMB LC_X37_Y27_N9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.214 ns) = 12.747 ns; Loc. = LC_X37_Y27_N9; Fanout = 1; COMB Node = 'LessThan~2041'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.214 ns" { LessThan~2056 LessThan~2041 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 12.845 ns LessThan~1966 12 COMB LC_X37_Y26_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.098 ns) = 12.845 ns; Loc. = LC_X37_Y26_N4; Fanout = 1; COMB Node = 'LessThan~1966'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2041 LessThan~1966 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 12.987 ns LessThan~1891 13 COMB LC_X37_Y26_N9 1 " "Info: 13: + IC(0.000 ns) + CELL(0.142 ns) = 12.987 ns; Loc. = LC_X37_Y26_N9; Fanout = 1; COMB Node = 'LessThan~1891'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { LessThan~1966 LessThan~1891 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 13.085 ns LessThan~1816 14 COMB LC_X37_Y25_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.098 ns) = 13.085 ns; Loc. = LC_X37_Y25_N4; Fanout = 1; COMB Node = 'LessThan~1816'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1891 LessThan~1816 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 13.534 ns LessThan~1799 15 COMB LC_X37_Y25_N5 31 " "Info: 15: + IC(0.000 ns) + CELL(0.449 ns) = 13.534 ns; Loc. = LC_X37_Y25_N5; Fanout = 31; COMB Node = 'LessThan~1799'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.449 ns" { LessThan~1816 LessThan~1799 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.075 ns) 16.009 ns max_v~1779 16 COMB LC_X43_Y31_N5 2 " "Info: 16: + IC(2.400 ns) + CELL(0.075 ns) = 16.009 ns; Loc. = LC_X43_Y31_N5; Fanout = 2; COMB Node = 'max_v~1779'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.475 ns" { LessThan~1799 max_v~1779 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.610 ns) 17.939 ns LessThan~2196 17 COMB LC_X36_Y30_N9 1 " "Info: 17: + IC(1.320 ns) + CELL(0.610 ns) = 17.939 ns; Loc. = LC_X36_Y30_N9; Fanout = 1; COMB Node = 'LessThan~2196'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.930 ns" { max_v~1779 LessThan~2196 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 18.037 ns LessThan~2121 18 COMB LC_X36_Y29_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.098 ns) = 18.037 ns; Loc. = LC_X36_Y29_N4; Fanout = 1; COMB Node = 'LessThan~2121'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2196 LessThan~2121 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 18.179 ns LessThan~2046 19 COMB LC_X36_Y29_N9 1 " "Info: 19: + IC(0.000 ns) + CELL(0.142 ns) = 18.179 ns; Loc. = LC_X36_Y29_N9; Fanout = 1; COMB Node = 'LessThan~2046'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { LessThan~2121 LessThan~2046 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 18.277 ns LessThan~1971 20 COMB LC_X36_Y28_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.098 ns) = 18.277 ns; Loc. = LC_X36_Y28_N4; Fanout = 1; COMB Node = 'LessThan~1971'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2046 LessThan~1971 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 18.419 ns LessThan~1896 21 COMB LC_X36_Y28_N9 1 " "Info: 21: + IC(0.000 ns) + CELL(0.142 ns) = 18.419 ns; Loc. = LC_X36_Y28_N9; Fanout = 1; COMB Node = 'LessThan~1896'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { LessThan~1971 LessThan~1896 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 18.517 ns LessThan~1821 22 COMB LC_X36_Y27_N4 1 " "Info: 22: + IC(0.000 ns) + CELL(0.098 ns) = 18.517 ns; Loc. = LC_X36_Y27_N4; Fanout = 1; COMB Node = 'LessThan~1821'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1896 LessThan~1821 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 18.966 ns LessThan~1804 23 COMB LC_X36_Y27_N5 34 " "Info: 23: + IC(0.000 ns) + CELL(0.449 ns) = 18.966 ns; Loc. = LC_X36_Y27_N5; Fanout = 34; COMB Node = 'LessThan~1804'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.449 ns" { LessThan~1821 LessThan~1804 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.280 ns) 21.170 ns max_v~1844 24 COMB LC_X37_Y32_N3 4 " "Info: 24: + IC(1.924 ns) + CELL(0.280 ns) = 21.170 ns; Loc. = LC_X37_Y32_N3; Fanout = 4; COMB Node = 'max_v~1844'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.204 ns" { LessThan~1804 max_v~1844 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.344 ns) 23.084 ns LessThan~1961 25 COMB LC_X35_Y27_N5 1 " "Info: 25: + IC(1.570 ns) + CELL(0.344 ns) = 23.084 ns; Loc. = LC_X35_Y27_N5; Fanout = 1; COMB Node = 'LessThan~1961'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.914 ns" { max_v~1844 LessThan~1961 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 23.142 ns LessThan~1946 26 COMB LC_X35_Y27_N6 1 " "Info: 26: + IC(0.000 ns) + CELL(0.058 ns) = 23.142 ns; Loc. = LC_X35_Y27_N6; Fanout = 1; COMB Node = 'LessThan~1946'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~1961 LessThan~1946 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 23.200 ns LessThan~1931 27 COMB LC_X35_Y27_N7 1 " "Info: 27: + IC(0.000 ns) + CELL(0.058 ns) = 23.200 ns; Loc. = LC_X35_Y27_N7; Fanout = 1; COMB Node = 'LessThan~1931'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~1946 LessThan~1931 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 23.258 ns LessThan~1916 28 COMB LC_X35_Y27_N8 1 " "Info: 28: + IC(0.000 ns) + CELL(0.058 ns) = 23.258 ns; Loc. = LC_X35_Y27_N8; Fanout = 1; COMB Node = 'LessThan~1916'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~1931 LessThan~1916 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 23.472 ns LessThan~1901 29 COMB LC_X35_Y27_N9 1 " "Info: 29: + IC(0.000 ns) + CELL(0.214 ns) = 23.472 ns; Loc. = LC_X35_Y27_N9; Fanout = 1; COMB Node = 'LessThan~1901'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.214 ns" { LessThan~1916 LessThan~1901 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 23.570 ns LessThan~1826 30 COMB LC_X35_Y26_N4 1 " "Info: 30: + IC(0.000 ns) + CELL(0.098 ns) = 23.570 ns; Loc. = LC_X35_Y26_N4; Fanout = 1; COMB Node = 'LessThan~1826'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1901 LessThan~1826 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 24.019 ns LessThan~1809 31 COMB LC_X35_Y26_N5 64 " "Info: 31: + IC(0.000 ns) + CELL(0.449 ns) = 24.019 ns; Loc. = LC_X35_Y26_N5; Fanout = 64; COMB Node = 'LessThan~1809'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.449 ns" { LessThan~1826 LessThan~1809 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.280 ns) 26.701 ns max_v~1781 32 COMB LC_X43_Y31_N3 2 " "Info: 32: + IC(2.402 ns) + CELL(0.280 ns) = 26.701 ns; Loc. = LC_X43_Y31_N3; Fanout = 2; COMB Node = 'max_v~1781'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.682 ns" { LessThan~1809 max_v~1781 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.502 ns) 28.991 ns max_s\[5\]~277 33 COMB LC_X34_Y28_N9 6 " "Info: 33: + IC(1.788 ns) + CELL(0.502 ns) = 28.991 ns; Loc. = LC_X34_Y28_N9; Fanout = 6; COMB Node = 'max_s\[5\]~277'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.290 ns" { max_v~1781 max_s[5]~277 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 29.089 ns max_s\[10\]~297 34 COMB LC_X34_Y27_N4 6 " "Info: 34: + IC(0.000 ns) + CELL(0.098 ns) = 29.089 ns; Loc. = LC_X34_Y27_N4; Fanout = 6; COMB Node = 'max_s\[10\]~297'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[5]~277 max_s[10]~297 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 29.231 ns max_s\[15\]~317 35 COMB LC_X34_Y27_N9 6 " "Info: 35: + IC(0.000 ns) + CELL(0.142 ns) = 29.231 ns; Loc. = LC_X34_Y27_N9; Fanout = 6; COMB Node = 'max_s\[15\]~317'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { max_s[10]~297 max_s[15]~317 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 29.329 ns max_s\[20\]~337 36 COMB LC_X34_Y26_N4 6 " "Info: 36: + IC(0.000 ns) + CELL(0.098 ns) = 29.329 ns; Loc. = LC_X34_Y26_N4; Fanout = 6; COMB Node = 'max_s\[20\]~337'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[15]~317 max_s[20]~337 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 29.471 ns max_s\[25\]~357 37 COMB LC_X34_Y26_N9 6 " "Info: 37: + IC(0.000 ns) + CELL(0.142 ns) = 29.471 ns; Loc. = LC_X34_Y26_N9; Fanout = 6; COMB Node = 'max_s\[25\]~357'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { max_s[20]~337 max_s[25]~357 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 29.569 ns max_s\[30\]~377 38 COMB LC_X34_Y25_N4 1 " "Info: 38: + IC(0.000 ns) + CELL(0.098 ns) = 29.569 ns; Loc. = LC_X34_Y25_N4; Fanout = 1; COMB Node = 'max_s\[30\]~377'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[25]~357 max_s[30]~377 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.578 ns) 30.147 ns max_s\[31\] 39 REG LC_X34_Y25_N5 2 " "Info: 39: + IC(0.000 ns) + CELL(0.578 ns) = 30.147 ns; Loc. = LC_X34_Y25_N5; Fanout = 2; REG Node = 'max_s\[31\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.578 ns" { max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.033 ns 26.65 % " "Info: Total cell delay = 8.033 ns ( 26.65 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.114 ns 73.35 % " "Info: Total interconnect delay = 22.114 ns ( 73.35 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "30.147 ns" { index[1] Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "30.147 ns" { index[1] Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } { 0.000ns 3.559ns 2.194ns 0.306ns 1.474ns 1.822ns 1.355ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.400ns 1.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.924ns 1.570ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.402ns 1.788ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.280ns 0.183ns 0.280ns 0.183ns 0.280ns 0.443ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.142ns 0.098ns 0.449ns 0.075ns 0.610ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.449ns 0.280ns 0.344ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.449ns 0.280ns 0.502ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.578ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.910 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_T4 96 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_T4; Fanout = 96; CLK Node = 'clk'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { clk } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.542 ns) 2.910 ns max_s\[31\] 2 REG LC_X34_Y25_N5 2 " "Info: 2: + IC(1.643 ns) + CELL(0.542 ns) = 2.910 ns; Loc. = LC_X34_Y25_N5; Fanout = 2; REG Node = 'max_s\[31\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.185 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.54 % " "Info: Total cell delay = 1.267 ns ( 43.54 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns 56.46 % " "Info: Total interconnect delay = 1.643 ns ( 56.46 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.910 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 max_s[31] } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.895 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_T4 96 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_T4; Fanout = 96; CLK Node = 'clk'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { clk } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.542 ns) 2.895 ns index\[1\] 2 REG LC_X52_Y32_N5 197 " "Info: 2: + IC(1.628 ns) + CELL(0.542 ns) = 2.895 ns; Loc. = LC_X52_Y32_N5; Fanout = 197; REG Node = 'index\[1\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.170 ns" { clk index[1] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.77 % " "Info: Total cell delay = 1.267 ns ( 43.77 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns 56.23 % " "Info: Total interconnect delay = 1.628 ns ( 56.23 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.895 ns" { clk index[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.895 ns" { clk clk~out0 index[1] } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.910 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 max_s[31] } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.725ns 0.542ns } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.895 ns" { clk index[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.895 ns" { clk clk~out0 index[1] } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "30.147 ns" { index[1] Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "30.147 ns" { index[1] Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } { 0.000ns 3.559ns 2.194ns 0.306ns 1.474ns 1.822ns 1.355ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.400ns 1.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.924ns 1.570ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.402ns 1.788ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.280ns 0.183ns 0.280ns 0.183ns 0.280ns 0.443ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.142ns 0.098ns 0.449ns 0.075ns 0.610ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.449ns 0.280ns 0.344ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.449ns 0.280ns 0.502ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.578ns } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.910 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 max_s[31] } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.725ns 0.542ns } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.895 ns" { clk index[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.895 ns" { clk clk~out0 index[1] } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "max_s\[31\] in_matrix\[0\]\[1\]\[19\] clk 29.701 ns register " "Info: tsu for register \"max_s\[31\]\" (data pin = \"in_matrix\[0\]\[1\]\[19\]\", clock pin = \"clk\") is 29.701 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.601 ns + Longest pin register " "Info: + Longest pin to register delay is 32.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns in_matrix\[0\]\[1\]\[19\] 1 PIN PIN_AM8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AM8; Fanout = 1; PIN Node = 'in_matrix\[0\]\[1\]\[19\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][19] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.840 ns) + CELL(0.366 ns) 6.293 ns Mux~2049 2 COMB LC_X46_Y19_N4 1 " "Info: 2: + IC(4.840 ns) + CELL(0.366 ns) = 6.293 ns; Loc. = LC_X46_Y19_N4; Fanout = 1; COMB Node = 'Mux~2049'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "5.206 ns" { in_matrix[0][1][19] Mux~2049 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.183 ns) 8.670 ns Mux~2050 3 COMB LC_X36_Y31_N5 2 " "Info: 3: + IC(2.194 ns) + CELL(0.183 ns) = 8.670 ns; Loc. = LC_X36_Y31_N5; Fanout = 2; COMB Node = 'Mux~2050'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.377 ns" { Mux~2049 Mux~2050 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.280 ns) 9.256 ns LessThan~1794 4 COMB LC_X36_Y31_N6 1 " "Info: 4: + IC(0.306 ns) + CELL(0.280 ns) = 9.256 ns; Loc. = LC_X36_Y31_N6; Fanout = 1; COMB Node = 'LessThan~1794'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.586 ns" { Mux~2050 LessThan~1794 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.183 ns) 10.913 ns LessThan~1798 5 COMB LC_X37_Y25_N6 28 " "Info: 5: + IC(1.474 ns) + CELL(0.183 ns) = 10.913 ns; Loc. = LC_X37_Y25_N6; Fanout = 28; COMB Node = 'LessThan~1798'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.657 ns" { LessThan~1794 LessThan~1798 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.280 ns) 13.015 ns max_v~1798 6 COMB LC_X34_Y32_N9 3 " "Info: 6: + IC(1.822 ns) + CELL(0.280 ns) = 13.015 ns; Loc. = LC_X34_Y32_N9; Fanout = 3; COMB Node = 'max_v~1798'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.102 ns" { LessThan~1798 max_v~1798 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.443 ns) 14.813 ns LessThan~2101 7 COMB LC_X37_Y27_N5 1 " "Info: 7: + IC(1.355 ns) + CELL(0.443 ns) = 14.813 ns; Loc. = LC_X37_Y27_N5; Fanout = 1; COMB Node = 'LessThan~2101'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.798 ns" { max_v~1798 LessThan~2101 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 14.871 ns LessThan~2086 8 COMB LC_X37_Y27_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 14.871 ns; Loc. = LC_X37_Y27_N6; Fanout = 1; COMB Node = 'LessThan~2086'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2101 LessThan~2086 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 14.929 ns LessThan~2071 9 COMB LC_X37_Y27_N7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 14.929 ns; Loc. = LC_X37_Y27_N7; Fanout = 1; COMB Node = 'LessThan~2071'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2086 LessThan~2071 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 14.987 ns LessThan~2056 10 COMB LC_X37_Y27_N8 1 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 14.987 ns; Loc. = LC_X37_Y27_N8; Fanout = 1; COMB Node = 'LessThan~2056'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2071 LessThan~2056 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 15.201 ns LessThan~2041 11 COMB LC_X37_Y27_N9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.214 ns) = 15.201 ns; Loc. = LC_X37_Y27_N9; Fanout = 1; COMB Node = 'LessThan~2041'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.214 ns" { LessThan~2056 LessThan~2041 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 15.299 ns LessThan~1966 12 COMB LC_X37_Y26_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.098 ns) = 15.299 ns; Loc. = LC_X37_Y26_N4; Fanout = 1; COMB Node = 'LessThan~1966'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2041 LessThan~1966 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 15.441 ns LessThan~1891 13 COMB LC_X37_Y26_N9 1 " "Info: 13: + IC(0.000 ns) + CELL(0.142 ns) = 15.441 ns; Loc. = LC_X37_Y26_N9; Fanout = 1; COMB Node = 'LessThan~1891'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { LessThan~1966 LessThan~1891 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 15.539 ns LessThan~1816 14 COMB LC_X37_Y25_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.098 ns) = 15.539 ns; Loc. = LC_X37_Y25_N4; Fanout = 1; COMB Node = 'LessThan~1816'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1891 LessThan~1816 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 15.988 ns LessThan~1799 15 COMB LC_X37_Y25_N5 31 " "Info: 15: + IC(0.000 ns) + CELL(0.449 ns) = 15.988 ns; Loc. = LC_X37_Y25_N5; Fanout = 31; COMB Node = 'LessThan~1799'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.449 ns" { LessThan~1816 LessThan~1799 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.075 ns) 18.463 ns max_v~1779 16 COMB LC_X43_Y31_N5 2 " "Info: 16: + IC(2.400 ns) + CELL(0.075 ns) = 18.463 ns; Loc. = LC_X43_Y31_N5; Fanout = 2; COMB Node = 'max_v~1779'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.475 ns" { LessThan~1799 max_v~1779 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.610 ns) 20.393 ns LessThan~2196 17 COMB LC_X36_Y30_N9 1 " "Info: 17: + IC(1.320 ns) + CELL(0.610 ns) = 20.393 ns; Loc. = LC_X36_Y30_N9; Fanout = 1; COMB Node = 'LessThan~2196'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.930 ns" { max_v~1779 LessThan~2196 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 20.491 ns LessThan~2121 18 COMB LC_X36_Y29_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.098 ns) = 20.491 ns; Loc. = LC_X36_Y29_N4; Fanout = 1; COMB Node = 'LessThan~2121'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2196 LessThan~2121 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 20.633 ns LessThan~2046 19 COMB LC_X36_Y29_N9 1 " "Info: 19: + IC(0.000 ns) + CELL(0.142 ns) = 20.633 ns; Loc. = LC_X36_Y29_N9; Fanout = 1; COMB Node = 'LessThan~2046'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { LessThan~2121 LessThan~2046 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 20.731 ns LessThan~1971 20 COMB LC_X36_Y28_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.098 ns) = 20.731 ns; Loc. = LC_X36_Y28_N4; Fanout = 1; COMB Node = 'LessThan~1971'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2046 LessThan~1971 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 20.873 ns LessThan~1896 21 COMB LC_X36_Y28_N9 1 " "Info: 21: + IC(0.000 ns) + CELL(0.142 ns) = 20.873 ns; Loc. = LC_X36_Y28_N9; Fanout = 1; COMB Node = 'LessThan~1896'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { LessThan~1971 LessThan~1896 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 20.971 ns LessThan~1821 22 COMB LC_X36_Y27_N4 1 " "Info: 22: + IC(0.000 ns) + CELL(0.098 ns) = 20.971 ns; Loc. = LC_X36_Y27_N4; Fanout = 1; COMB Node = 'LessThan~1821'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1896 LessThan~1821 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 21.420 ns LessThan~1804 23 COMB LC_X36_Y27_N5 34 " "Info: 23: + IC(0.000 ns) + CELL(0.449 ns) = 21.420 ns; Loc. = LC_X36_Y27_N5; Fanout = 34; COMB Node = 'LessThan~1804'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.449 ns" { LessThan~1821 LessThan~1804 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.280 ns) 23.624 ns max_v~1844 24 COMB LC_X37_Y32_N3 4 " "Info: 24: + IC(1.924 ns) + CELL(0.280 ns) = 23.624 ns; Loc. = LC_X37_Y32_N3; Fanout = 4; COMB Node = 'max_v~1844'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.204 ns" { LessThan~1804 max_v~1844 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.344 ns) 25.538 ns LessThan~1961 25 COMB LC_X35_Y27_N5 1 " "Info: 25: + IC(1.570 ns) + CELL(0.344 ns) = 25.538 ns; Loc. = LC_X35_Y27_N5; Fanout = 1; COMB Node = 'LessThan~1961'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.914 ns" { max_v~1844 LessThan~1961 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 25.596 ns LessThan~1946 26 COMB LC_X35_Y27_N6 1 " "Info: 26: + IC(0.000 ns) + CELL(0.058 ns) = 25.596 ns; Loc. = LC_X35_Y27_N6; Fanout = 1; COMB Node = 'LessThan~1946'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~1961 LessThan~1946 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 25.654 ns LessThan~1931 27 COMB LC_X35_Y27_N7 1 " "Info: 27: + IC(0.000 ns) + CELL(0.058 ns) = 25.654 ns; Loc. = LC_X35_Y27_N7; Fanout = 1; COMB Node = 'LessThan~1931'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~1946 LessThan~1931 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 25.712 ns LessThan~1916 28 COMB LC_X35_Y27_N8 1 " "Info: 28: + IC(0.000 ns) + CELL(0.058 ns) = 25.712 ns; Loc. = LC_X35_Y27_N8; Fanout = 1; COMB Node = 'LessThan~1916'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~1931 LessThan~1916 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 25.926 ns LessThan~1901 29 COMB LC_X35_Y27_N9 1 " "Info: 29: + IC(0.000 ns) + CELL(0.214 ns) = 25.926 ns; Loc. = LC_X35_Y27_N9; Fanout = 1; COMB Node = 'LessThan~1901'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.214 ns" { LessThan~1916 LessThan~1901 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 26.024 ns LessThan~1826 30 COMB LC_X35_Y26_N4 1 " "Info: 30: + IC(0.000 ns) + CELL(0.098 ns) = 26.024 ns; Loc. = LC_X35_Y26_N4; Fanout = 1; COMB Node = 'LessThan~1826'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1901 LessThan~1826 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 26.473 ns LessThan~1809 31 COMB LC_X35_Y26_N5 64 " "Info: 31: + IC(0.000 ns) + CELL(0.449 ns) = 26.473 ns; Loc. = LC_X35_Y26_N5; Fanout = 64; COMB Node = 'LessThan~1809'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.449 ns" { LessThan~1826 LessThan~1809 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.280 ns) 29.155 ns max_v~1781 32 COMB LC_X43_Y31_N3 2 " "Info: 32: + IC(2.402 ns) + CELL(0.280 ns) = 29.155 ns; Loc. = LC_X43_Y31_N3; Fanout = 2; COMB Node = 'max_v~1781'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.682 ns" { LessThan~1809 max_v~1781 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.502 ns) 31.445 ns max_s\[5\]~277 33 COMB LC_X34_Y28_N9 6 " "Info: 33: + IC(1.788 ns) + CELL(0.502 ns) = 31.445 ns; Loc. = LC_X34_Y28_N9; Fanout = 6; COMB Node = 'max_s\[5\]~277'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.290 ns" { max_v~1781 max_s[5]~277 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 31.543 ns max_s\[10\]~297 34 COMB LC_X34_Y27_N4 6 " "Info: 34: + IC(0.000 ns) + CELL(0.098 ns) = 31.543 ns; Loc. = LC_X34_Y27_N4; Fanout = 6; COMB Node = 'max_s\[10\]~297'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[5]~277 max_s[10]~297 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 31.685 ns max_s\[15\]~317 35 COMB LC_X34_Y27_N9 6 " "Info: 35: + IC(0.000 ns) + CELL(0.142 ns) = 31.685 ns; Loc. = LC_X34_Y27_N9; Fanout = 6; COMB Node = 'max_s\[15\]~317'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { max_s[10]~297 max_s[15]~317 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 31.783 ns max_s\[20\]~337 36 COMB LC_X34_Y26_N4 6 " "Info: 36: + IC(0.000 ns) + CELL(0.098 ns) = 31.783 ns; Loc. = LC_X34_Y26_N4; Fanout = 6; COMB Node = 'max_s\[20\]~337'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[15]~317 max_s[20]~337 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 31.925 ns max_s\[25\]~357 37 COMB LC_X34_Y26_N9 6 " "Info: 37: + IC(0.000 ns) + CELL(0.142 ns) = 31.925 ns; Loc. = LC_X34_Y26_N9; Fanout = 6; COMB Node = 'max_s\[25\]~357'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.142 ns" { max_s[20]~337 max_s[25]~357 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 32.023 ns max_s\[30\]~377 38 COMB LC_X34_Y25_N4 1 " "Info: 38: + IC(0.000 ns) + CELL(0.098 ns) = 32.023 ns; Loc. = LC_X34_Y25_N4; Fanout = 1; COMB Node = 'max_s\[30\]~377'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[25]~357 max_s[30]~377 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.578 ns) 32.601 ns max_s\[31\] 39 REG LC_X34_Y25_N5 2 " "Info: 39: + IC(0.000 ns) + CELL(0.578 ns) = 32.601 ns; Loc. = LC_X34_Y25_N5; Fanout = 2; REG Node = 'max_s\[31\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.578 ns" { max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.206 ns 28.24 % " "Info: Total cell delay = 9.206 ns ( 28.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.395 ns 71.76 % " "Info: Total interconnect delay = 23.395 ns ( 71.76 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "32.601 ns" { in_matrix[0][1][19] Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "32.601 ns" { in_matrix[0][1][19] in_matrix[0][1][19]~out0 Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } { 0.000ns 0.000ns 4.840ns 2.194ns 0.306ns 1.474ns 1.822ns 1.355ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.400ns 1.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.924ns 1.570ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.402ns 1.788ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.087ns 0.366ns 0.183ns 0.280ns 0.183ns 0.280ns 0.443ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.142ns 0.098ns 0.449ns 0.075ns 0.610ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.449ns 0.280ns 0.344ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.449ns 0.280ns 0.502ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.578ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.910 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_T4 96 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_T4; Fanout = 96; CLK Node = 'clk'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { clk } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.542 ns) 2.910 ns max_s\[31\] 2 REG LC_X34_Y25_N5 2 " "Info: 2: + IC(1.643 ns) + CELL(0.542 ns) = 2.910 ns; Loc. = LC_X34_Y25_N5; Fanout = 2; REG Node = 'max_s\[31\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.185 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.54 % " "Info: Total cell delay = 1.267 ns ( 43.54 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns 56.46 % " "Info: Total interconnect delay = 1.643 ns ( 56.46 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.910 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 max_s[31] } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "32.601 ns" { in_matrix[0][1][19] Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "32.601 ns" { in_matrix[0][1][19] in_matrix[0][1][19]~out0 Mux~2049 Mux~2050 LessThan~1794 LessThan~1798 max_v~1798 LessThan~2101 LessThan~2086 LessThan~2071 LessThan~2056 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1844 LessThan~1961 LessThan~1946 LessThan~1931 LessThan~1916 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } { 0.000ns 0.000ns 4.840ns 2.194ns 0.306ns 1.474ns 1.822ns 1.355ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.400ns 1.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.924ns 1.570ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.402ns 1.788ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.087ns 0.366ns 0.183ns 0.280ns 0.183ns 0.280ns 0.443ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.142ns 0.098ns 0.449ns 0.075ns 0.610ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.449ns 0.280ns 0.344ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.449ns 0.280ns 0.502ns 0.098ns 0.142ns 0.098ns 0.142ns 0.098ns 0.578ns } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.910 ns" { clk max_s[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 max_s[31] } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ready index\[9\] 13.639 ns register " "Info: tco from clock \"clk\" to destination pin \"ready\" through register \"index\[9\]\" is 13.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.907 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_T4 96 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_T4; Fanout = 96; CLK Node = 'clk'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { clk } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.542 ns) 2.907 ns index\[9\] 2 REG LC_X52_Y31_N3 5 " "Info: 2: + IC(1.640 ns) + CELL(0.542 ns) = 2.907 ns; Loc. = LC_X52_Y31_N3; Fanout = 5; REG Node = 'index\[9\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.182 ns" { clk index[9] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.58 % " "Info: Total cell delay = 1.267 ns ( 43.58 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns 56.42 % " "Info: Total interconnect delay = 1.640 ns ( 56.42 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.907 ns" { clk index[9] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.907 ns" { clk clk~out0 index[9] } { 0.000ns 0.000ns 1.640ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.576 ns + Longest register pin " "Info: + Longest register to pin delay is 10.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns index\[9\] 1 REG LC_X52_Y31_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y31_N3; Fanout = 5; REG Node = 'index\[9\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { index[9] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.366 ns) 1.383 ns reduce_nor~289 2 COMB LC_X51_Y32_N4 1 " "Info: 2: + IC(1.017 ns) + CELL(0.366 ns) = 1.383 ns; Loc. = LC_X51_Y32_N4; Fanout = 1; COMB Node = 'reduce_nor~289'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.383 ns" { index[9] reduce_nor~289 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.366 ns) 2.073 ns reduce_nor~291 3 COMB LC_X51_Y32_N5 1 " "Info: 3: + IC(0.324 ns) + CELL(0.366 ns) = 2.073 ns; Loc. = LC_X51_Y32_N5; Fanout = 1; COMB Node = 'reduce_nor~291'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.690 ns" { reduce_nor~289 reduce_nor~291 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.366 ns) 3.420 ns reduce_nor~0 4 COMB LC_X52_Y29_N9 97 " "Info: 4: + IC(0.981 ns) + CELL(0.366 ns) = 3.420 ns; Loc. = LC_X52_Y29_N9; Fanout = 97; COMB Node = 'reduce_nor~0'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.347 ns" { reduce_nor~291 reduce_nor~0 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.075 ns) 5.522 ns ready~11 5 COMB LC_X33_Y26_N3 1 " "Info: 5: + IC(2.027 ns) + CELL(0.075 ns) = 5.522 ns; Loc. = LC_X33_Y26_N3; Fanout = 1; COMB Node = 'ready~11'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.102 ns" { reduce_nor~0 ready~11 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(2.376 ns) 10.576 ns ready 6 PIN PIN_Y27 0 " "Info: 6: + IC(2.678 ns) + CELL(2.376 ns) = 10.576 ns; Loc. = PIN_Y27; Fanout = 0; PIN Node = 'ready'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "5.054 ns" { ready~11 ready } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.549 ns 33.56 % " "Info: Total cell delay = 3.549 ns ( 33.56 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.027 ns 66.44 % " "Info: Total interconnect delay = 7.027 ns ( 66.44 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "10.576 ns" { index[9] reduce_nor~289 reduce_nor~291 reduce_nor~0 ready~11 ready } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.576 ns" { index[9] reduce_nor~289 reduce_nor~291 reduce_nor~0 ready~11 ready } { 0.000ns 1.017ns 0.324ns 0.981ns 2.027ns 2.678ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.075ns 2.376ns } } }  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.907 ns" { clk index[9] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.907 ns" { clk clk~out0 index[9] } { 0.000ns 0.000ns 1.640ns } { 0.000ns 0.725ns 0.542ns } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "10.576 ns" { index[9] reduce_nor~289 reduce_nor~291 reduce_nor~0 ready~11 ready } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.576 ns" { index[9] reduce_nor~289 reduce_nor~291 reduce_nor~0 ready~11 ready } { 0.000ns 1.017ns 0.324ns 0.981ns 2.027ns 2.678ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.075ns 2.376ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset ready 8.395 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"ready\" is 8.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns reset 1 PIN PIN_T6 97 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_T6; Fanout = 97; PIN Node = 'reset'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { reset } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.366 ns) 3.341 ns ready~11 2 COMB LC_X33_Y26_N3 1 " "Info: 2: + IC(2.147 ns) + CELL(0.366 ns) = 3.341 ns; Loc. = LC_X33_Y26_N3; Fanout = 1; COMB Node = 'ready~11'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.513 ns" { reset ready~11 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(2.376 ns) 8.395 ns ready 3 PIN PIN_Y27 0 " "Info: 3: + IC(2.678 ns) + CELL(2.376 ns) = 8.395 ns; Loc. = PIN_Y27; Fanout = 0; PIN Node = 'ready'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "5.054 ns" { ready~11 ready } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.570 ns 42.53 % " "Info: Total cell delay = 3.570 ns ( 42.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns 57.47 % " "Info: Total interconnect delay = 4.825 ns ( 57.47 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "8.395 ns" { reset ready~11 ready } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "8.395 ns" { reset reset~out0 ready~11 ready } { 0.000ns 0.000ns 2.147ns 2.678ns } { 0.000ns 0.828ns 0.366ns 2.376ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "max_v\[5\] in_matrix\[2\]\[3\]\[5\] clk -3.246 ns register " "Info: th for register \"max_v\[5\]\" (data pin = \"in_matrix\[2\]\[3\]\[5\]\", clock pin = \"clk\") is -3.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.907 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_T4 96 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_T4; Fanout = 96; CLK Node = 'clk'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { clk } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.542 ns) 2.907 ns max_v\[5\] 2 REG LC_X43_Y31_N3 1 " "Info: 2: + IC(1.640 ns) + CELL(0.542 ns) = 2.907 ns; Loc. = LC_X43_Y31_N3; Fanout = 1; REG Node = 'max_v\[5\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.182 ns" { clk max_v[5] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.58 % " "Info: Total cell delay = 1.267 ns ( 43.58 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns 56.42 % " "Info: Total interconnect delay = 1.640 ns ( 56.42 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.907 ns" { clk max_v[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.907 ns" { clk clk~out0 max_v[5] } { 0.000ns 0.000ns 1.640ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.253 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns in_matrix\[2\]\[3\]\[5\] 1 PIN PIN_D15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_D15; Fanout = 1; PIN Node = 'in_matrix\[2\]\[3\]\[5\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][5] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.355 ns) + CELL(0.183 ns) 5.510 ns Mux~2112 2 COMB LC_X43_Y31_N8 2 " "Info: 2: + IC(4.355 ns) + CELL(0.183 ns) = 5.510 ns; Loc. = LC_X43_Y31_N8; Fanout = 2; COMB Node = 'Mux~2112'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "4.538 ns" { in_matrix[2][3][5] Mux~2112 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.075 ns) 5.896 ns max_v~1780 3 COMB LC_X43_Y31_N2 3 " "Info: 3: + IC(0.311 ns) + CELL(0.075 ns) = 5.896 ns; Loc. = LC_X43_Y31_N2; Fanout = 3; COMB Node = 'max_v~1780'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.386 ns" { Mux~2112 max_v~1780 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.223 ns) 6.253 ns max_v\[5\] 4 REG LC_X43_Y31_N3 1 " "Info: 4: + IC(0.134 ns) + CELL(0.223 ns) = 6.253 ns; Loc. = LC_X43_Y31_N3; Fanout = 1; REG Node = 'max_v\[5\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.357 ns" { max_v~1780 max_v[5] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.453 ns 23.24 % " "Info: Total cell delay = 1.453 ns ( 23.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns 76.76 % " "Info: Total interconnect delay = 4.800 ns ( 76.76 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "6.253 ns" { in_matrix[2][3][5] Mux~2112 max_v~1780 max_v[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.253 ns" { in_matrix[2][3][5] in_matrix[2][3][5]~out0 Mux~2112 max_v~1780 max_v[5] } { 0.000ns 0.000ns 4.355ns 0.311ns 0.134ns } { 0.000ns 0.972ns 0.183ns 0.075ns 0.223ns } } }  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.907 ns" { clk max_v[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.907 ns" { clk clk~out0 max_v[5] } { 0.000ns 0.000ns 1.640ns } { 0.000ns 0.725ns 0.542ns } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "6.253 ns" { in_matrix[2][3][5] Mux~2112 max_v~1780 max_v[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.253 ns" { in_matrix[2][3][5] in_matrix[2][3][5]~out0 Mux~2112 max_v~1780 max_v[5] } { 0.000ns 0.000ns 4.355ns 0.311ns 0.134ns } { 0.000ns 0.972ns 0.183ns 0.075ns 0.223ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 23:56:26 2021 " "Info: Processing ended: Thu Mar 25 23:56:26 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
