#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c7f5a4d290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c7f5a4d420 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v000001c7f5adccd0_0 .var "A", 3 0;
v000001c7f5adcd70_0 .var "B", 3 0;
v000001c7f5adce10_0 .var "Op", 1 0;
v000001c7f5adceb0_0 .net "S", 3 0, v000001c7f5adcc30_0;  1 drivers
v000001c7f5add760_0 .var/i "i", 31 0;
S_000001c7f5a62510 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 14, 3 14 0, S_000001c7f5a4d420;
 .timescale 0 0;
v000001c7f5a4d5b0_0 .var/2s "i", 31 0;
S_000001c7f5a626a0 .scope module, "a1" "alu" 3 7, 4 1 0, S_000001c7f5a4d420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /OUTPUT 4 "S";
v000001c7f5a4d650_0 .net "A", 3 0, v000001c7f5adccd0_0;  1 drivers
v000001c7f5a62830_0 .net "B", 3 0, v000001c7f5adcd70_0;  1 drivers
v000001c7f5a628d0_0 .net "Op", 1 0, v000001c7f5adce10_0;  1 drivers
v000001c7f5adcc30_0 .var/s "S", 3 0;
E_000001c7f5a49710 .event anyedge, v000001c7f5a628d0_0, v000001c7f5a4d650_0, v000001c7f5a62830_0;
    .scope S_000001c7f5a626a0;
T_0 ;
Ewait_0 .event/or E_000001c7f5a49710, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001c7f5a628d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001c7f5adcc30_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001c7f5a4d650_0;
    %load/vec4 v000001c7f5a62830_0;
    %add;
    %store/vec4 v000001c7f5adcc30_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001c7f5a4d650_0;
    %load/vec4 v000001c7f5a62830_0;
    %sub;
    %store/vec4 v000001c7f5adcc30_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001c7f5a4d650_0;
    %load/vec4 v000001c7f5a62830_0;
    %and;
    %store/vec4 v000001c7f5adcc30_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001c7f5a4d650_0;
    %load/vec4 v000001c7f5a62830_0;
    %or;
    %store/vec4 v000001c7f5adcc30_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c7f5a4d420;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7f5add760_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_000001c7f5a4d420;
T_2 ;
    %vpi_call/w 3 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c7f5a626a0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c7f5adccd0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7f5adcd70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7f5adce10_0, 0, 2;
    %fork t_1, S_000001c7f5a62510;
    %jmp t_0;
    .scope S_000001c7f5a62510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7f5a4d5b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c7f5a4d5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000001c7f5a4d5b0_0;
    %pad/s 2;
    %store/vec4 v000001c7f5adce10_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v000001c7f5a4d5b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c7f5a4d5b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_000001c7f5a4d420;
t_0 %join;
    %delay 10, 0;
    %vpi_call/w 3 19 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
