/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [12:0] celloutsig_0_33z;
  wire [24:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [49:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_3z[2] ? celloutsig_0_19z : _00_;
  assign celloutsig_0_6z = ~celloutsig_0_4z[3];
  assign celloutsig_0_31z = ~celloutsig_0_20z[6];
  assign celloutsig_0_36z = ~((celloutsig_0_17z | celloutsig_0_6z) & celloutsig_0_18z[13]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z[40] | celloutsig_1_1z) & celloutsig_1_0z[13]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_3z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_3z[0]) & celloutsig_0_4z[5]);
  reg [12:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 13'h0000;
    else _11_ <= in_data[13:1];
  assign { _03_[12], _00_, _03_[10:0] } = _11_;
  reg [5:0] _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 6'h00;
    else _12_ <= in_data[106:101];
  assign { _01_, _02_[4:0] } = _12_;
  assign celloutsig_0_3z = celloutsig_0_1z[11:9] / { 1'h1, celloutsig_0_1z[6:5] };
  assign celloutsig_0_12z = { celloutsig_0_11z[10:4], in_data[10:8], celloutsig_0_11z[0] } / { 1'h1, in_data[67:64], celloutsig_0_4z[5:3], 3'h0 };
  assign celloutsig_0_2z = in_data[62:41] == { _03_[8:0], _03_[12], _00_, _03_[10:0] };
  assign celloutsig_0_8z = { in_data[17:11], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z } === celloutsig_0_1z;
  assign celloutsig_0_10z = { celloutsig_0_1z[8:5], _03_[12], _00_, _03_[10:0], celloutsig_0_6z } === { celloutsig_0_1z[6], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_11z[8:4], in_data[10:9], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z[5:3], 3'h0, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z } === { celloutsig_0_12z[9:5], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_18z[12:3], celloutsig_0_11z[11:4], in_data[10:8], celloutsig_0_11z[0] } === { celloutsig_0_1z[7:0], celloutsig_0_4z[5:3], 3'h0, celloutsig_0_4z[5:3], 3'h0, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_18z = in_data[116:100] >= { in_data[160:145], celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[157:138] > { in_data[105:104], celloutsig_1_0z };
  assign celloutsig_1_5z = _02_[3:1] > { celloutsig_1_4z[31], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z[27:17], celloutsig_1_6z } > { celloutsig_1_0z[7:6], _01_, _02_[4:0], celloutsig_1_7z };
  assign celloutsig_0_13z = { in_data[55:40], celloutsig_0_7z } > { in_data[44], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z[11:4], in_data[10:8], celloutsig_0_11z[0] };
  assign celloutsig_0_7z = ! _03_[8:0];
  assign celloutsig_0_17z = ! { celloutsig_0_12z[8], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_0z[16:4], celloutsig_1_1z } < { celloutsig_1_0z[13:1], celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_1z[10:6] < { celloutsig_0_4z[5:3], 2'h0 };
  assign celloutsig_0_35z = { celloutsig_0_26z[7:0], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_10z } % { 1'h1, _03_[8:2], celloutsig_0_19z, celloutsig_0_19z, _03_[12], _00_, _03_[10:0], celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[135:118] % { 1'h1, in_data[184:168] };
  assign celloutsig_1_19z = { celloutsig_1_4z[1:0], celloutsig_1_10z } % { 1'h1, celloutsig_1_4z[45:44] };
  assign celloutsig_0_18z = { _03_[10], celloutsig_0_6z, celloutsig_0_11z[11:4], in_data[10:8], celloutsig_0_11z[0] } % { 1'h1, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_18z[8:1] % { 1'h1, _03_[10:4] };
  assign celloutsig_0_22z = { celloutsig_0_9z, celloutsig_0_4z[5:3], 3'h0 } % { 1'h1, celloutsig_0_11z[8:4], in_data[10] };
  assign celloutsig_0_26z = celloutsig_0_22z[3] ? { celloutsig_0_22z[5:4], 1'h1, celloutsig_0_22z[2:1], celloutsig_0_21z, celloutsig_0_16z, _03_[12], _00_, _03_[10:0], celloutsig_0_9z } : { celloutsig_0_1z[9:0], celloutsig_0_22z[6:4], 1'h0, celloutsig_0_22z[2:0], celloutsig_0_13z, celloutsig_0_4z[5:3], 3'h0 };
  assign celloutsig_1_7z = - { _02_[4:2], celloutsig_1_1z };
  assign celloutsig_1_8z = | { celloutsig_1_4z[39:38], celloutsig_1_5z };
  assign celloutsig_0_15z = | { _03_[5:4], celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[146:103], _01_, _02_[4:0] } >> { in_data[122:98], celloutsig_1_0z, _01_, _02_[4:0], celloutsig_1_1z };
  assign celloutsig_0_1z = { _00_, _03_[10:0] } >> { _03_[12], _00_, _03_[10:1] };
  assign celloutsig_0_21z = { celloutsig_0_18z[6:5], celloutsig_0_15z, celloutsig_0_5z } ^ { celloutsig_0_20z[1:0], celloutsig_0_9z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_33z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_33z = { _03_[10:6], celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_16z };
  assign { celloutsig_0_4z[3], celloutsig_0_4z[5:4] } = { celloutsig_0_2z, celloutsig_0_1z[6:5] } ^ { in_data[1], in_data[3:2] };
  assign { celloutsig_0_11z[11:4], celloutsig_0_11z[0] } = { in_data[18:11], in_data[7] } ^ { in_data[61:60], celloutsig_0_3z, celloutsig_0_4z[5:3], celloutsig_0_10z };
  assign _02_[5] = _01_;
  assign _03_[11] = _00_;
  assign celloutsig_0_11z[3:1] = in_data[10:8];
  assign celloutsig_0_4z[2:0] = 3'h0;
  assign { out_data[128], out_data[98:96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
