{
  "sha": "6a25bee8d049d3b51cea9e10f487fc04c792dd66",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NmEyNWJlZThkMDQ5ZDNiNTFjZWE5ZTEwZjQ4N2ZjMDRjNzkyZGQ2Ng==",
  "commit": {
    "author": {
      "name": "Yoshinori Sato",
      "email": "ysato@users.sourceforge.jp",
      "date": "2018-12-25T11:52:53Z"
    },
    "committer": {
      "name": "Yoshinori Sato",
      "email": "ysato@users.sourceforge.jp",
      "date": "2019-01-05T13:51:41Z"
    },
    "message": "RX: gas - Add RXv3 instruction support.\n\nInstruction manual.\nhttps://www.renesas.com/us/en/doc/products/mpumcu/doc/rx_family/r01us0316ej0100-rxv3sm.pdf\n\n\t* config/rx-defs.h (rx_cpu_types): Add type RXV3 and RXV3FPU.\n\t(rx_bfield): Add prototype.\n\t(rx_post): Likewise.\n\t* config/rx-parse.y: Add v3 instructions and Double FPU registers.\n\t(DSIZE): Define.\n\t(POST): Define.\n\t(rx_check_v3): New. check v3 type.\n\t(rx_check_dfpu): New. check have double support.\n\t(double_condition_table): New. dcmp<cond> contiditon.\n\t(check_condition): Multiple condition support.\n\t(rx_lex): RXv3 instructions support.\n\tAdd parse dcmp<cond> instruction and Double FPU registers.\n\t(immediate): Disable optimize in dmov #imm case.\n\t(displacement): Add double displacement in dmov instraction.\n\t* config/tc-rx.c (rx_use_conventional_section_names):\n\tInvert default value in rx-*-linux target.\n\t(cpu_type): Add additional ELF flags.\n\t(cpu_type_list): Add RXv3.\n\t(md_parse_option): Refer elf_flags from cpu_type_list.\n\t(md_show_usage): Add rxv3 and rxv3-dfpu.\n\t(rx_bytesT): Add post byte.\n\t(rx_bfield): New. generate bfmov / bfmovz \"imm\" field.\n\t(rx_post): New. Set instruction post byte.\n\t(md_assemble): Add post byte.\n\tdoc/c-rx.texi: Add cpu types.\n\t* testsuite/gas/rx/Xtod.d: New.\n\t* testsuite/gas/rx/Xtod.sm: New.\n\t* testsuite/gas/rx/bfmov.d: New.\n\t* testsuite/gas/rx/bfmov.sm: New.\n\t* testsuite/gas/rx/dabs.d: New.\n\t* testsuite/gas/rx/dabs.sm: New.\n\t* testsuite/gas/rx/dadd.d: New.\n\t* testsuite/gas/rx/dadd.sm: New.\n\t* testsuite/gas/rx/dcmp.d: New.\n\t* testsuite/gas/rx/dcmp.sm: New.\n\t* testsuite/gas/rx/ddiv.d: New.\n\t* testsuite/gas/rx/ddiv.sm: New.\n\t* testsuite/gas/rx/dmov.d: New.\n\t* testsuite/gas/rx/dmov.sm: New.\n\t* testsuite/gas/rx/dmul.d: New.\n\t* testsuite/gas/rx/dmul.sm: New.\n\t* testsuite/gas/rx/dneg.d: New.\n\t* testsuite/gas/rx/dneg.sm: New.\n\t* testsuite/gas/rx/dpopm.d: New.\n\t* testsuite/gas/rx/dpopm.sm: New.\n\t* testsuite/gas/rx/dpushm.d: New.\n\t* testsuite/gas/rx/dpushm.sm: New.\n\t* testsuite/gas/rx/dround.d: New.\n\t* testsuite/gas/rx/dround.sm: New.\n\t* testsuite/gas/rx/dsqrt.d: New.\n\t* testsuite/gas/rx/dsqrt.sm: New.\n\t* testsuite/gas/rx/dsub.d: New.\n\t* testsuite/gas/rx/dsub.sm: New.\n\t* testsuite/gas/rx/dtoX.d: New.\n\t* testsuite/gas/rx/dtoX.sm: New.\n\t* testsuite/gas/rx/macros.inc: Add double FPU registers.\n\t* testsuite/gas/rx/mvfdc.d: New.\n\t* testsuite/gas/rx/mvfdc.sm: New.\n\t* testsuite/gas/rx/mvfdr.d: New.\n\t* testsuite/gas/rx/mvfdr.sm: New.\n\t* testsuite/gas/rx/mvtdc.d: New.\n\t* testsuite/gas/rx/mvtdc.sm: New.\n\t* testsuite/gas/rx/rstr.d: New.\n\t* testsuite/gas/rx/rstr.sm: New.\n\t* testsuite/gas/rx/rx.exp: Use rxv3-dfpu option.\n\t* testsuite/gas/rx/save.d: New.\n\t* testsuite/gas/rx/save.sm: New.\n\t* testsuite/gas/rx/xor.d: New.\n\t* testsuite/gas/rx/xor.sm: Add pattern.",
    "tree": {
      "sha": "742fe49961d63c6cd241d94e3a7a970e5b75eac2",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/742fe49961d63c6cd241d94e3a7a970e5b75eac2"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/6a25bee8d049d3b51cea9e10f487fc04c792dd66",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6a25bee8d049d3b51cea9e10f487fc04c792dd66",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/6a25bee8d049d3b51cea9e10f487fc04c792dd66",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6a25bee8d049d3b51cea9e10f487fc04c792dd66/comments",
  "author": {
    "login": "ysat0",
    "id": 390647,
    "node_id": "MDQ6VXNlcjM5MDY0Nw==",
    "avatar_url": "https://avatars.githubusercontent.com/u/390647?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/ysat0",
    "html_url": "https://github.com/ysat0",
    "followers_url": "https://api.github.com/users/ysat0/followers",
    "following_url": "https://api.github.com/users/ysat0/following{/other_user}",
    "gists_url": "https://api.github.com/users/ysat0/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/ysat0/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/ysat0/subscriptions",
    "organizations_url": "https://api.github.com/users/ysat0/orgs",
    "repos_url": "https://api.github.com/users/ysat0/repos",
    "events_url": "https://api.github.com/users/ysat0/events{/privacy}",
    "received_events_url": "https://api.github.com/users/ysat0/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "ysat0",
    "id": 390647,
    "node_id": "MDQ6VXNlcjM5MDY0Nw==",
    "avatar_url": "https://avatars.githubusercontent.com/u/390647?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/ysat0",
    "html_url": "https://github.com/ysat0",
    "followers_url": "https://api.github.com/users/ysat0/followers",
    "following_url": "https://api.github.com/users/ysat0/following{/other_user}",
    "gists_url": "https://api.github.com/users/ysat0/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/ysat0/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/ysat0/subscriptions",
    "organizations_url": "https://api.github.com/users/ysat0/orgs",
    "repos_url": "https://api.github.com/users/ysat0/repos",
    "events_url": "https://api.github.com/users/ysat0/events{/privacy}",
    "received_events_url": "https://api.github.com/users/ysat0/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "59581069b4d070ab0ac61047177ee119110d678e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/59581069b4d070ab0ac61047177ee119110d678e",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/59581069b4d070ab0ac61047177ee119110d678e"
    }
  ],
  "stats": {
    "total": 960,
    "additions": 903,
    "deletions": 57
  },
  "files": [
    {
      "sha": "ac23a16c06305cd8418e302703c8e81280e3fe13",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 72,
      "deletions": 0,
      "changes": 72,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -1,3 +1,75 @@\n+2019-01-05  Yoshinori Sato  <ysato@users.sourceforge.jp>\n+\n+\t* config/rx-defs.h (rx_cpu_types): Add type RXV3 and RXV3FPU.\n+\t(rx_bfield): Add prototype.\n+\t(rx_post): Likewise.\n+\t* config/rx-parse.y: Add v3 instructions and Double FPU registers.\n+\t(DSIZE): Define.\n+\t(POST): Define.\n+\t(rx_check_v3): New. check v3 type.\n+\t(rx_check_dfpu): New. check have double support.\n+\t(double_condition_table): New. dcmp<cond> contiditon.\n+\t(check_condition): Multiple condition support.\n+\t(rx_lex): RXv3 instructions support.\n+\tAdd parse dcmp<cond> instruction and Double FPU registers.\n+\t(immediate): Disable optimize in dmov #imm case.\n+\t(displacement): Add double displacement in dmov instraction.\n+\t* config/tc-rx.c (rx_use_conventional_section_names):\n+\tInvert default value in rx-*-linux target.\n+\t(cpu_type): Add additional ELF flags.\n+\t(cpu_type_list): Add RXv3.\n+\t(md_parse_option): Refer elf_flags from cpu_type_list.\n+\t(md_show_usage): Add rxv3 and rxv3-dfpu.\n+\t(rx_bytesT): Add post byte.\n+\t(rx_bfield): New. generate bfmov / bfmovz \"imm\" field.\n+\t(rx_post): New. Set instruction post byte.\n+\t(md_assemble): Add post byte.\n+\tdoc/c-rx.texi: Add cpu types.\n+\t* testsuite/gas/rx/Xtod.d: New.\n+\t* testsuite/gas/rx/Xtod.sm: New.\n+\t* testsuite/gas/rx/bfmov.d: New.\n+\t* testsuite/gas/rx/bfmov.sm: New.\n+\t* testsuite/gas/rx/dabs.d: New.\n+\t* testsuite/gas/rx/dabs.sm: New.\n+\t* testsuite/gas/rx/dadd.d: New.\n+\t* testsuite/gas/rx/dadd.sm: New.\n+\t* testsuite/gas/rx/dcmp.d: New.\n+\t* testsuite/gas/rx/dcmp.sm: New.\n+\t* testsuite/gas/rx/ddiv.d: New.\n+\t* testsuite/gas/rx/ddiv.sm: New.\n+\t* testsuite/gas/rx/dmov.d: New.\n+\t* testsuite/gas/rx/dmov.sm: New.\n+\t* testsuite/gas/rx/dmul.d: New.\n+\t* testsuite/gas/rx/dmul.sm: New.\n+\t* testsuite/gas/rx/dneg.d: New.\n+\t* testsuite/gas/rx/dneg.sm: New.\n+\t* testsuite/gas/rx/dpopm.d: New.\n+\t* testsuite/gas/rx/dpopm.sm: New.\n+\t* testsuite/gas/rx/dpushm.d: New.\n+\t* testsuite/gas/rx/dpushm.sm: New.\n+\t* testsuite/gas/rx/dround.d: New.\n+\t* testsuite/gas/rx/dround.sm: New.\n+\t* testsuite/gas/rx/dsqrt.d: New.\n+\t* testsuite/gas/rx/dsqrt.sm: New.\n+\t* testsuite/gas/rx/dsub.d: New.\n+\t* testsuite/gas/rx/dsub.sm: New.\n+\t* testsuite/gas/rx/dtoX.d: New.\n+\t* testsuite/gas/rx/dtoX.sm: New.\n+\t* testsuite/gas/rx/macros.inc: Add double FPU registers.\n+\t* testsuite/gas/rx/mvfdc.d: New.\n+\t* testsuite/gas/rx/mvfdc.sm: New.\n+\t* testsuite/gas/rx/mvfdr.d: New.\n+\t* testsuite/gas/rx/mvfdr.sm: New.\n+\t* testsuite/gas/rx/mvtdc.d: New.\n+\t* testsuite/gas/rx/mvtdc.sm: New.\n+\t* testsuite/gas/rx/rstr.d: New.\n+\t* testsuite/gas/rx/rstr.sm: New.\n+\t* testsuite/gas/rx/rx.exp: Use rxv3-dfpu option.\n+\t* testsuite/gas/rx/save.d: New.\n+\t* testsuite/gas/rx/save.sm: New.\n+\t* testsuite/gas/rx/xor.d: New.\n+\t* testsuite/gas/rx/xor.sm: Add pattern.\n+\n 2019-01-04  Wu Heng  <wu.heng@zte.com.cn>\n \n \tPR 24010"
    },
    {
      "sha": "9d114f566e3674c7b265cd01062add096aac4863",
      "filename": "gas/config/rx-defs.h",
      "status": "modified",
      "additions": 5,
      "deletions": 1,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/config/rx-defs.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/config/rx-defs.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/rx-defs.h?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -39,7 +39,9 @@ enum rx_cpu_types\n   RX610,\n   RX200,\n   RX100,\n-  RXV2\n+  RXV2,\n+  RXV3,\n+  RXV3FPU,\n };\n \n extern int rx_pid_register;\n@@ -57,13 +59,15 @@ extern void   rx_op (expressionS, int, int);\n extern void   rx_disp3 (expressionS, int);\n extern void   rx_field5s (expressionS);\n extern void   rx_field5s2 (expressionS);\n+extern void   rx_bfield (expressionS, expressionS, expressionS);\n extern void   rx_relax (int, int);\n extern void   rx_linkrelax_dsp (int);\n extern void   rx_linkrelax_imm (int);\n extern void   rx_linkrelax_branch (void);\n extern int    rx_parse (void);\n extern int    rx_wrap (void);\n extern void   rx_note_string_insn_use (void);\n+extern void   rx_post (char);\n \n extern char * rx_lex_start;\n extern char * rx_lex_end;"
    },
    {
      "sha": "4a5ee15bfc7c9411c2838e8e966c07d8d1cd8c67",
      "filename": "gas/config/rx-parse.y",
      "status": "modified",
      "additions": 289,
      "deletions": 36,
      "changes": 325,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/config/rx-parse.y",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/config/rx-parse.y",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/rx-parse.y?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -33,6 +33,7 @@ static int rx_lex (void);\n #define BSIZE 0\n #define WSIZE 1\n #define LSIZE 2\n+#define DSIZE 3\n \n /*                       .sb    .sw    .l     .uw   */\n static int sizemap[] = { BSIZE, WSIZE, LSIZE, WSIZE };\n@@ -90,6 +91,8 @@ static int sizemap[] = { BSIZE, WSIZE, LSIZE, WSIZE };\n #define PC2(v)             rx_op (v, 2, RXREL_PCREL)\n #define PC3(v)             rx_op (v, 3, RXREL_PCREL)\n \n+#define POST(v)            rx_post (v)\n+\n #define IMM_(v,pos,size)   F (immediate (v, RXREL_SIGNED, pos, size), pos, 2); \\\n \t\t\t   if (v.X_op != O_constant && v.X_op != O_big) rx_linkrelax_imm (pos)\n #define IMM(v,pos)\t   IMM_ (v, pos, 32)\n@@ -116,6 +119,8 @@ static int         displacement (expressionS, int);\n static void        rtsd_immediate (expressionS);\n static void\t   rx_range (expressionS, int, int);\n static void        rx_check_v2 (void);\n+static void        rx_check_v3 (void);\n+static void        rx_check_dfpu (void);\n \n static int    need_flag = 0;\n static int    rx_in_brackets = 0;\n@@ -137,36 +142,37 @@ static int    sub_op2;\n   expressionS exp;\n }\n \n-%type <regno> REG FLAG CREG BCND BMCND SCCND ACC\n+%type <regno> REG FLAG CREG BCND BMCND SCCND ACC DREG DREGH DREGL DCREG DCMP\n %type <regno> flag bwl bw memex\n %type <exp> EXPR disp\n \n-%token REG FLAG CREG ACC\n+%token REG FLAG CREG ACC DREG DREGH DREGL DCREG\n \n %token EXPR UNKNOWN_OPCODE IS_OPCODE\n \n-%token DOT_S DOT_B DOT_W DOT_L DOT_A DOT_UB DOT_UW\n+%token DOT_S DOT_B DOT_W DOT_L DOT_A DOT_UB DOT_UW DOT_D\n \n %token ABS ADC ADD AND_\n-%token BCLR BCND BMCND BNOT BRA BRK BSET BSR BTST\n+%token BCLR BCND BFMOV BFMOVZ BMCND BNOT BRA BRK BSET BSR BTST\n %token CLRPSW CMP\n-%token DBT DIV DIVU\n+%token DABS DADD DBT DCMP DDIV DIV DIVU DMOV DMUL DNEG\n+%token   DPOPM DPUSHM DROUND DSQRT DSUB DTOF DTOI DTOU\n %token EDIV EDIVU EMACA EMSBA EMUL EMULA EMULU\n-%token FADD FCMP FDIV FMUL FREIT FSUB FSQRT FTOI FTOU\n-%token INT ITOF\n+%token FADD FCMP FDIV FMUL FREIT FSUB FSQRT FTOD FTOI FTOU\n+%token INT ITOD ITOF\n %token JMP JSR\n %token MACHI MACLH MACLO MAX MIN MOV MOVCO MOVLI MOVU MSBHI MSBLH MSBLO MUL\n-%token   MULHI MULLH MULLO MULU MVFACHI MVFACGU MVFACMI MVFACLO MVFC MVTACGU\n-%token     MVTACHI MVTACLO MVTC MVTIPL\n+%token   MULHI MULLH MULLO MULU MVFACHI MVFACGU MVFACMI MVFACLO MVFC MVFDC\n+%token     MVFDR MVTACGU MVTACHI MVTACLO MVTC MVTDC MVTIPL\n %token NEG NOP NOT\n %token OR\n %token POP POPC POPM PUSH PUSHA PUSHC PUSHM\n %token RACL RACW RDACL RDACW REIT REVL REVW RMPA ROLC RORC ROTL ROTR ROUND\n-%token   RTE RTFI RTS RTSD\n-%token SAT SATR SBB SCCND SCMPU SETPSW SHAR SHLL SHLR SMOVB SMOVF\n+%token   RSTR RTE RTFI RTS RTSD\n+%token SAT SATR SAVE SBB SCCND SCMPU SETPSW SHAR SHLL SHLR SMOVB SMOVF\n %token   SMOVU SSTR STNZ STOP STZ SUB SUNTIL SWHILE\n %token TST\n-%token UTOF\n+%token UTOD UTOF\n %token WAIT\n %token XCHG XOR\n \n@@ -630,7 +636,7 @@ statement :\n \t| DIV   { sub_op = 8; } op_dp20_rim\n \t| DIVU  { sub_op = 9; } op_dp20_rim\n \t| TST   { sub_op = 12; } op_dp20_rim\n-\t| XOR   { sub_op = 13; } op_dp20_rim\n+\t| XOR   { sub_op = 13; } op_xor\n \t| NOT   { sub_op = 14; sub_op2 = 0; } op_dp20_rr\n \t| STZ   { sub_op = 14; sub_op2 = 0; } op_dp20_ri\n \t| STNZ  { sub_op = 15; sub_op2 = 1; } op_dp20_ri\n@@ -738,17 +744,17 @@ statement :\n \t| MVFACLO { sub_op = 1; } mvfa_op\n \t| RACW '#' EXPR\n \t  { id24 (2, 0x18, 0x00);\n-\t    if (rx_uintop ($3, 4) && $3.X_add_number == 1)\n+\t    if (rx_uintop ($3, 4) && exp_val($3) == 1)\n \t      ;\n-\t    else if (rx_uintop ($3, 4) && $3.X_add_number == 2)\n+\t    else if (rx_uintop ($3, 4) && exp_val($3) == 2)\n \t      F (1, 19, 1);\n \t    else\n \t      as_bad (_(\"RACW expects #1 or #2\"));}\n \t| RACW '#' EXPR ',' ACC\n \t    { rx_check_v2 (); id24 (2, 0x18, 0x00); F ($5, 16, 1);\n-\t    if (rx_uintop ($3, 4) && $3.X_add_number == 1)\n+\t    if (rx_uintop ($3, 4) && exp_val($3) == 1)\n \t      ;\n-\t    else if (rx_uintop ($3, 4) && $3.X_add_number == 2)\n+\t    else if (rx_uintop ($3, 4) && exp_val($3) == 2)\n \t      F (1, 19, 1);\n \t    else\n \t      as_bad (_(\"RACW expects #1 or #2\"));}\n@@ -902,6 +908,99 @@ statement :\n \t    else\n \t      as_bad (_(\"RDACW expects #1 or #2\"));}\n \n+/* ---------------------------------------------------------------------- */\n+\t| BFMOV { rx_check_v3(); sub_op = 1; } op_bfield\n+\t| BFMOVZ { rx_check_v3(); sub_op = 0; } op_bfield\n+\n+/* ---------------------------------------------------------------------- */\n+\t| RSTR { rx_check_v3(); sub_op = 1; } op_save_rstr\n+\t| SAVE { rx_check_v3(); sub_op = 0; } op_save_rstr\n+\n+/* ---------------------------------------------------------------------- */\n+\t| DABS { rx_check_dfpu(); sub_op = 0x0c; sub_op2 = 0x01; } double2_op\n+\t| DNEG { rx_check_dfpu(); sub_op = 0x0c; sub_op2 = 0x02; } double2_op\n+\t| DROUND { rx_check_dfpu(); sub_op = 0x0d; sub_op2 = 0x0d; } double2_op\n+\t| DSQRT { rx_check_dfpu(); sub_op = 0x0d; sub_op2 = 0x00; } double2_op\n+\t| DTOF { rx_check_dfpu(); sub_op = 0x0d; sub_op2 = 0x0c; } double2_op\n+\t| DTOI { rx_check_dfpu(); sub_op = 0x0d; sub_op2 = 0x08;} double2_op\n+\t| DTOU { rx_check_dfpu(); sub_op = 0x0d; sub_op2 = 0x09; } double2_op\n+\t| DADD { rx_check_dfpu(); sub_op = 0x00; } double3_op\n+\t| DDIV { rx_check_dfpu(); sub_op = 0x05; } double3_op\n+\t| DMUL { rx_check_dfpu(); sub_op = 0x02; } double3_op\n+\t| DSUB { rx_check_dfpu(); sub_op = 0x01; } double3_op\n+\t| DCMP DREG ',' DREG { rx_check_dfpu();\n+\t    B4(0x76, 0x90, 0x08, 0x00); F($1, 24, 4); F($2, 28, 4); F($4, 16, 4); }\n+\t| DMOV DOT_D REG ',' DREGH\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x03); F($3, 20, 4); F($5, 24, 4); }\n+\t| DMOV DOT_L REG ',' DREGH\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x02); F($3, 20, 4); F($5, 24, 4); }\n+\t| DMOV DOT_L REG ',' DREGL\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x00); F($3, 20, 4); F($5, 24, 4); }\n+\t| DMOV DOT_L DREGH ',' REG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x75, 0x80, 0x02); F($3, 24, 4); F($5, 20, 4); }\n+\t| DMOV DOT_L DREGL ',' REG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x75, 0x80, 0x00); F($3, 24, 4); F($5, 20, 4); }\n+\t| DMOV DOT_D DREG ',' DREG\n+\t{ rx_check_dfpu();\n+\t  B4(0x76, 0x90, 0x0c, 0x00); F($3, 16, 4); F($5, 24, 4); }\n+\t| DMOV DOT_D DREG ',' '[' REG ']'\n+\t{ rx_check_dfpu();\n+\t  B4(0xfc, 0x78, 0x08, 0x00); F($6, 16, 4); F($3, 24, 4); }\n+\t| DMOV DOT_D DREG ',' disp '[' REG ']'\n+\t{ rx_check_dfpu();\n+\t  B3(0xfc, 0x78, 0x08); F($7, 16, 4); DSP($5, 14, DSIZE);\n+\t  POST($3 << 4); }\n+\t| DMOV DOT_D '[' REG ']' ',' DREG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfc, 0xc8, 0x08, 0x00); F($4, 16, 4); F($7, 24, 4); }\n+\t| DMOV DOT_D disp '[' REG ']' ',' DREG\n+\t{ rx_check_dfpu();\n+\t  B3(0xfc, 0xc8, 0x08); F($5, 16, 4); DSP($3, 14, DSIZE);\n+\t  POST($8 << 4); }\n+\t| DMOV DOT_D '#' EXPR ',' DREGH\n+\t{ rx_check_dfpu();\n+\t  B3(0xf9, 0x03, 0x03); F($6, 16, 4); IMM($4, -1); }\n+\t| DMOV DOT_L '#' EXPR ',' DREGH\n+\t{ rx_check_dfpu();\n+\t  B3(0xf9, 0x03, 0x02); F($6, 16, 4); IMM($4, -1); }\n+\t| DMOV DOT_L '#' EXPR ',' DREGL\n+\t{ rx_check_dfpu();\n+\t  B3(0xf9, 0x03, 0x00); F($6, 16, 4); IMM($4, -1); }\n+\t| DPOPM DOT_D DREG '-' DREG\n+\t{ rx_check_dfpu();\n+\t  B3(0x75, 0xb8, 0x00); F($3, 16, 4); F($5 - $3, 20, 4); }\n+\t| DPOPM DOT_L DCREG '-' DCREG\n+\t{ rx_check_dfpu();\n+\t  B3(0x75, 0xa8, 0x00); F($3, 16, 4); F($5 - $3, 20, 4); }\n+\t| DPUSHM DOT_D DREG '-' DREG\n+\t{ rx_check_dfpu();\n+\t  B3(0x75, 0xb0, 0x00); F($3, 16, 4); F($5 - $3, 20, 4); }\n+\t| DPUSHM DOT_L DCREG '-' DCREG\n+\t{ rx_check_dfpu();\n+\t  B3(0x75, 0xa0, 0x00); F($3, 16, 4); F($5 - $3, 20, 4); }\n+\t| MVFDC DCREG ',' REG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x75, 0x80, 0x04); F($2, 24, 4); F($4, 20, 4); }\n+\t| MVFDR\n+\t{ rx_check_dfpu(); B3(0x75, 0x90, 0x1b); }\n+\t| MVTDC REG ',' DCREG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x04); F($2, 24, 4); F($4, 20, 4); }\n+\t| FTOD REG ',' DREG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x0a); F($2, 24, 4); F($4, 20, 4); }\n+\t| ITOD REG ',' DREG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x09); F($2, 24, 4); F($4, 20, 4); }\n+\t| UTOD REG ',' DREG\n+\t{ rx_check_dfpu();\n+\t  B4(0xfd, 0x77, 0x80, 0x0d); F($2, 24, 4); F($4, 20, 4); }\n+\n /* ---------------------------------------------------------------------- */\n \n \t;\n@@ -1048,6 +1147,35 @@ mvfa_op\n \t        as_bad (_(\"IMM expects #0 to #2\"));}\n \t;\n \n+op_xor\n+\t: op_dp20_rim\n+\t| REG ',' REG ',' REG\n+\t  { rx_check_v3(); B3(0xff,0x60,0x00), F ($5, 12, 4), F ($1, 16, 4), F ($3, 20, 4); }\n+\t;\n+\n+op_bfield\n+\t: { rx_check_v3(); }\n+\t  '#' EXPR ',' '#' EXPR ',' '#' EXPR ',' REG ',' REG\n+\t  { rx_range($3, 0, 31); rx_range($6, 0, 31); rx_range($9, 1, 31);\n+\t    B3(0xfc, 0x5a + (sub_op << 2), 0); F($11, 16, 4); F($13, 20, 4);\n+\t  rx_bfield($3, $6, $9);}\n+\t;\n+\n+op_save_rstr\n+\t: '#' EXPR\n+\t  { B3(0xfd,0x76,0xe0 + (sub_op << 4)); UO1($2); }\n+\t| REG\n+\t  { B4(0xfd,0x76,0xc0 + (sub_op << 4), 0x00); F($1, 20, 4); }\n+\t;\n+\n+double2_op\n+\t: DREG ',' DREG\n+\t{ B4(0x76, 0x90, sub_op, sub_op2); F($1, 16, 4); F($3, 24, 4);}\n+\n+double3_op\n+\t: DREG ',' DREG ',' DREG\n+\t{ B4(0x76, 0x90, sub_op, 0x00); F($1, 28, 4); F($3, 16,4); F($5, 24, 4);}\n+\n /* ====================================================================== */\n \n disp\t:      { $$ = zero_expr (); }\n@@ -1135,13 +1263,74 @@ token_table[] =\n   { \"bbpsw\", CREG, 24 },\n   { \"bbpc\", CREG, 25 },\n \n+  { \"dr0\", DREG, 0 },\n+  { \"dr1\", DREG, 1 },\n+  { \"dr2\", DREG, 2 },\n+  { \"dr3\", DREG, 3 },\n+  { \"dr4\", DREG, 4 },\n+  { \"dr5\", DREG, 5 },\n+  { \"dr6\", DREG, 6 },\n+  { \"dr7\", DREG, 7 },\n+  { \"dr8\", DREG, 8 },\n+  { \"dr9\", DREG, 9 },\n+  { \"dr10\", DREG, 10 },\n+  { \"dr11\", DREG, 11 },\n+  { \"dr12\", DREG, 12 },\n+  { \"dr13\", DREG, 13 },\n+  { \"dr14\", DREG, 14 },\n+  { \"dr15\", DREG, 15 },\n+  \n+  { \"drh0\", DREGH, 0 },\n+  { \"drh1\", DREGH, 1 },\n+  { \"drh2\", DREGH, 2 },\n+  { \"drh3\", DREGH, 3 },\n+  { \"drh4\", DREGH, 4 },\n+  { \"drh5\", DREGH, 5 },\n+  { \"drh6\", DREGH, 6 },\n+  { \"drh7\", DREGH, 7 },\n+  { \"drh8\", DREGH, 8 },\n+  { \"drh9\", DREGH, 9 },\n+  { \"drh10\", DREGH, 10 },\n+  { \"drh11\", DREGH, 11 },\n+  { \"drh12\", DREGH, 12 },\n+  { \"drh13\", DREGH, 13 },\n+  { \"drh14\", DREGH, 14 },\n+  { \"drh15\", DREGH, 15 },\n+\n+  { \"drl0\", DREGL, 0 },\n+  { \"drl1\", DREGL, 1 },\n+  { \"drl2\", DREGL, 2 },\n+  { \"drl3\", DREGL, 3 },\n+  { \"drl4\", DREGL, 4 },\n+  { \"drl5\", DREGL, 5 },\n+  { \"drl6\", DREGL, 6 },\n+  { \"drl7\", DREGL, 7 },\n+  { \"drl8\", DREGL, 8 },\n+  { \"drl9\", DREGL, 9 },\n+  { \"drl10\", DREGL, 10 },\n+  { \"drl11\", DREGL, 11 },\n+  { \"drl12\", DREGL, 12 },\n+  { \"drl13\", DREGL, 13 },\n+  { \"drl14\", DREGL, 14 },\n+  { \"drl15\", DREGL, 15 },\n+\n+  { \"DPSW\", DCREG, 0 },\n+  { \"DCMR\", DCREG, 1 },\n+  { \"DCENT\", DCREG, 2 },\n+  { \"DEPC\", DCREG, 3 },\n+  { \"DCR0\", DCREG, 0 },\n+  { \"DCR1\", DCREG, 1 },\n+  { \"DCR2\", DCREG, 2 },\n+  { \"DCR3\", DCREG, 3 },\n+  \n   { \".s\", DOT_S, 0 },\n   { \".b\", DOT_B, 0 },\n   { \".w\", DOT_W, 0 },\n   { \".l\", DOT_L, 0 },\n   { \".a\", DOT_A , 0},\n   { \".ub\", DOT_UB, 0 },\n   { \".uw\", DOT_UW , 0},\n+  { \".d\", DOT_D , 0},\n \n   { \"c\", FLAG, 0 },\n   { \"z\", FLAG, 1 },\n@@ -1160,6 +1349,8 @@ token_table[] =\n   { \"and\", AND_, IS_OPCODE },\n   OPC(BCLR),\n   OPC(BCND),\n+  OPC(BFMOV),\n+  OPC(BFMOVZ),\n   OPC(BMCND),\n   OPC(BNOT),\n   OPC(BRA),\n@@ -1169,9 +1360,23 @@ token_table[] =\n   OPC(BTST),\n   OPC(CLRPSW),\n   OPC(CMP),\n+  OPC(DABS),\n+  OPC(DADD),\n   OPC(DBT),\n+  OPC(DDIV),\n   OPC(DIV),\n   OPC(DIVU),\n+  OPC(DMOV),\n+  OPC(DMUL),\n+  OPC(DNEG),\n+  OPC(DPOPM),\n+  OPC(DPUSHM),\n+  OPC(DROUND),\n+  OPC(DSQRT),\n+  OPC(DSUB),\n+  OPC(DTOF),\n+  OPC(DTOI),\n+  OPC(DTOU),\n   OPC(EDIV),\n   OPC(EDIVU),\n   OPC(EMACA),\n@@ -1185,10 +1390,12 @@ token_table[] =\n   OPC(FMUL),\n   OPC(FREIT),\n   OPC(FSQRT),\n+  OPC(FTOD),\n   OPC(FTOU),\n   OPC(FSUB),\n   OPC(FTOI),\n   OPC(INT),\n+  OPC(ITOD),\n   OPC(ITOF),\n   OPC(JMP),\n   OPC(JSR),\n@@ -1197,6 +1404,9 @@ token_table[] =\n   OPC(MVFACMI),\n   OPC(MVFACLO),\n   OPC(MVFC),\n+  OPC(MVFDC),\n+  OPC(MVFDR),\n+  OPC(MVTDC),\n   OPC(MVTACGU),\n   OPC(MVTACHI),\n   OPC(MVTACLO),\n@@ -1243,12 +1453,14 @@ token_table[] =\n   OPC(ROTL),\n   OPC(ROTR),\n   OPC(ROUND),\n+  OPC(RSTR),\n   OPC(RTE),\n   OPC(RTFI),\n   OPC(RTS),\n   OPC(RTSD),\n   OPC(SAT),\n   OPC(SATR),\n+  OPC(SAVE),\n   OPC(SBB),\n   OPC(SCCND),\n   OPC(SCMPU),\n@@ -1267,6 +1479,7 @@ token_table[] =\n   OPC(SUNTIL),\n   OPC(SWHILE),\n   OPC(TST),\n+  OPC(UTOD),\n   OPC(UTOF),\n   OPC(WAIT),\n   OPC(XCHG),\n@@ -1289,12 +1502,13 @@ condition_opcode_table[] =\n \n #define NUM_CONDITION_OPCODES (sizeof (condition_opcode_table) / sizeof (condition_opcode_table[0]))\n \n-static struct\n+struct condition_symbol\n {\n   const char * string;\n   int    val;\n-}\n-condition_table[] =\n+};\n+\n+static struct condition_symbol condition_table[] =\n {\n   { \"z\", 0 },\n   { \"eq\", 0 },\n@@ -1314,11 +1528,20 @@ condition_table[] =\n   { \"n\", 7 },\n   { \"lt\", 9 },\n   { \"le\", 11 },\n-  { \"no\", 13 }\n+  { \"no\", 13 },\n   /* never = 15 */\n };\n \n+static struct condition_symbol double_condition_table[] =\n+{\n+  { \"un\", 1 },\n+  { \"eq\", 2 },\n+  { \"lt\", 4 },\n+  { \"le\", 6 },\n+};\n+\n #define NUM_CONDITIONS (sizeof (condition_table) / sizeof (condition_table[0]))\n+#define NUM_DOUBLE_CONDITIONS (sizeof (double_condition_table) / sizeof (double_condition_table[0]))\n \n void\n rx_lex_init (char * beginning, char * ending)\n@@ -1333,7 +1556,7 @@ rx_lex_init (char * beginning, char * ending)\n }\n \n static int\n-check_condition (const char * base)\n+check_condition (const char * base, struct condition_symbol *t, unsigned int num)\n {\n   char * cp;\n   unsigned int i;\n@@ -1343,11 +1566,11 @@ check_condition (const char * base)\n   if (memcmp (rx_lex_start, base, strlen (base)))\n     return 0;\n   cp = rx_lex_start + strlen (base);\n-  for (i = 0; i < NUM_CONDITIONS; i ++)\n+  for (i = 0; i < num; i ++)\n     {\n-      if (strcasecmp (cp, condition_table[i].string) == 0)\n+      if (strcasecmp (cp, t[i].string) == 0)\n \t{\n-\t  rx_lval.regno = condition_table[i].val;\n+\t  rx_lval.regno = t[i].val;\n \t  return 1;\n \t}\n     }\n@@ -1408,14 +1631,25 @@ rx_lex (void)\n \t}\n \n       if (rx_last_token == 0)\n-\tfor (ci = 0; ci < NUM_CONDITION_OPCODES; ci ++)\n-\t  if (check_condition (condition_opcode_table[ci].string))\n+\t{\n+\t  for (ci = 0; ci < NUM_CONDITION_OPCODES; ci ++)\n+\t    if (check_condition (condition_opcode_table[ci].string,\n+\t\t\t\t condition_table, NUM_CONDITIONS))\n+\t      {\n+\t\t*e = save;\n+\t\trx_lex_start = e;\n+\t\trx_last_token = condition_opcode_table[ci].token;\n+\t\treturn condition_opcode_table[ci].token;\n+\t      }\n+\t  if  (check_condition (\"dcmp\", double_condition_table,\n+\t\t\t\tNUM_DOUBLE_CONDITIONS))\n \t    {\n \t      *e = save;\n \t      rx_lex_start = e;\n-\t      rx_last_token = condition_opcode_table[ci].token;\n-\t      return condition_opcode_table[ci].token;\n+\t      rx_last_token = DCMP;\n+\t      return DCMP;\n \t    }\n+\t}\n \n       for (i = 0; i < NUM_TOKENS; i++)\n \tif (strcasecmp (rx_lex_start, token_table[i].string) == 0\n@@ -1446,7 +1680,7 @@ rx_lex (void)\n     rx_in_brackets = 0;\n \n   if (rx_in_brackets\n-      || rx_last_token == REG\n+      || rx_last_token == REG || rx_last_token == DREG || rx_last_token == DCREG\n       || strchr (\"[],#\", *rx_lex_start))\n     {\n       rx_last_token = *rx_lex_start;\n@@ -1654,32 +1888,32 @@ immediate (expressionS exp, int type, int pos, int bits)\n \trx_error (_(\"sbb cannot use symbolic immediates\"));\n     }\n \n-  if (rx_intop (exp, 8, bits))\n+  if (pos >= 0 && rx_intop (exp, 8, bits))\n     {\n       rx_op (exp, 1, type);\n       return 1;\n     }\n-  else if (rx_intop (exp, 16, bits))\n+  else if (pos >= 0 && rx_intop (exp, 16, bits))\n     {\n       rx_op (exp, 2, type);\n       return 2;\n     }\n-  else if (rx_uintop (exp, 16) && bits == 16)\n+  else if (pos >= 0 && rx_uintop (exp, 16) && bits == 16)\n     {\n       rx_op (exp, 2, type);\n       return 2;\n     }\n-  else if (rx_intop (exp, 24, bits))\n+  else if (pos >= 0 && rx_intop (exp, 24, bits))\n     {\n       rx_op (exp, 3, type);\n       return 3;\n     }\n-  else if (rx_intop (exp, 32, bits))\n+  else if (pos < 0 || rx_intop (exp, 32, bits))\n     {\n       rx_op (exp, 4, type);\n       return 0;\n     }\n-  else if (type == RXREL_SIGNED)\n+  else if (type == RXREL_SIGNED && pos >= 0)\n     {\n       /* This is a symbolic immediate, we will relax it later.  */\n       rx_relax (RX_RELAX_IMM, pos);\n@@ -1754,6 +1988,11 @@ displacement (expressionS exp, int msize)\n \trx_error (_(\"long displacement not long-aligned\"));\n       vshift = 2;\n       break;\n+    case DSIZE:\n+      if (val & 7)\n+\trx_error (_(\"double displacement not double-aligned\"));\n+      vshift = 3;\n+      break;\n     default:\n       as_bad (_(\"displacement with unknown size (internal bug?)\\n\"));\n       break;\n@@ -1828,3 +2067,17 @@ rx_check_v2 (void)\n   if (rx_cpu < RXV2)\n     rx_error (_(\"target CPU type does not support v2 instructions\"));\n }\n+\n+static void\n+rx_check_v3 (void)\n+{\n+  if (rx_cpu < RXV3)\n+    rx_error (_(\"target CPU type does not support v3 instructions\"));\n+}\n+\n+static void\n+rx_check_dfpu (void)\n+{\n+  if (rx_cpu != RXV3FPU)\n+    rx_error (_(\"target CPU type does not support double float instructions\"));\n+}"
    },
    {
      "sha": "0a44fc45f6c7093b33bca9d1d1802789876ff5f5",
      "filename": "gas/config/tc-rx.c",
      "status": "modified",
      "additions": 44,
      "deletions": 13,
      "changes": 57,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/config/tc-rx.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/config/tc-rx.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-rx.c?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -44,7 +44,11 @@ const char FLT_CHARS[]            = \"dD\";\n /* ELF flags to set in the output file header.  */\n static int elf_flags = E_FLAG_RX_ABI;\n \n+#ifndef TE_LINUX\n bfd_boolean rx_use_conventional_section_names = FALSE;\n+#else\n+bfd_boolean rx_use_conventional_section_names = TRUE;\n+#endif\n static bfd_boolean rx_use_small_data_limit = FALSE;\n \n static bfd_boolean rx_pid_mode = FALSE;\n@@ -108,15 +112,18 @@ struct cpu_type\n {\n   const char *cpu_name;\n   enum rx_cpu_types type;\n+  int flag;\n };\n \n struct cpu_type  cpu_type_list[] =\n {\n-  {\"rx100\",RX100},\n-  {\"rx200\",RX200},\n-  {\"rx600\",RX600},\n-  {\"rx610\",RX610},\n-  {\"rxv2\",RXV2}\n+  {\"rx100\", RX100, 0},\n+  {\"rx200\", RX200, 0},\n+  {\"rx600\", RX600, 0},\n+  {\"rx610\", RX610, 0},\n+  {\"rxv2\",  RXV2,  E_FLAG_RX_V2},\n+  {\"rxv3\",  RXV3,  E_FLAG_RX_V3},\n+  {\"rxv3-dfpu\",  RXV3FPU,  E_FLAG_RX_V3},\n };\n \n int\n@@ -181,8 +188,7 @@ md_parse_option (int c ATTRIBUTE_UNUSED, const char * arg ATTRIBUTE_UNUSED)\n \t    if (strcasecmp (arg, cpu_type_list[i].cpu_name) == 0)\n \t      {\n \t\trx_cpu = cpu_type_list[i].type;\n-\t\tif (rx_cpu == RXV2)\n-\t\t  elf_flags |= E_FLAG_RX_V2;\n+\t\telf_flags |= cpu_type_list[i].flag;\n \t\treturn 1;\n \t      }\n \t  }\n@@ -212,7 +218,7 @@ md_show_usage (FILE * stream)\n   fprintf (stream, _(\"  --mrelax\\n\"));\n   fprintf (stream, _(\"  --mpid\\n\"));\n   fprintf (stream, _(\"  --mint-register=<value>\\n\"));\n-  fprintf (stream, _(\"  --mcpu=<rx100|rx200|rx600|rx610|rxv2>\\n\"));\n+  fprintf (stream, _(\"  --mcpu=<rx100|rx200|rx600|rx610|rxv2|rxv3|rxv3-dfpu>\\n\"));\n   fprintf (stream, _(\"  --mno-allow-string-insns\"));\n }\n \n@@ -723,6 +729,8 @@ typedef struct rx_bytesT\n     fixS *       fixP;\n   } fixups[2];\n   int n_fixups;\n+  char post[1];\n+  int n_post;\n   struct\n   {\n     char type;\n@@ -947,6 +955,24 @@ rx_field5s2 (expressionS exp)\n   rx_bytes.base[1] |= (val     ) & 0x0f;\n }\n \n+void\n+rx_bfield(expressionS s, expressionS d, expressionS w)\n+{\n+  int slsb = s.X_add_number;\n+  int dlsb = d.X_add_number;\n+  int width = w.X_add_number;\n+  unsigned int imm =\n+    (((dlsb + width) & 0x1f) << 10 | (dlsb << 5) |\n+     ((dlsb - slsb) & 0x1f));\n+  if ((slsb + width) > 32)\n+        as_warn (_(\"Value %d and %d out of range\"), slsb, width);\n+  if ((dlsb + width) > 32)\n+        as_warn (_(\"Value %d and %d out of range\"), dlsb, width);\n+  rx_bytes.ops[0] = imm & 0xff;\n+  rx_bytes.ops[1] = (imm >> 8);\n+  rx_bytes.n_ops = 2;\n+}\n+\n #define OP(x) rx_bytes.ops[rx_bytes.n_ops++] = (x)\n \n #define F_PRECISION 2\n@@ -1008,6 +1034,11 @@ rx_op (expressionS exp, int nbytes, int type)\n     }\n }\n \n+void rx_post(char byte)\n+{\n+  rx_bytes.post[rx_bytes.n_post++] = byte;\n+}\n+\n int\n rx_wrap (void)\n {\n@@ -1133,21 +1164,22 @@ md_assemble (char * str)\n \t\t    0 /* offset */,\n \t\t    0 /* opcode */);\n       frag_then->fr_opcode = bytes;\n-      frag_then->fr_fix += rx_bytes.n_base + rx_bytes.n_ops;\n-      frag_then->fr_subtype = rx_bytes.n_base + rx_bytes.n_ops;\n+      frag_then->fr_fix += rx_bytes.n_base + rx_bytes.n_ops + rx_bytes.n_post;\n+      frag_then->fr_subtype = rx_bytes.n_base + rx_bytes.n_ops + rx_bytes.n_post;\n     }\n   else\n     {\n-      bytes = frag_more (rx_bytes.n_base + rx_bytes.n_ops);\n+      bytes = frag_more (rx_bytes.n_base + rx_bytes.n_ops + rx_bytes.n_post);\n       frag_then = frag_now;\n       if (fetchalign_bytes)\n-\tfetchalign_bytes->n_ops = rx_bytes.n_base + rx_bytes.n_ops;\n+\tfetchalign_bytes->n_ops = rx_bytes.n_base + rx_bytes.n_ops + rx_bytes.n_post;\n     }\n \n   fetchalign_bytes = NULL;\n \n   APPEND (base, n_base);\n   APPEND (ops, n_ops);\n+  APPEND (post, n_post);\n \n   if (rx_bytes.link_relax && rx_bytes.n_fixups)\n     {\n@@ -1196,7 +1228,6 @@ md_assemble (char * str)\n       if (frag_then->tc_frag_data)\n \tfrag_then->tc_frag_data->fixups[i].fixP = f;\n     }\n-\n   dwarf2_emit_insn (idx);\n }\n "
    },
    {
      "sha": "06be2ac762240c95c475411c6d8537752b6c6a5f",
      "filename": "gas/doc/c-rx.texi",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/doc/c-rx.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/doc/c-rx.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-rx.texi?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -108,10 +108,10 @@ alignments.  This option is the default.\n @cindex @samp{-mcpu=}\n @item -mcpu=@var{name}\n This option tells the assembler the target CPU type.  Currently the\n-@code{rx100}, @code{rx200}, @code{rx600}, @code{rx610} and @code{rxv2}\n-are recognised as valid cpu names.  Attempting to assemble an instruction\n-not supported by the indicated cpu type will result in an error message\n-being generated.\n+@code{rx100}, @code{rx200}, @code{rx600}, @code{rx610}, @code{rxv2},\n+@code{rxv3} and @code{rxv3-dfpu} are recognised as valid cpu names.\n+Attempting to assemble an instructionnot supported by the indicated\n+cpu type will result in an error message being generated.\n \n @cindex @samp{-mno-allow-string-insns}\n @item -mno-allow-string-insns"
    },
    {
      "sha": "8bf444bc89c07f3ab4049d75e4aff68c0c851dd1",
      "filename": "gas/testsuite/gas/rx/Xtod.d",
      "status": "added",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/Xtod.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/Xtod.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/Xtod.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,20 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfd 77 80 0a                   \tftod\tr0, dr0\n+   4:\tfd 77 8f 0a                   \tftod\tr15, dr0\n+   8:\tfd 77 80 fa                   \tftod\tr0, dr15\n+   c:\tfd 77 8f fa                   \tftod\tr15, dr15\n+  10:\tfd 77 80 09                   \titod\tr0, dr0\n+  14:\tfd 77 8f 09                   \titod\tr15, dr0\n+  18:\tfd 77 80 f9                   \titod\tr0, dr15\n+  1c:\tfd 77 8f f9                   \titod\tr15, dr15\n+  20:\tfd 77 80 0d                   \tutod\tr0, dr0\n+  24:\tfd 77 8f 0d                   \tutod\tr15, dr0\n+  28:\tfd 77 80 fd                   \tutod\tr0, dr15\n+  2c:\tfd 77 8f fd                   \tutod\tr15, dr15"
    },
    {
      "sha": "67f82c0addbb329c282b2a1cebcd1fc5971aa4cb",
      "filename": "gas/testsuite/gas/rx/Xtod.sm",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/Xtod.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/Xtod.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/Xtod.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,3 @@\n+\tftod\t{reg}, {dreg}\n+\titod\t{reg}, {dreg}\n+\tutod\t{reg}, {dreg}"
    },
    {
      "sha": "9d61ff871898719acf84503a7b62313047b83569",
      "filename": "gas/testsuite/gas/rx/bfmov.d",
      "status": "added",
      "additions": 72,
      "deletions": 0,
      "changes": 72,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/bfmov.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/bfmov.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/bfmov.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,72 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfc 5e 00 00 04                \tbfmov\t#0, #0, #1, r0, r0\n+   5:\tfc 5e 0f 00 04                \tbfmov\t#0, #0, #1, r0, r15\n+   a:\tfc 5e f0 00 04                \tbfmov\t#0, #0, #1, r15, r0\n+   f:\tfc 5e ff 00 04                \tbfmov\t#0, #0, #1, r15, r15\n+  14:\tfc 5e 00 00 3c                \tbfmov\t#0, #0, #15, r0, r0\n+  19:\tfc 5e 0f 00 3c                \tbfmov\t#0, #0, #15, r0, r15\n+  1e:\tfc 5e f0 00 3c                \tbfmov\t#0, #0, #15, r15, r0\n+  23:\tfc 5e ff 00 3c                \tbfmov\t#0, #0, #15, r15, r15\n+  28:\tfc 5e 00 ef 41                \tbfmov\t#0, #15, #1, r0, r0\n+  2d:\tfc 5e 0f ef 41                \tbfmov\t#0, #15, #1, r0, r15\n+  32:\tfc 5e f0 ef 41                \tbfmov\t#0, #15, #1, r15, r0\n+  37:\tfc 5e ff ef 41                \tbfmov\t#0, #15, #1, r15, r15\n+  3c:\tfc 5e 00 ef 79                \tbfmov\t#0, #15, #15, r0, r0\n+  41:\tfc 5e 0f ef 79                \tbfmov\t#0, #15, #15, r0, r15\n+  46:\tfc 5e f0 ef 79                \tbfmov\t#0, #15, #15, r15, r0\n+  4b:\tfc 5e ff ef 79                \tbfmov\t#0, #15, #15, r15, r15\n+  50:\tfc 5e 00 11 04                \tbfmov\t#15, #0, #1, r0, r0\n+  55:\tfc 5e 0f 11 04                \tbfmov\t#15, #0, #1, r0, r15\n+  5a:\tfc 5e f0 11 04                \tbfmov\t#15, #0, #1, r15, r0\n+  5f:\tfc 5e ff 11 04                \tbfmov\t#15, #0, #1, r15, r15\n+  64:\tfc 5e 00 11 3c                \tbfmov\t#15, #0, #15, r0, r0\n+  69:\tfc 5e 0f 11 3c                \tbfmov\t#15, #0, #15, r0, r15\n+  6e:\tfc 5e f0 11 3c                \tbfmov\t#15, #0, #15, r15, r0\n+  73:\tfc 5e ff 11 3c                \tbfmov\t#15, #0, #15, r15, r15\n+  78:\tfc 5e 00 e0 41                \tbfmov\t#15, #15, #1, r0, r0\n+  7d:\tfc 5e 0f e0 41                \tbfmov\t#15, #15, #1, r0, r15\n+  82:\tfc 5e f0 e0 41                \tbfmov\t#15, #15, #1, r15, r0\n+  87:\tfc 5e ff e0 41                \tbfmov\t#15, #15, #1, r15, r15\n+  8c:\tfc 5e 00 e0 79                \tbfmov\t#15, #15, #15, r0, r0\n+  91:\tfc 5e 0f e0 79                \tbfmov\t#15, #15, #15, r0, r15\n+  96:\tfc 5e f0 e0 79                \tbfmov\t#15, #15, #15, r15, r0\n+  9b:\tfc 5e ff e0 79                \tbfmov\t#15, #15, #15, r15, r15\n+  a0:\tfc 5a 00 00 04                \tbfmovz\t#0, #0, #1, r0, r0\n+  a5:\tfc 5a 0f 00 04                \tbfmovz\t#0, #0, #1, r0, r15\n+  aa:\tfc 5a f0 00 04                \tbfmovz\t#0, #0, #1, r15, r0\n+  af:\tfc 5a ff 00 04                \tbfmovz\t#0, #0, #1, r15, r15\n+  b4:\tfc 5a 00 00 3c                \tbfmovz\t#0, #0, #15, r0, r0\n+  b9:\tfc 5a 0f 00 3c                \tbfmovz\t#0, #0, #15, r0, r15\n+  be:\tfc 5a f0 00 3c                \tbfmovz\t#0, #0, #15, r15, r0\n+  c3:\tfc 5a ff 00 3c                \tbfmovz\t#0, #0, #15, r15, r15\n+  c8:\tfc 5a 00 ef 41                \tbfmovz\t#0, #15, #1, r0, r0\n+  cd:\tfc 5a 0f ef 41                \tbfmovz\t#0, #15, #1, r0, r15\n+  d2:\tfc 5a f0 ef 41                \tbfmovz\t#0, #15, #1, r15, r0\n+  d7:\tfc 5a ff ef 41                \tbfmovz\t#0, #15, #1, r15, r15\n+  dc:\tfc 5a 00 ef 79                \tbfmovz\t#0, #15, #15, r0, r0\n+  e1:\tfc 5a 0f ef 79                \tbfmovz\t#0, #15, #15, r0, r15\n+  e6:\tfc 5a f0 ef 79                \tbfmovz\t#0, #15, #15, r15, r0\n+  eb:\tfc 5a ff ef 79                \tbfmovz\t#0, #15, #15, r15, r15\n+  f0:\tfc 5a 00 11 04                \tbfmovz\t#15, #0, #1, r0, r0\n+  f5:\tfc 5a 0f 11 04                \tbfmovz\t#15, #0, #1, r0, r15\n+  fa:\tfc 5a f0 11 04                \tbfmovz\t#15, #0, #1, r15, r0\n+  ff:\tfc 5a ff 11 04                \tbfmovz\t#15, #0, #1, r15, r15\n+ 104:\tfc 5a 00 11 3c                \tbfmovz\t#15, #0, #15, r0, r0\n+ 109:\tfc 5a 0f 11 3c                \tbfmovz\t#15, #0, #15, r0, r15\n+ 10e:\tfc 5a f0 11 3c                \tbfmovz\t#15, #0, #15, r15, r0\n+ 113:\tfc 5a ff 11 3c                \tbfmovz\t#15, #0, #15, r15, r15\n+ 118:\tfc 5a 00 e0 41                \tbfmovz\t#15, #15, #1, r0, r0\n+ 11d:\tfc 5a 0f e0 41                \tbfmovz\t#15, #15, #1, r0, r15\n+ 122:\tfc 5a f0 e0 41                \tbfmovz\t#15, #15, #1, r15, r0\n+ 127:\tfc 5a ff e0 41                \tbfmovz\t#15, #15, #1, r15, r15\n+ 12c:\tfc 5a 00 e0 79                \tbfmovz\t#15, #15, #15, r0, r0\n+ 131:\tfc 5a 0f e0 79                \tbfmovz\t#15, #15, #15, r0, r15\n+ 136:\tfc 5a f0 e0 79                \tbfmovz\t#15, #15, #15, r15, r0\n+ 13b:\tfc 5a ff e0 79                \tbfmovz\t#15, #15, #15, r15, r15"
    },
    {
      "sha": "b09a61f1d01f1af6279612cd805c63c2272bbb78",
      "filename": "gas/testsuite/gas/rx/bfmov.sm",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/bfmov.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/bfmov.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/bfmov.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,2 @@\n+\tbfmov\t#{0;15}, #{0;15}, #{1;15}, {reg}, {reg}\n+\tbfmovz\t#{0;15}, #{0;15}, #{1;15}, {reg}, {reg}\n\\ No newline at end of file"
    },
    {
      "sha": "48762d81e3e7498bd733061a94474daf9d7c5401",
      "filename": "gas/testsuite/gas/rx/dabs.d",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dabs.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dabs.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dabs.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,13 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 0c 01                   \tdabs\tdr0, dr0\n+   4:\t76 90 0c f1                   \tdabs\tdr0, dr15\n+   8:\t76 90 fc 01                   \tdabs\tdr15, dr0\n+   c:\t76 90 fc f1                   \tdabs\tdr15, dr15\n+"
    },
    {
      "sha": "f2d5e438bb3ea8ab7175dab9a61bc1e2330ec47c",
      "filename": "gas/testsuite/gas/rx/dabs.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dabs.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dabs.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dabs.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdabs\t{dreg}, {dreg}"
    },
    {
      "sha": "8f948fe3398a9506785ed21a849d0d6f45521000",
      "filename": "gas/testsuite/gas/rx/dadd.d",
      "status": "added",
      "additions": 17,
      "deletions": 0,
      "changes": 17,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dadd.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dadd.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dadd.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,17 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 00 00                   \tdadd\tdr0, dr0, dr0\n+   4:\t76 90 00 f0                   \tdadd\tdr0, dr0, dr15\n+   8:\t76 90 f0 00                   \tdadd\tdr0, dr15, dr0\n+   c:\t76 90 f0 f0                   \tdadd\tdr0, dr15, dr15\n+  10:\t76 90 00 0f                   \tdadd\tdr15, dr0, dr0\n+  14:\t76 90 00 ff                   \tdadd\tdr15, dr0, dr15\n+  18:\t76 90 f0 0f                   \tdadd\tdr15, dr15, dr0\n+  1c:\t76 90 f0 ff                   \tdadd\tdr15, dr15, dr15\n+"
    },
    {
      "sha": "89c517a6f2a74a5299ddca997c4354ba72ff6c1c",
      "filename": "gas/testsuite/gas/rx/dadd.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dadd.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dadd.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dadd.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdadd\t{dreg}, {dreg}, {dreg}"
    },
    {
      "sha": "bf7bc06cbd999eb5936d9dcf3188dc479cb76edb",
      "filename": "gas/testsuite/gas/rx/dcmp.d",
      "status": "added",
      "additions": 24,
      "deletions": 0,
      "changes": 24,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dcmp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dcmp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dcmp.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,24 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 08 10                   \tdcmpun\tdr0, dr0\n+   4:\t76 90 f8 10                   \tdcmpun\tdr0, dr15\n+   8:\t76 90 08 1f                   \tdcmpun\tdr15, dr0\n+   c:\t76 90 f8 1f                   \tdcmpun\tdr15, dr15\n+  10:\t76 90 08 20                   \tdcmpeq\tdr0, dr0\n+  14:\t76 90 f8 20                   \tdcmpeq\tdr0, dr15\n+  18:\t76 90 08 2f                   \tdcmpeq\tdr15, dr0\n+  1c:\t76 90 f8 2f                   \tdcmpeq\tdr15, dr15\n+  20:\t76 90 08 40                   \tdcmplt\tdr0, dr0\n+  24:\t76 90 f8 40                   \tdcmplt\tdr0, dr15\n+  28:\t76 90 08 4f                   \tdcmplt\tdr15, dr0\n+  2c:\t76 90 f8 4f                   \tdcmplt\tdr15, dr15\n+  30:\t76 90 08 60                   \tdcmple\tdr0, dr0\n+  34:\t76 90 f8 60                   \tdcmple\tdr0, dr15\n+  38:\t76 90 08 6f                   \tdcmple\tdr15, dr0\n+  3c:\t76 90 f8 6f                   \tdcmple\tdr15, dr15"
    },
    {
      "sha": "423451bb59c366731725202a4f2ea775718d65cb",
      "filename": "gas/testsuite/gas/rx/dcmp.sm",
      "status": "added",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dcmp.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dcmp.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dcmp.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,4 @@\n+\tdcmpun\t{dreg}, {dreg}\n+\tdcmpeq\t{dreg}, {dreg}\n+\tdcmplt\t{dreg}, {dreg}\n+\tdcmple\t{dreg}, {dreg}"
    },
    {
      "sha": "f40dc5b0134c256d6e147ff917951dca244691aa",
      "filename": "gas/testsuite/gas/rx/ddiv.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/ddiv.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/ddiv.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/ddiv.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,16 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 05 00                   \tddiv\tdr0, dr0, dr0\n+   4:\t76 90 05 f0                   \tddiv\tdr0, dr0, dr15\n+   8:\t76 90 f5 00                   \tddiv\tdr0, dr15, dr0\n+   c:\t76 90 f5 f0                   \tddiv\tdr0, dr15, dr15\n+  10:\t76 90 05 0f                   \tddiv\tdr15, dr0, dr0\n+  14:\t76 90 05 ff                   \tddiv\tdr15, dr0, dr15\n+  18:\t76 90 f5 0f                   \tddiv\tdr15, dr15, dr0\n+  1c:\t76 90 f5 ff                   \tddiv\tdr15, dr15, dr15"
    },
    {
      "sha": "b45ccd7e1cb7e3682f43436ec7d56c2b36a1713a",
      "filename": "gas/testsuite/gas/rx/ddiv.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/ddiv.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/ddiv.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/ddiv.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tddiv\t{dreg}, {dreg}, {dreg}"
    },
    {
      "sha": "2e5ecdb419792fc4e28313e02b155b8ecea6fa6b",
      "filename": "gas/testsuite/gas/rx/dmov.d",
      "status": "added",
      "additions": 76,
      "deletions": 0,
      "changes": 76,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmov.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmov.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dmov.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,76 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfd 77 80 03                   \tdmov\\.d\tr0, drh0\n+   4:\tfd 77 80 f3                   \tdmov\\.d\tr0, drh15\n+   8:\tfd 77 8f 03                   \tdmov\\.d\tr15, drh0\n+   c:\tfd 77 8f f3                   \tdmov\\.d\tr15, drh15\n+  10:\tfd 77 80 02                   \tdmov\\.l\tr0, drh0\n+  14:\tfd 77 80 f2                   \tdmov\\.l\tr0, drh15\n+  18:\tfd 77 8f 02                   \tdmov\\.l\tr15, drh0\n+  1c:\tfd 77 8f f2                   \tdmov\\.l\tr15, drh15\n+  20:\tfd 77 80 00                   \tdmov\\.l\tr0, drl0\n+  24:\tfd 77 80 f0                   \tdmov\\.l\tr0, drl15\n+  28:\tfd 77 8f 00                   \tdmov\\.l\tr15, drl0\n+  2c:\tfd 77 8f f0                   \tdmov\\.l\tr15, drl15\n+  30:\tfd 75 80 02                   \tdmov\\.l\tdrh0, r0\n+  34:\tfd 75 8f 02                   \tdmov\\.l\tdrh0, r15\n+  38:\tfd 75 80 f2                   \tdmov\\.l\tdrh15, r0\n+  3c:\tfd 75 8f f2                   \tdmov\\.l\tdrh15, r15\n+  40:\tfd 75 80 00                   \tdmov\\.l\tdrl0, r0\n+  44:\tfd 75 8f 00                   \tdmov\\.l\tdrl0, r15\n+  48:\tfd 75 80 f0                   \tdmov\\.l\tdrl15, r0\n+  4c:\tfd 75 8f f0                   \tdmov\\.l\tdrl15, r15\n+  50:\t76 90 0c 00                   \tdmov\\.d\tdr0, dr0\n+  54:\t76 90 0c f0                   \tdmov\\.d\tdr0, dr15\n+  58:\t76 90 fc 00                   \tdmov\\.d\tdr15, dr0\n+  5c:\t76 90 fc f0                   \tdmov\\.d\tdr15, dr15\n+  60:\tfc 78 08 00                   \tdmov\\.d\tdr0, \\[r0\\]\n+  64:\tfc 78 f8 00                   \tdmov\\.d\tdr0, \\[r15\\]\n+  68:\tfc 78 08 f0                   \tdmov\\.d\tdr15, \\[r0\\]\n+  6c:\tfc 78 f8 f0                   \tdmov\\.d\tdr15, \\[r15\\]\n+  70:\tfc 78 08 00                   \tdmov\\.d\tdr0, \\[r0\\]\n+  74:\tfc 78 f8 00                   \tdmov\\.d\tdr0, \\[r15\\]\n+  78:\tfc 7a 08 ff 01 00             \tdmov\\.d\tdr0, 4088\\[r0\\]\n+  7e:\tfc 7a f8 ff 01 00             \tdmov\\.d\tdr0, 4088\\[r15\\]\n+  84:\tfc 7a 08 fc ff 00             \tdmov\\.d\tdr0, 524256\\[r0\\]\n+  8a:\tfc 7a f8 fc ff 00             \tdmov\\.d\tdr0, 524256\\[r15\\]\n+  90:\tfc 78 08 f0                   \tdmov\\.d\tdr15, \\[r0\\]\n+  94:\tfc 78 f8 f0                   \tdmov\\.d\tdr15, \\[r15\\]\n+  98:\tfc 7a 08 ff 01 f0             \tdmov\\.d\tdr15, 4088\\[r0\\]\n+  9e:\tfc 7a f8 ff 01 f0             \tdmov\\.d\tdr15, 4088\\[r15\\]\n+  a4:\tfc 7a 08 fc ff f0             \tdmov\\.d\tdr15, 524256\\[r0\\]\n+  aa:\tfc 7a f8 fc ff f0             \tdmov\\.d\tdr15, 524256\\[r15\\]\n+  b0:\tfc c8 08 00                   \tdmov\\.d\t\\[r0\\], dr0\n+  b4:\tfc c8 08 f0                   \tdmov\\.d\t\\[r0\\], dr15\n+  b8:\tfc c8 f8 00                   \tdmov\\.d\t\\[r15\\], dr0\n+  bc:\tfc c8 f8 f0                   \tdmov\\.d\t\\[r15\\], dr15\n+  c0:\tfc c8 08 00                   \tdmov\\.d\t\\[r0\\], dr0\n+  c4:\tfc c8 08 f0                   \tdmov\\.d\t\\[r0\\], dr15\n+  c8:\tfc c8 f8 00                   \tdmov\\.d\t\\[r15\\], dr0\n+  cc:\tfc c8 f8 f0                   \tdmov\\.d\t\\[r15\\], dr15\n+  d0:\tfc ca 08 ff 01 00             \tdmov\\.d\t4088\\[r0\\], dr0\n+  d6:\tfc ca 08 ff 01 f0             \tdmov\\.d\t4088\\[r0\\], dr15\n+  dc:\tfc ca f8 ff 01 00             \tdmov\\.d\t4088\\[r15\\], dr0\n+  e2:\tfc ca f8 ff 01 f0             \tdmov\\.d\t4088\\[r15\\], dr15\n+  e8:\tfc ca 08 fc ff 00             \tdmov\\.d\t524256\\[r0\\], dr0\n+  ee:\tfc ca 08 fc ff f0             \tdmov\\.d\t524256\\[r0\\], dr15\n+  f4:\tfc ca f8 fc ff 00             \tdmov\\.d\t524256\\[r15\\], dr0\n+  fa:\tfc ca f8 fc ff f0             \tdmov\\.d\t524256\\[r15\\], dr15\n+ 100:\tf9 03 03 00 00 00 80          \tdmov\\.d\t#0x80000000, drh0\n+ 107:\tf9 03 f3 00 00 00 80          \tdmov\\.d\t#0x80000000, drh15\n+ 10e:\tf9 03 03 ff ff ff ff          \tdmov\\.d\t#-1, drh0\n+ 115:\tf9 03 f3 ff ff ff ff          \tdmov\\.d\t#-1, drh15\n+ 11c:\tf9 03 02 00 00 00 80          \tdmov\\.l\t#0x80000000, drh0\n+ 123:\tf9 03 f2 00 00 00 80          \tdmov\\.l\t#0x80000000, drh15\n+ 12a:\tf9 03 02 ff ff ff ff          \tdmov\\.l\t#-1, drh0\n+ 131:\tf9 03 f2 ff ff ff ff          \tdmov\\.l\t#-1, drh15\n+ 138:\tf9 03 00 00 00 00 80          \tdmov\\.l\t#0x80000000, drl0\n+ 13f:\tf9 03 f0 00 00 00 80          \tdmov\\.l\t#0x80000000, drl15\n+ 146:\tf9 03 00 ff ff ff ff          \tdmov\\.l\t#-1, drl0\n+ 14d:\tf9 03 f0 ff ff ff ff          \tdmov\\.l\t#-1, drl15"
    },
    {
      "sha": "84f4301ee8ecca7d1a842fcf01344543af6553d0",
      "filename": "gas/testsuite/gas/rx/dmov.sm",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmov.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmov.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dmov.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,13 @@\n+\tdmov.d\t{reg}, {dregh}\n+\tdmov.l\t{reg}, {dregh}\n+\tdmov.l\t{reg}, {dregl}\n+\tdmov.l\t{dregh}, {reg}\n+\tdmov.l\t{dregl}, {reg}\n+\tdmov.d\t{dreg}, {dreg}\n+\tdmov.d\t{dreg}, [{reg}]\n+\tdmov.d\t{dreg}, {dspD}[{reg}]\n+\tdmov.d\t[{reg}], {dreg}\n+\tdmov.d\t{dspD}[{reg}], {dreg}\n+\tdmov.d\t#{imm32}, {dregh}\n+\tdmov.l\t#{imm32}, {dregh}\n+\tdmov.l\t#{imm32}, {dregl}"
    },
    {
      "sha": "4247635d702f8476a27b4cd3d8ae6ac3e0f13196",
      "filename": "gas/testsuite/gas/rx/dmul.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmul.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmul.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dmul.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,16 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 02 00                   \tdmul\tdr0, dr0, dr0\n+   4:\t76 90 02 f0                   \tdmul\tdr0, dr0, dr15\n+   8:\t76 90 f2 00                   \tdmul\tdr0, dr15, dr0\n+   c:\t76 90 f2 f0                   \tdmul\tdr0, dr15, dr15\n+  10:\t76 90 02 0f                   \tdmul\tdr15, dr0, dr0\n+  14:\t76 90 02 ff                   \tdmul\tdr15, dr0, dr15\n+  18:\t76 90 f2 0f                   \tdmul\tdr15, dr15, dr0\n+  1c:\t76 90 f2 ff                   \tdmul\tdr15, dr15, dr15"
    },
    {
      "sha": "5f946da4047b99095a9ad95cff0447fb0107f9bc",
      "filename": "gas/testsuite/gas/rx/dmul.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmul.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dmul.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dmul.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdmul\t{dreg}, {dreg}, {dreg}"
    },
    {
      "sha": "9511e797991f53a626d19903093b56b713a23eac",
      "filename": "gas/testsuite/gas/rx/dneg.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dneg.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dneg.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dneg.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,12 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 0c 02                   \tdneg\tdr0, dr0\n+   4:\t76 90 0c f2                   \tdneg\tdr0, dr15\n+   8:\t76 90 fc 02                   \tdneg\tdr15, dr0\n+   c:\t76 90 fc f2                   \tdneg\tdr15, dr15"
    },
    {
      "sha": "ed331e6537f2d199090b84523e06d3576fa79861",
      "filename": "gas/testsuite/gas/rx/dneg.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dneg.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dneg.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dneg.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdneg\t{dreg},{dreg}"
    },
    {
      "sha": "34e691790e8d3db9b31a3ca920179707ebe7b1aa",
      "filename": "gas/testsuite/gas/rx/dpopm.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpopm.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpopm.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dpopm.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,16 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t75 b8 17                      \tdpopm.d\tdr1-dr8\n+   3:\t75 b8 1d                      \tdpopm.d\tdr1-dr14\n+   6:\t75 b8 71                      \tdpopm.d\tdr7-dr8\n+   9:\t75 b8 77                      \tdpopm.d\tdr7-dr14\n+   c:\t75 a8 03                      \tdpopm.l\tdpsw-depc\n+   f:\t75 a8 02                      \tdpopm.l\tdpsw-decnt\n+  12:\t75 a8 12                      \tdpopm.l\tdcmr-depc\n+  15:\t75 a8 11                      \tdpopm.l\tdcmr-decnt"
    },
    {
      "sha": "6c779bd04f6675346ce917493b05b03017211952",
      "filename": "gas/testsuite/gas/rx/dpopm.sm",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpopm.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpopm.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dpopm.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,2 @@\n+\tdpopm.d\t{dregPlo}-{dregPhi}\n+\tdpopm.l\t{dpsw;dcmr}-{depc;dcent}"
    },
    {
      "sha": "d5a51d082c2f363a40afe69457467bb22064a8af",
      "filename": "gas/testsuite/gas/rx/dpushm.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpushm.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpushm.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dpushm.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,16 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t75 b0 17                      \tdpushm.d\tdr1-dr8\n+   3:\t75 b0 1d                      \tdpushm.d\tdr1-dr14\n+   6:\t75 b0 71                      \tdpushm.d\tdr7-dr8\n+   9:\t75 b0 77                      \tdpushm.d\tdr7-dr14\n+   c:\t75 a0 03                      \tdpushm.l\tdpsw-depc\n+   f:\t75 a0 02                      \tdpushm.l\tdpsw-decnt\n+  12:\t75 a0 12                      \tdpushm.l\tdcmr-depc\n+  15:\t75 a0 11                      \tdpushm.l\tdcmr-decnt"
    },
    {
      "sha": "a6093c41be342656491b39caa574a66fddf1b49b",
      "filename": "gas/testsuite/gas/rx/dpushm.sm",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpushm.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dpushm.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dpushm.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,2 @@\n+\tdpushm.d\t{dregPlo}-{dregPhi}\n+\tdpushm.l\t{dpsw;dcmr}-{depc;dcent}"
    },
    {
      "sha": "e88d39e2c006120ddf0d3f4e4fd5313146d6fd92",
      "filename": "gas/testsuite/gas/rx/dround.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dround.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dround.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dround.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,12 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 0d 0d                   \tdround\tdr0, dr0\n+   4:\t76 90 0d fd                   \tdround\tdr0, dr15\n+   8:\t76 90 fd 0d                   \tdround\tdr15, dr0\n+   c:\t76 90 fd fd                   \tdround\tdr15, dr15"
    },
    {
      "sha": "6faf34d82710409aa5b2b5e551760e414a8c7d76",
      "filename": "gas/testsuite/gas/rx/dround.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dround.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dround.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dround.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdround\t{dreg}, {dreg}"
    },
    {
      "sha": "91a769c9997521b914de27fa2796b91cb3ca1f4c",
      "filename": "gas/testsuite/gas/rx/dsqrt.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsqrt.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsqrt.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dsqrt.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,12 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 0d 00                   \tdsqrt\tdr0, dr0\n+   4:\t76 90 0d f0                   \tdsqrt\tdr0, dr15\n+   8:\t76 90 fd 00                   \tdsqrt\tdr15, dr0\n+   c:\t76 90 fd f0                   \tdsqrt\tdr15, dr15"
    },
    {
      "sha": "1475b1f8aa79f8db9faa9ebd301a987e54e8bd8f",
      "filename": "gas/testsuite/gas/rx/dsqrt.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsqrt.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsqrt.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dsqrt.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdsqrt\t{dreg}, {dreg}"
    },
    {
      "sha": "939850e19fc68b341a493ee09d908eb8a14d8392",
      "filename": "gas/testsuite/gas/rx/dsub.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsub.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsub.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dsub.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,16 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 01 00                   \tdsub\tdr0, dr0, dr0\n+   4:\t76 90 01 f0                   \tdsub\tdr0, dr0, dr15\n+   8:\t76 90 f1 00                   \tdsub\tdr0, dr15, dr0\n+   c:\t76 90 f1 f0                   \tdsub\tdr0, dr15, dr15\n+  10:\t76 90 01 0f                   \tdsub\tdr15, dr0, dr0\n+  14:\t76 90 01 ff                   \tdsub\tdr15, dr0, dr15\n+  18:\t76 90 f1 0f                   \tdsub\tdr15, dr15, dr0\n+  1c:\t76 90 f1 ff                   \tdsub\tdr15, dr15, dr15"
    },
    {
      "sha": "b0619957d1a508912038eeb06aaad6af3edb8303",
      "filename": "gas/testsuite/gas/rx/dsub.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsub.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dsub.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dsub.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tdsub\t{dreg}, {dreg}, {dreg}"
    },
    {
      "sha": "8d7c5eae26740d2e169879634992867e4671762d",
      "filename": "gas/testsuite/gas/rx/dtoX.d",
      "status": "added",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dtoX.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dtoX.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dtoX.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,20 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t76 90 0d 0c                   \tdtof\tdr0, dr0\n+   4:\t76 90 0d fc                   \tdtof\tdr0, dr15\n+   8:\t76 90 fd 0c                   \tdtof\tdr15, dr0\n+   c:\t76 90 fd fc                   \tdtof\tdr15, dr15\n+  10:\t76 90 0d 08                   \tdtoi\tdr0, dr0\n+  14:\t76 90 0d f8                   \tdtoi\tdr0, dr15\n+  18:\t76 90 fd 08                   \tdtoi\tdr15, dr0\n+  1c:\t76 90 fd f8                   \tdtoi\tdr15, dr15\n+  20:\t76 90 0d 09                   \tdtou\tdr0, dr0\n+  24:\t76 90 0d f9                   \tdtou\tdr0, dr15\n+  28:\t76 90 fd 09                   \tdtou\tdr15, dr0\n+  2c:\t76 90 fd f9                   \tdtou\tdr15, dr15"
    },
    {
      "sha": "6faf4970d19589be42490b96476c0adc060f1ad6",
      "filename": "gas/testsuite/gas/rx/dtoX.sm",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dtoX.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/dtoX.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/dtoX.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,3 @@\n+\tdtof\t{dreg}, {dreg}\n+\tdtoi\t{dreg}, {dreg}\n+\tdtou\t{dreg}, {dreg}"
    },
    {
      "sha": "7fc4c42f585be360addb837dfd6666cc23fc7ed4",
      "filename": "gas/testsuite/gas/rx/macros.inc",
      "status": "modified",
      "additions": 9,
      "deletions": 1,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/macros.inc",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/macros.inc",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/macros.inc?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -6,6 +6,12 @@ macro\tregPlo\t{r1;r7}\n macro\tregPhi\t{r8;r14}\n macro\tcreg\t{psw;fpsw;usp;isp;intb;bpsw;bpc;fintv;extb}\n macro\tpswf\t{U;I;O;S;Z;C}\n+macro\tdreg\t{dr0;dr15}\n+macro\tdregh\t{drh0;drh15}\n+macro\tdregl\t{drl0;drl15}\n+macro\tdcreg\t{dpsw;dcmr;dcent;depc}\n+macro\tdregPlo\t{dr1;dr7}\n+macro\tdregPhi\t{dr8;dr14}\n \n macro\tsimm8\t{-128;127}\n macro\tsimm16\t{-32768;32768}\n@@ -30,9 +36,11 @@ macro\tdsp8\t252\n macro\tdsp16\t65532\n macro\tdsp8L\t1020\n macro\tdsp16L\t262140\n-\n+macro\tdsp8D\t4088\n+macro\tdsp16D\t524256\n macro\tdsp\t{;{dsp8};{dsp16}}\n macro\tdspL\t{;{dsp8L};{dsp16L}}\n+macro\tdspD\t{;{dsp8D};{dsp16D}}\n \n macro\tmemex\t{.ub;.b;.uw;.w;.l}\n macro\tmemx\t{dsp}[{reg}]{memex}"
    },
    {
      "sha": "c36617a97d5ea519f42300861d387fc07f7e0e04",
      "filename": "gas/testsuite/gas/rx/mvfdc.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdc.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdc.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/mvfdc.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,16 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfd 75 80 04                   \tmvfdc\tdpsw, r0\n+   4:\tfd 75 8f 04                   \tmvfdc\tdpsw, r15\n+   8:\tfd 75 80 14                   \tmvfdc\tdcmr, r0\n+   c:\tfd 75 8f 14                   \tmvfdc\tdcmr, r15\n+  10:\tfd 75 80 24                   \tmvfdc\tdecnt, r0\n+  14:\tfd 75 8f 24                   \tmvfdc\tdecnt, r15\n+  18:\tfd 75 80 34                   \tmvfdc\tdepc, r0\n+  1c:\tfd 75 8f 34                   \tmvfdc\tdepc, r15"
    },
    {
      "sha": "8aa9fe386eb78ad0f38e836066291991cc6186c8",
      "filename": "gas/testsuite/gas/rx/mvfdc.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdc.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdc.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/mvfdc.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tmvfdc\t{dcreg}, {reg}\n\\ No newline at end of file"
    },
    {
      "sha": "52190a5728f8b898dc558b7a1756e88a9f850923",
      "filename": "gas/testsuite/gas/rx/mvfdr.d",
      "status": "added",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdr.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdr.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/mvfdr.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,9 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\t75 90 1b                      \tmvfdr"
    },
    {
      "sha": "e5600ae52d810d118521ee7da67d7bfe125dd476",
      "filename": "gas/testsuite/gas/rx/mvfdr.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdr.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvfdr.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/mvfdr.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tmvfdr"
    },
    {
      "sha": "2b611569102c7757bff6082e2e9e593c757cf805",
      "filename": "gas/testsuite/gas/rx/mvtdc.d",
      "status": "added",
      "additions": 17,
      "deletions": 0,
      "changes": 17,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvtdc.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvtdc.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/mvtdc.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,17 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfd 77 80 04                   \tmvtdc\tr0, dpsw\n+   4:\tfd 77 81 04                   \tmvtdc\tr0, dcmr\n+   8:\tfd 77 82 04                   \tmvtdc\tr0, decnt\n+   c:\tfd 77 83 04                   \tmvtdc\tr0, depc\n+  10:\tfd 77 80 f4                   \tmvtdc\tr15, dpsw\n+  14:\tfd 77 81 f4                   \tmvtdc\tr15, dcmr\n+  18:\tfd 77 82 f4                   \tmvtdc\tr15, decnt\n+  1c:\tfd 77 83 f4                   \tmvtdc\tr15, depc\n+"
    },
    {
      "sha": "4b8f41c2435758d482f84bc74473e2e2369c39ab",
      "filename": "gas/testsuite/gas/rx/mvtdc.sm",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvtdc.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/mvtdc.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/mvtdc.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1 @@\n+\tmvtdc\t{reg}, {dcreg}"
    },
    {
      "sha": "e72aef786b91dbf4bef556c0b2c84f60725486e7",
      "filename": "gas/testsuite/gas/rx/rstr.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/rstr.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/rstr.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/rstr.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,12 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfd 76 d0 00                   \trstr\tr0\n+   4:\tfd 76 df 00                   \trstr\tr15\n+   8:\tfd 76 f0 00                   \trstr\t#0\n+   c:\tfd 76 f0 ff                   \trstr\t#255"
    },
    {
      "sha": "8075fc5b14e9df6be2765f3b74302ad9093349c2",
      "filename": "gas/testsuite/gas/rx/rstr.sm",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/rstr.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/rstr.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/rstr.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,2 @@\n+\trstr\t{reg}\n+\trstr\t#{uimm8}"
    },
    {
      "sha": "61437b865c8d3188cbd4a79c9593f3dc907b87db",
      "filename": "gas/testsuite/gas/rx/rx.exp",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/rx.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/rx.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/rx.exp?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -22,14 +22,14 @@ if { ! [istarget rx-*-*] } {\n }\n \n global ASFLAGS\n-set ASFLAGS \"--mcpu=rxv2\"\n+set ASFLAGS \"--mcpu=rxv3-dfpu\"\n \n foreach test [lsort [glob $srcdir/$subdir/*.sm]] {\n     regexp \".*/(.*)\\.sm\" $test rxjunk rxbase\n     exec \"$srcdir/$subdir/explode\" \"-I\" \"$srcdir/$subdir\" \"$test\" \"$srcdir/$subdir/$rxbase.s\"\n     run_dump_test \"$rxbase\"\n     # Commment out the next line if you want to retain the generated assembler source files.\n-    remote_file host delete \"$srcdir/$subdir/$rxbase.s\"\n+#    remote_file host delete \"$srcdir/$subdir/$rxbase.s\"\n }\n \n run_dump_test \"rx-asm-good\""
    },
    {
      "sha": "16a637c5178c0209e594ccb6cfa7e531b4f96a40",
      "filename": "gas/testsuite/gas/rx/save.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/save.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/save.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/save.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,12 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+\n+Disassembly of section .*:\n+\n+00000000 <.*>:\n+   0:\tfd 76 c0 00                   \tsave\tr0\n+   4:\tfd 76 cf 00                   \tsave\tr15\n+   8:\tfd 76 e0 00                   \tsave\t#0\n+   c:\tfd 76 e0 ff                   \tsave\t#255"
    },
    {
      "sha": "cbf169c6b4b345b8bdc900bd1234d0dadc4eda4e",
      "filename": "gas/testsuite/gas/rx/save.sm",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/save.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/save.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/save.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -0,0 +1,2 @@\n+\tsave\t{reg}\n+\tsave\t#{uimm8}"
    },
    {
      "sha": "11b134ef8496afefe26ec18b4b29cf12616f9a2c",
      "filename": "gas/testsuite/gas/rx/xor.d",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/xor.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/xor.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/xor.d?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -86,3 +86,11 @@ Disassembly of section \\.text:\n  174:\t06 62 0d ff fe 7f             \txor\t65532\\[r15\\]\\.w, r15\n  17a:\t06 a2 0d f0 ff 3f             \txor\t65532\\[r15\\]\\.l, r0\n  180:\t06 a2 0d ff ff 3f             \txor\t65532\\[r15\\]\\.l, r15\n+ 186:\tff 60 00                      \txor\tr0, r0, r0\n+ 189:\tff 6f 00                      \txor\tr0, r0, r15\n+ 18c:\tff 60 0f                      \txor\tr0, r15, r0\n+ 18f:\tff 6f 0f                      \txor\tr0, r15, r15\n+ 192:\tff 60 f0                      \txor\tr15, r0, r0\n+ 195:\tff 6f f0                      \txor\tr15, r0, r15\n+ 198:\tff 60 ff                      \txor\tr15, r15, r0\n+ 19b:\tff 6f ff                      \txor\tr15, r15, r15"
    },
    {
      "sha": "42e94dca5f73ef0f3af1e4a952e88c5aa324603f",
      "filename": "gas/testsuite/gas/rx/xor.sm",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/xor.sm",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a25bee8d049d3b51cea9e10f487fc04c792dd66/gas/testsuite/gas/rx/xor.sm",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/rx/xor.sm?ref=6a25bee8d049d3b51cea9e10f487fc04c792dd66",
      "patch": "@@ -2,3 +2,5 @@\n \n \txor\t{reg},{reg}\n \txor\t{memx},{reg}\n+\n+\txor\t{reg},{reg},{reg}"
    }
  ]
}