module top_module(
	output wire one);   // Added missing wire keyword

assign one = 1'b1;

endmodule
