
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ce0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002e68  08002e68  00012e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eb0  08002eb0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002eb0  08002eb0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eb0  08002eb0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eb0  08002eb0  00012eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002eb4  08002eb4  00012eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002eb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000004  08002ebc  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08002ebc  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008467  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a1b  00000000  00000000  000284de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a80  00000000  00000000  00029f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007be  00000000  00000000  0002a980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000038e9  00000000  00000000  0002b13e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007f9e  00000000  00000000  0002ea27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1353  00000000  00000000  000369c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a5c  00000000  00000000  000e7d18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000ea774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e50 	.word	0x08002e50

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002e50 	.word	0x08002e50

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	; (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	2b00      	cmp	r3, #0
 8000214:	db12      	blt.n	800023c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f003 021f 	and.w	r2, r3, #31
 800021c:	490a      	ldr	r1, [pc, #40]	; (8000248 <__NVIC_DisableIRQ+0x44>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	095b      	lsrs	r3, r3, #5
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	3320      	adds	r3, #32
 800022c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000230:	f3bf 8f4f 	dsb	sy
}
 8000234:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000236:	f3bf 8f6f 	isb	sy
}
 800023a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800023c:	bf00      	nop
 800023e:	370c      	adds	r7, #12
 8000240:	46bd      	mov	sp, r7
 8000242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000246:	4770      	bx	lr
 8000248:	e000e100 	.word	0xe000e100

0800024c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800024c:	b480      	push	{r7}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	4603      	mov	r3, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025c:	2b00      	cmp	r3, #0
 800025e:	db0a      	blt.n	8000276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	b2da      	uxtb	r2, r3
 8000264:	490c      	ldr	r1, [pc, #48]	; (8000298 <__NVIC_SetPriority+0x4c>)
 8000266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800026a:	0112      	lsls	r2, r2, #4
 800026c:	b2d2      	uxtb	r2, r2
 800026e:	440b      	add	r3, r1
 8000270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000274:	e00a      	b.n	800028c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000276:	683b      	ldr	r3, [r7, #0]
 8000278:	b2da      	uxtb	r2, r3
 800027a:	4908      	ldr	r1, [pc, #32]	; (800029c <__NVIC_SetPriority+0x50>)
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	f003 030f 	and.w	r3, r3, #15
 8000282:	3b04      	subs	r3, #4
 8000284:	0112      	lsls	r2, r2, #4
 8000286:	b2d2      	uxtb	r2, r2
 8000288:	440b      	add	r3, r1
 800028a:	761a      	strb	r2, [r3, #24]
}
 800028c:	bf00      	nop
 800028e:	370c      	adds	r7, #12
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	e000e100 	.word	0xe000e100
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80002a0:	b480      	push	{r7}
 80002a2:	b085      	sub	sp, #20
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80002a8:	4b08      	ldr	r3, [pc, #32]	; (80002cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80002aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80002ac:	4907      	ldr	r1, [pc, #28]	; (80002cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	4313      	orrs	r3, r2
 80002b2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80002b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	4013      	ands	r3, r2
 80002bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002be:	68fb      	ldr	r3, [r7, #12]
}
 80002c0:	bf00      	nop
 80002c2:	3714      	adds	r7, #20
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	40021000 	.word	0x40021000

080002d0 <LL_APB1_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <LL_APB1_GRP1_DisableClock+0x24>)
 80002da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	43db      	mvns	r3, r3
 80002e0:	4904      	ldr	r1, [pc, #16]	; (80002f4 <LL_APB1_GRP1_DisableClock+0x24>)
 80002e2:	4013      	ands	r3, r2
 80002e4:	658b      	str	r3, [r1, #88]	; 0x58
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	40021000 	.word	0x40021000

080002f8 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <LL_RCC_LSE_Enable+0x20>)
 80002fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000302:	4a05      	ldr	r2, [pc, #20]	; (8000318 <LL_RCC_LSE_Enable+0x20>)
 8000304:	f043 0301 	orr.w	r3, r3, #1
 8000308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40021000 	.word	0x40021000

0800031c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8000320:	4b07      	ldr	r3, [pc, #28]	; (8000340 <LL_RCC_LSE_IsReady+0x24>)
 8000322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000326:	f003 0302 	and.w	r3, r3, #2
 800032a:	2b02      	cmp	r3, #2
 800032c:	d101      	bne.n	8000332 <LL_RCC_LSE_IsReady+0x16>
 800032e:	2301      	movs	r3, #1
 8000330:	e000      	b.n	8000334 <LL_RCC_LSE_IsReady+0x18>
 8000332:	2300      	movs	r3, #0
}
 8000334:	4618      	mov	r0, r3
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	40021000 	.word	0x40021000

08000344 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000348:	4b05      	ldr	r3, [pc, #20]	; (8000360 <LL_RCC_MSI_Enable+0x1c>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a04      	ldr	r2, [pc, #16]	; (8000360 <LL_RCC_MSI_Enable+0x1c>)
 800034e:	f043 0301 	orr.w	r3, r3, #1
 8000352:	6013      	str	r3, [r2, #0]
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	40021000 	.word	0x40021000

08000364 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000368:	4b06      	ldr	r3, [pc, #24]	; (8000384 <LL_RCC_MSI_IsReady+0x20>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	f003 0302 	and.w	r3, r3, #2
 8000370:	2b02      	cmp	r3, #2
 8000372:	d101      	bne.n	8000378 <LL_RCC_MSI_IsReady+0x14>
 8000374:	2301      	movs	r3, #1
 8000376:	e000      	b.n	800037a <LL_RCC_MSI_IsReady+0x16>
 8000378:	2300      	movs	r3, #0
}
 800037a:	4618      	mov	r0, r3
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40021000 	.word	0x40021000

08000388 <LL_RCC_MSI_EnablePLLMode>:
  *       ready
  * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 800038c:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a04      	ldr	r2, [pc, #16]	; (80003a4 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000392:	f043 0304 	orr.w	r3, r3, #4
 8000396:	6013      	str	r3, [r2, #0]
}
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	40021000 	.word	0x40021000

080003a8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80003b0:	4b06      	ldr	r3, [pc, #24]	; (80003cc <LL_RCC_SetSysClkSource+0x24>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	f023 0203 	bic.w	r2, r3, #3
 80003b8:	4904      	ldr	r1, [pc, #16]	; (80003cc <LL_RCC_SetSysClkSource+0x24>)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4313      	orrs	r3, r2
 80003be:	608b      	str	r3, [r1, #8]
}
 80003c0:	bf00      	nop
 80003c2:	370c      	adds	r7, #12
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	40021000 	.word	0x40021000

080003d0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003d4:	4b04      	ldr	r3, [pc, #16]	; (80003e8 <LL_RCC_GetSysClkSource+0x18>)
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	f003 030c 	and.w	r3, r3, #12
}
 80003dc:	4618      	mov	r0, r3
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	40021000 	.word	0x40021000

080003ec <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <LL_RCC_SetAHBPrescaler+0x24>)
 80003f6:	689b      	ldr	r3, [r3, #8]
 80003f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80003fc:	4904      	ldr	r1, [pc, #16]	; (8000410 <LL_RCC_SetAHBPrescaler+0x24>)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4313      	orrs	r3, r2
 8000402:	608b      	str	r3, [r1, #8]
}
 8000404:	bf00      	nop
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr
 8000410:	40021000 	.word	0x40021000

08000414 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800041c:	4b06      	ldr	r3, [pc, #24]	; (8000438 <LL_RCC_SetAPB1Prescaler+0x24>)
 800041e:	689b      	ldr	r3, [r3, #8]
 8000420:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000424:	4904      	ldr	r1, [pc, #16]	; (8000438 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4313      	orrs	r3, r2
 800042a:	608b      	str	r3, [r1, #8]
}
 800042c:	bf00      	nop
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000436:	4770      	bx	lr
 8000438:	40021000 	.word	0x40021000

0800043c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000446:	689b      	ldr	r3, [r3, #8]
 8000448:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800044c:	4904      	ldr	r1, [pc, #16]	; (8000460 <LL_RCC_SetAPB2Prescaler+0x24>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4313      	orrs	r3, r2
 8000452:	608b      	str	r3, [r1, #8]
}
 8000454:	bf00      	nop
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr
 8000460:	40021000 	.word	0x40021000

08000464 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000468:	4b05      	ldr	r3, [pc, #20]	; (8000480 <LL_RCC_PLL_Enable+0x1c>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a04      	ldr	r2, [pc, #16]	; (8000480 <LL_RCC_PLL_Enable+0x1c>)
 800046e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000472:	6013      	str	r3, [r2, #0]
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	40021000 	.word	0x40021000

08000484 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000488:	4b07      	ldr	r3, [pc, #28]	; (80004a8 <LL_RCC_PLL_IsReady+0x24>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000490:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000494:	d101      	bne.n	800049a <LL_RCC_PLL_IsReady+0x16>
 8000496:	2301      	movs	r3, #1
 8000498:	e000      	b.n	800049c <LL_RCC_PLL_IsReady+0x18>
 800049a:	2300      	movs	r3, #0
}
 800049c:	4618      	mov	r0, r3
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000

080004ac <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	60f8      	str	r0, [r7, #12]
 80004b4:	60b9      	str	r1, [r7, #8]
 80004b6:	607a      	str	r2, [r7, #4]
 80004b8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80004ba:	4b0a      	ldr	r3, [pc, #40]	; (80004e4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004bc:	68da      	ldr	r2, [r3, #12]
 80004be:	4b0a      	ldr	r3, [pc, #40]	; (80004e8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80004c0:	4013      	ands	r3, r2
 80004c2:	68f9      	ldr	r1, [r7, #12]
 80004c4:	68ba      	ldr	r2, [r7, #8]
 80004c6:	4311      	orrs	r1, r2
 80004c8:	687a      	ldr	r2, [r7, #4]
 80004ca:	0212      	lsls	r2, r2, #8
 80004cc:	4311      	orrs	r1, r2
 80004ce:	683a      	ldr	r2, [r7, #0]
 80004d0:	430a      	orrs	r2, r1
 80004d2:	4904      	ldr	r1, [pc, #16]	; (80004e4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004d4:	4313      	orrs	r3, r2
 80004d6:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80004d8:	bf00      	nop
 80004da:	3714      	adds	r7, #20
 80004dc:	46bd      	mov	sp, r7
 80004de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e2:	4770      	bx	lr
 80004e4:	40021000 	.word	0x40021000
 80004e8:	f9ff808c 	.word	0xf9ff808c

080004ec <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80004f0:	4b05      	ldr	r3, [pc, #20]	; (8000508 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004f2:	68db      	ldr	r3, [r3, #12]
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004fa:	60d3      	str	r3, [r2, #12]
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800051c:	4904      	ldr	r1, [pc, #16]	; (8000530 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4313      	orrs	r3, r2
 8000522:	600b      	str	r3, [r1, #0]
}
 8000524:	bf00      	nop
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	40007000 	.word	0x40007000

08000534 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <LL_LPM_EnableSleep+0x1c>)
 800053a:	691b      	ldr	r3, [r3, #16]
 800053c:	4a04      	ldr	r2, [pc, #16]	; (8000550 <LL_LPM_EnableSleep+0x1c>)
 800053e:	f023 0304 	bic.w	r3, r3, #4
 8000542:	6113      	str	r3, [r2, #16]
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	e000ed00 	.word	0xe000ed00

08000554 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <LL_FLASH_SetLatency+0x24>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f023 0207 	bic.w	r2, r3, #7
 8000564:	4904      	ldr	r1, [pc, #16]	; (8000578 <LL_FLASH_SetLatency+0x24>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	4313      	orrs	r3, r2
 800056a:	600b      	str	r3, [r1, #0]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	40022000 	.word	0x40022000

0800057c <SystemClock_Config_80M>:
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */

void SystemClock_Config_80M()   // TEACHER
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000580:	f7ff fee0 	bl	8000344 <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000584:	bf00      	nop
 8000586:	f7ff feed 	bl	8000364 <LL_RCC_MSI_IsReady>
 800058a:	4603      	mov	r3, r0
 800058c:	2b01      	cmp	r3, #1
 800058e:	d1fa      	bne.n	8000586 <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000590:	2004      	movs	r0, #4
 8000592:	f7ff ffdf 	bl	8000554 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000596:	f44f 7000 	mov.w	r0, #512	; 0x200
 800059a:	f7ff ffb7 	bl	800050c <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 800059e:	2300      	movs	r3, #0
 80005a0:	2228      	movs	r2, #40	; 0x28
 80005a2:	2100      	movs	r1, #0
 80005a4:	2001      	movs	r0, #1
 80005a6:	f7ff ff81 	bl	80004ac <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 80005aa:	f7ff ff5b 	bl	8000464 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 80005ae:	f7ff ff9d 	bl	80004ec <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 80005b2:	bf00      	nop
 80005b4:	f7ff ff66 	bl	8000484 <LL_RCC_PLL_IsReady>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d1fa      	bne.n	80005b4 <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80005be:	2000      	movs	r0, #0
 80005c0:	f7ff ff14 	bl	80003ec <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f7ff feef 	bl	80003a8 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 80005ca:	bf00      	nop
 80005cc:	f7ff ff00 	bl	80003d0 <LL_RCC_GetSysClkSource>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b0c      	cmp	r3, #12
 80005d4:	d1fa      	bne.n	80005cc <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80005d6:	2000      	movs	r0, #0
 80005d8:	f7ff ff1c 	bl	8000414 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80005dc:	2000      	movs	r0, #0
 80005de:	f7ff ff2d 	bl	800043c <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 80005e2:	4802      	ldr	r0, [pc, #8]	; (80005ec <SystemClock_Config_80M+0x70>)
 80005e4:	f002 fbf8 	bl	8002dd8 <LL_SetSystemCoreClock>
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	04c4b400 	.word	0x04c4b400

080005f0 <Enable_MSI_LSE_Calibration>:
        while(1);
    }
}

void Enable_MSI_LSE_Calibration(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
    /* Activer la LSE */
    LL_RCC_LSE_Enable();
 80005f4:	f7ff fe80 	bl	80002f8 <LL_RCC_LSE_Enable>
    while (LL_RCC_LSE_IsReady() != 1) {}
 80005f8:	bf00      	nop
 80005fa:	f7ff fe8f 	bl	800031c <LL_RCC_LSE_IsReady>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b01      	cmp	r3, #1
 8000602:	d1fa      	bne.n	80005fa <Enable_MSI_LSE_Calibration+0xa>

    /* Connecter la MSI sur la LSE pour calibration */
    LL_RCC_MSI_EnablePLLMode(); // permet la correction auto par LSE
 8000604:	f7ff fec0 	bl	8000388 <LL_RCC_MSI_EnablePLLMode>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}

0800060c <Enter_Sleep_100Hz>:
{
    LL_RCC_MSI_DisablePLLMode();
}

void Enter_Sleep_100Hz(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
    /* Configuration du timer d’interruption (100 Hz = 10 ms) */
    // Hypothèse : un timer (TIMx) ou SysTick est déjà configuré ailleurs
    // pour générer une IRQ toutes les 10 ms.

	/* === Activation horloge du TIM2 === */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000610:	2001      	movs	r0, #1
 8000612:	f7ff fe45 	bl	80002a0 <LL_APB1_GRP1_EnableClock>
	 * Fréquence MSI = 4 MHz
	 * PSC = 399 → 4 MHz / (399+1) = 10 kHz
	 * ARR = 99  → 10 kHz / (99+1) = 100 Hz
	 */
    // Reset TIM2 configuration
	 TIM2->CR1 = 0;        // Reset Control Register 1
 8000616:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
	 TIM2->CR2 = 0;        // Reset Control Register 2
 800061e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000622:	2200      	movs	r2, #0
 8000624:	605a      	str	r2, [r3, #4]
	 TIM2->DIER = 0;       // Disable interrupts
 8000626:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800062a:	2200      	movs	r2, #0
 800062c:	60da      	str	r2, [r3, #12]
	 TIM2->SR = 0;         // Clear status register
 800062e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000632:	2200      	movs	r2, #0
 8000634:	611a      	str	r2, [r3, #16]

	 TIM2->PSC = (4000000 / 10000) - 1; // Prescaler to get 10 kHz
 8000636:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800063a:	f240 128f 	movw	r2, #399	; 0x18f
 800063e:	629a      	str	r2, [r3, #40]	; 0x28
	 TIM2->ARR = (10000 / 100) - 1; // Auto-reload for 100 Hz
 8000640:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000644:	2263      	movs	r2, #99	; 0x63
 8000646:	62da      	str	r2, [r3, #44]	; 0x2c

	 // Enable Update Interrupt
	 TIM2->DIER |= TIM_DIER_UIE;
 8000648:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800064c:	68db      	ldr	r3, [r3, #12]
 800064e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000652:	f043 0301 	orr.w	r3, r3, #1
 8000656:	60d3      	str	r3, [r2, #12]

	 // Enable Timer
	 TIM2->CR1 |= TIM_CR1_CEN;
 8000658:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000662:	f043 0301 	orr.w	r3, r3, #1
 8000666:	6013      	str	r3, [r2, #0]

	/* === Configuration NVIC === */
	NVIC_SetPriority(TIM2_IRQn, 0);
 8000668:	2100      	movs	r1, #0
 800066a:	201c      	movs	r0, #28
 800066c:	f7ff fdee 	bl	800024c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000670:	201c      	movs	r0, #28
 8000672:	f7ff fda9 	bl	80001c8 <__NVIC_EnableIRQ>

    LL_LPM_EnableSleep();    // Autorise le mode Sleep
 8000676:	f7ff ff5d 	bl	8000534 <LL_LPM_EnableSleep>
    __WFI();                 // Attente d’interruption → Sleep 10 ms
 800067a:	bf30      	wfi
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <Exit_Sleep_100Hz>:

void Exit_Sleep_100Hz(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    /* === Désactivation des interruptions du timer === */
    NVIC_DisableIRQ(TIM2_IRQn);       // Désactive l'IRQ dans le NVIC
 8000684:	201c      	movs	r0, #28
 8000686:	f7ff fdbd 	bl	8000204 <__NVIC_DisableIRQ>
    TIM2->DIER &= ~TIM_DIER_UIE;      // Désactive l'interruption d'update TIM2
 800068a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000694:	f023 0301 	bic.w	r3, r3, #1
 8000698:	60d3      	str	r3, [r2, #12]

    /* === Arrêt du compteur TIM2 === */
    TIM2->CR1 &= ~TIM_CR1_CEN;        // Stoppe le timer
 800069a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006a4:	f023 0301 	bic.w	r3, r3, #1
 80006a8:	6013      	str	r3, [r2, #0]

    /* === Réinitialisation optionnelle des registres du timer === */
    TIM2->CR1 = 0;
 80006aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
    TIM2->CR2 = 0;
 80006b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006b6:	2200      	movs	r2, #0
 80006b8:	605a      	str	r2, [r3, #4]
    TIM2->SR = 0;
 80006ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]

    /* === Désactivation de l'horloge du timer (optionnel) === */
    LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80006c2:	2001      	movs	r0, #1
 80006c4:	f7ff fe04 	bl	80002d0 <LL_APB1_GRP1_DisableClock>

    /* === Désactivation du mode Sleep === */
    //            LL_LPM_DesableSleep();
}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}

080006cc <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 80006d4:	4a0c      	ldr	r2, [pc, #48]	; (8000708 <mySystick+0x3c>)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	3b01      	subs	r3, #1
 80006da:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 80006dc:	2107      	movs	r1, #7
 80006de:	f04f 30ff 	mov.w	r0, #4294967295
 80006e2:	f7ff fdb3 	bl	800024c <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 80006e6:	4b08      	ldr	r3, [pc, #32]	; (8000708 <mySystick+0x3c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <mySystick+0x3c>)
 80006ee:	2204      	movs	r2, #4
 80006f0:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 80006f2:	4b05      	ldr	r3, [pc, #20]	; (8000708 <mySystick+0x3c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a04      	ldr	r2, [pc, #16]	; (8000708 <mySystick+0x3c>)
 80006f8:	f043 0303 	orr.w	r3, r3, #3
 80006fc:	6013      	str	r3, [r2, #0]
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	e000e010 	.word	0xe000e010

0800070c <__NVIC_GetPriorityGrouping>:
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <__NVIC_GetPriorityGrouping+0x18>)
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	0a1b      	lsrs	r3, r3, #8
 8000716:	f003 0307 	and.w	r3, r3, #7
}
 800071a:	4618      	mov	r0, r3
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <__NVIC_EnableIRQ>:
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	2b00      	cmp	r3, #0
 8000738:	db0b      	blt.n	8000752 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	f003 021f 	and.w	r2, r3, #31
 8000740:	4907      	ldr	r1, [pc, #28]	; (8000760 <__NVIC_EnableIRQ+0x38>)
 8000742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000746:	095b      	lsrs	r3, r3, #5
 8000748:	2001      	movs	r0, #1
 800074a:	fa00 f202 	lsl.w	r2, r0, r2
 800074e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000e100 	.word	0xe000e100

08000764 <__NVIC_SetPriority>:
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000774:	2b00      	cmp	r3, #0
 8000776:	db0a      	blt.n	800078e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	b2da      	uxtb	r2, r3
 800077c:	490c      	ldr	r1, [pc, #48]	; (80007b0 <__NVIC_SetPriority+0x4c>)
 800077e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000782:	0112      	lsls	r2, r2, #4
 8000784:	b2d2      	uxtb	r2, r2
 8000786:	440b      	add	r3, r1
 8000788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800078c:	e00a      	b.n	80007a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	b2da      	uxtb	r2, r3
 8000792:	4908      	ldr	r1, [pc, #32]	; (80007b4 <__NVIC_SetPriority+0x50>)
 8000794:	79fb      	ldrb	r3, [r7, #7]
 8000796:	f003 030f 	and.w	r3, r3, #15
 800079a:	3b04      	subs	r3, #4
 800079c:	0112      	lsls	r2, r2, #4
 800079e:	b2d2      	uxtb	r2, r2
 80007a0:	440b      	add	r3, r1
 80007a2:	761a      	strb	r2, [r3, #24]
}
 80007a4:	bf00      	nop
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000e100 	.word	0xe000e100
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b089      	sub	sp, #36	; 0x24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f003 0307 	and.w	r3, r3, #7
 80007ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	f1c3 0307 	rsb	r3, r3, #7
 80007d2:	2b04      	cmp	r3, #4
 80007d4:	bf28      	it	cs
 80007d6:	2304      	movcs	r3, #4
 80007d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	3304      	adds	r3, #4
 80007de:	2b06      	cmp	r3, #6
 80007e0:	d902      	bls.n	80007e8 <NVIC_EncodePriority+0x30>
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3b03      	subs	r3, #3
 80007e6:	e000      	b.n	80007ea <NVIC_EncodePriority+0x32>
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ec:	f04f 32ff 	mov.w	r2, #4294967295
 80007f0:	69bb      	ldr	r3, [r7, #24]
 80007f2:	fa02 f303 	lsl.w	r3, r2, r3
 80007f6:	43da      	mvns	r2, r3
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	401a      	ands	r2, r3
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000800:	f04f 31ff 	mov.w	r1, #4294967295
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	fa01 f303 	lsl.w	r3, r1, r3
 800080a:	43d9      	mvns	r1, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	4313      	orrs	r3, r2
         );
}
 8000812:	4618      	mov	r0, r3
 8000814:	3724      	adds	r7, #36	; 0x24
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
	...

08000820 <LL_AHB2_GRP1_EnableClock>:
{
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000828:	4b08      	ldr	r3, [pc, #32]	; (800084c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800082a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800082c:	4907      	ldr	r1, [pc, #28]	; (800084c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4313      	orrs	r3, r2
 8000832:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000834:	4b05      	ldr	r3, [pc, #20]	; (800084c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000836:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4013      	ands	r3, r2
 800083c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800083e:	68fb      	ldr	r3, [r7, #12]
}
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	40021000 	.word	0x40021000

08000850 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000850:	b480      	push	{r7}
 8000852:	b08b      	sub	sp, #44	; 0x2c
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	fa93 f3a3 	rbit	r3, r3
 800086a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d101      	bne.n	800087a <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000876:	2320      	movs	r3, #32
 8000878:	e003      	b.n	8000882 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800087a:	69bb      	ldr	r3, [r7, #24]
 800087c:	fab3 f383 	clz	r3, r3
 8000880:	b2db      	uxtb	r3, r3
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	2103      	movs	r1, #3
 8000886:	fa01 f303 	lsl.w	r3, r1, r3
 800088a:	43db      	mvns	r3, r3
 800088c:	401a      	ands	r2, r3
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000892:	6a3b      	ldr	r3, [r7, #32]
 8000894:	fa93 f3a3 	rbit	r3, r3
 8000898:	61fb      	str	r3, [r7, #28]
  return result;
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d101      	bne.n	80008a8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80008a4:	2320      	movs	r3, #32
 80008a6:	e003      	b.n	80008b0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80008a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008aa:	fab3 f383 	clz	r3, r3
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	6879      	ldr	r1, [r7, #4]
 80008b4:	fa01 f303 	lsl.w	r3, r1, r3
 80008b8:	431a      	orrs	r2, r3
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	601a      	str	r2, [r3, #0]
}
 80008be:	bf00      	nop
 80008c0:	372c      	adds	r7, #44	; 0x2c
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80008ca:	b480      	push	{r7}
 80008cc:	b08b      	sub	sp, #44	; 0x2c
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	60f8      	str	r0, [r7, #12]
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	68da      	ldr	r2, [r3, #12]
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	fa93 f3a3 	rbit	r3, r3
 80008e4:	613b      	str	r3, [r7, #16]
  return result;
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80008ea:	69bb      	ldr	r3, [r7, #24]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d101      	bne.n	80008f4 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80008f0:	2320      	movs	r3, #32
 80008f2:	e003      	b.n	80008fc <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	fab3 f383 	clz	r3, r3
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	2103      	movs	r1, #3
 8000900:	fa01 f303 	lsl.w	r3, r1, r3
 8000904:	43db      	mvns	r3, r3
 8000906:	401a      	ands	r2, r3
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800090c:	6a3b      	ldr	r3, [r7, #32]
 800090e:	fa93 f3a3 	rbit	r3, r3
 8000912:	61fb      	str	r3, [r7, #28]
  return result;
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091a:	2b00      	cmp	r3, #0
 800091c:	d101      	bne.n	8000922 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800091e:	2320      	movs	r3, #32
 8000920:	e003      	b.n	800092a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000924:	fab3 f383 	clz	r3, r3
 8000928:	b2db      	uxtb	r3, r3
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	6879      	ldr	r1, [r7, #4]
 800092e:	fa01 f303 	lsl.w	r3, r1, r3
 8000932:	431a      	orrs	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	60da      	str	r2, [r3, #12]
}
 8000938:	bf00      	nop
 800093a:	372c      	adds	r7, #44	; 0x2c
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	691a      	ldr	r2, [r3, #16]
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	4013      	ands	r3, r2
 8000956:	683a      	ldr	r2, [r7, #0]
 8000958:	429a      	cmp	r2, r3
 800095a:	d101      	bne.n	8000960 <LL_GPIO_IsInputPinSet+0x1c>
 800095c:	2301      	movs	r3, #1
 800095e:	e000      	b.n	8000962 <LL_GPIO_IsInputPinSet+0x1e>
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800096e:	b480      	push	{r7}
 8000970:	b083      	sub	sp, #12
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
 8000976:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	683a      	ldr	r2, [r7, #0]
 800097c:	619a      	str	r2, [r3, #24]
}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr

0800098a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800098a:	b480      	push	{r7}
 800098c:	b083      	sub	sp, #12
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
 8000992:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	683a      	ldr	r2, [r7, #0]
 8000998:	629a      	str	r2, [r3, #40]	; 0x28
}
 800099a:	bf00      	nop
 800099c:	370c      	adds	r7, #12
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
	...

080009a8 <LL_SYSCFG_SetEXTISource>:
{
 80009a8:	b480      	push	{r7}
 80009aa:	b087      	sub	sp, #28
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80009b2:	4a17      	ldr	r2, [pc, #92]	; (8000a10 <LL_SYSCFG_SetEXTISource+0x68>)
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	3302      	adds	r3, #2
 80009ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	0c1b      	lsrs	r3, r3, #16
 80009c2:	43db      	mvns	r3, r3
 80009c4:	ea02 0103 	and.w	r1, r2, r3
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	0c1b      	lsrs	r3, r3, #16
 80009cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	fa93 f3a3 	rbit	r3, r3
 80009d4:	60fb      	str	r3, [r7, #12]
  return result;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d101      	bne.n	80009e4 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 80009e0:	2320      	movs	r3, #32
 80009e2:	e003      	b.n	80009ec <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	fab3 f383 	clz	r3, r3
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	461a      	mov	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	fa03 f202 	lsl.w	r2, r3, r2
 80009f4:	4806      	ldr	r0, [pc, #24]	; (8000a10 <LL_SYSCFG_SetEXTISource+0x68>)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	430a      	orrs	r2, r1
 80009fc:	3302      	adds	r3, #2
 80009fe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000a02:	bf00      	nop
 8000a04:	371c      	adds	r7, #28
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	40010000 	.word	0x40010000

08000a14 <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08a      	sub	sp, #40	; 0x28
 8000a18:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
 8000a34:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000a36:	2004      	movs	r0, #4
 8000a38:	f7ff fef2 	bl	8000820 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	f7ff feef 	bl	8000820 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000a42:	2002      	movs	r0, #2
 8000a44:	f7ff feec 	bl	8000820 <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8000a48:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a50:	f7ff ff9b 	bl	800098a <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000a54:	2120      	movs	r1, #32
 8000a56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a5a:	f7ff ff96 	bl	800098a <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000a5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a62:	483a      	ldr	r0, [pc, #232]	; (8000b4c <GPIO_init+0x138>)
 8000a64:	f7ff ff91 	bl	800098a <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000a68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a6c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000a76:	1d3b      	adds	r3, r7, #4
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4834      	ldr	r0, [pc, #208]	; (8000b4c <GPIO_init+0x138>)
 8000a7c:	f001 fc19 	bl	80022b2 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000a80:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000a84:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a86:	2301      	movs	r3, #1
 8000a88:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	4619      	mov	r1, r3
 8000a9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9e:	f001 fc08 	bl	80022b2 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000aa2:	2320      	movs	r3, #32
 8000aa4:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	4619      	mov	r1, r3
 8000aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000abe:	f001 fbf8 	bl	80022b2 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000ac2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ac6:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	4619      	mov	r1, r3
 8000adc:	481b      	ldr	r0, [pc, #108]	; (8000b4c <GPIO_init+0x138>)
 8000ade:	f001 fbe8 	bl	80022b2 <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000ae2:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8000ae6:	2001      	movs	r0, #1
 8000ae8:	f7ff ff5e 	bl	80009a8 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000aec:	2301      	movs	r3, #1
 8000aee:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000af4:	2301      	movs	r3, #1
 8000af6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000afa:	2300      	movs	r3, #0
 8000afc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000b00:	2302      	movs	r3, #2
 8000b02:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8000b06:	f107 031c 	add.w	r3, r7, #28
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f001 f992 	bl	8001e34 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8000b10:	2201      	movs	r2, #1
 8000b12:	2101      	movs	r1, #1
 8000b14:	480e      	ldr	r0, [pc, #56]	; (8000b50 <GPIO_init+0x13c>)
 8000b16:	f7ff fed8 	bl	80008ca <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	480c      	ldr	r0, [pc, #48]	; (8000b50 <GPIO_init+0x13c>)
 8000b20:	f7ff fe96 	bl	8000850 <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b24:	f7ff fdf2 	bl	800070c <__NVIC_GetPriorityGrouping>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fe42 	bl	80007b8 <NVIC_EncodePriority>
 8000b34:	4603      	mov	r3, r0
 8000b36:	4619      	mov	r1, r3
 8000b38:	2006      	movs	r0, #6
 8000b3a:	f7ff fe13 	bl	8000764 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 8000b3e:	2006      	movs	r0, #6
 8000b40:	f7ff fdf2 	bl	8000728 <__NVIC_EnableIRQ>
}
 8000b44:	bf00      	nop
 8000b46:	3728      	adds	r7, #40	; 0x28
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	48000800 	.word	0x48000800
 8000b50:	48000400 	.word	0x48000400

08000b54 <LED_GREEN>:
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
}

void LED_GREEN( int val )
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	if	( val )
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d005      	beq.n	8000b6e <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000b62:	2120      	movs	r1, #32
 8000b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b68:	f7ff ff01 	bl	800096e <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}
 8000b6c:	e004      	b.n	8000b78 <LED_GREEN+0x24>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000b6e:	2120      	movs	r1, #32
 8000b70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b74:	f7ff ff09 	bl	800098a <LL_GPIO_ResetOutputPin>
}
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <PWM_STATE>:

void PWM_STATE( int val )
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	if	( val )
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d005      	beq.n	8000b9a <PWM_STATE+0x1a>
		LL_GPIO_SetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000b8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b92:	4806      	ldr	r0, [pc, #24]	; (8000bac <PWM_STATE+0x2c>)
 8000b94:	f7ff feeb 	bl	800096e <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
}
 8000b98:	e004      	b.n	8000ba4 <PWM_STATE+0x24>
	else	LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b9e:	4803      	ldr	r0, [pc, #12]	; (8000bac <PWM_STATE+0x2c>)
 8000ba0:	f7ff fef3 	bl	800098a <LL_GPIO_ResetOutputPin>
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	48000800 	.word	0x48000800

08000bb0 <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 8000bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb8:	4805      	ldr	r0, [pc, #20]	; (8000bd0 <BLUE_BUTTON+0x20>)
 8000bba:	f7ff fec3 	bl	8000944 <LL_GPIO_IsInputPinSet>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	bf0c      	ite	eq
 8000bc4:	2301      	moveq	r3, #1
 8000bc6:	2300      	movne	r3, #0
 8000bc8:	b2db      	uxtb	r3, r3
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	48000800 	.word	0x48000800

08000bd4 <__NVIC_SetPriorityGrouping>:
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	f003 0307 	and.w	r3, r3, #7
 8000be2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <__NVIC_SetPriorityGrouping+0x44>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bea:	68ba      	ldr	r2, [r7, #8]
 8000bec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c06:	4a04      	ldr	r2, [pc, #16]	; (8000c18 <__NVIC_SetPriorityGrouping+0x44>)
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	60d3      	str	r3, [r2, #12]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <__NVIC_EnableIRQ>:
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	db0b      	blt.n	8000c46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	f003 021f 	and.w	r2, r3, #31
 8000c34:	4907      	ldr	r1, [pc, #28]	; (8000c54 <__NVIC_EnableIRQ+0x38>)
 8000c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3a:	095b      	lsrs	r3, r3, #5
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000e100 	.word	0xe000e100

08000c58 <__NVIC_SetPriority>:
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	6039      	str	r1, [r7, #0]
 8000c62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	db0a      	blt.n	8000c82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	490c      	ldr	r1, [pc, #48]	; (8000ca4 <__NVIC_SetPriority+0x4c>)
 8000c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c76:	0112      	lsls	r2, r2, #4
 8000c78:	b2d2      	uxtb	r2, r2
 8000c7a:	440b      	add	r3, r1
 8000c7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c80:	e00a      	b.n	8000c98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	4908      	ldr	r1, [pc, #32]	; (8000ca8 <__NVIC_SetPriority+0x50>)
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	f003 030f 	and.w	r3, r3, #15
 8000c8e:	3b04      	subs	r3, #4
 8000c90:	0112      	lsls	r2, r2, #4
 8000c92:	b2d2      	uxtb	r2, r2
 8000c94:	440b      	add	r3, r1
 8000c96:	761a      	strb	r2, [r3, #24]
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	e000e100 	.word	0xe000e100
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <LL_APB1_GRP1_EnableClock>:
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000cb4:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000cb6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000cb8:	4907      	ldr	r1, [pc, #28]	; (8000cd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000cc0:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000cc2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cca:	68fb      	ldr	r3, [r7, #12]
}
 8000ccc:	bf00      	nop
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	40021000 	.word	0x40021000

08000cdc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ce4:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ce6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ce8:	4907      	ldr	r1, [pc, #28]	; (8000d08 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000cf2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
}
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	40021000 	.word	0x40021000

08000d0c <LL_SYSCFG_SetEXTISource>:
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b087      	sub	sp, #28
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000d16:	4a17      	ldr	r2, [pc, #92]	; (8000d74 <LL_SYSCFG_SetEXTISource+0x68>)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	3302      	adds	r3, #2
 8000d1e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	0c1b      	lsrs	r3, r3, #16
 8000d26:	43db      	mvns	r3, r3
 8000d28:	ea02 0103 	and.w	r1, r2, r3
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	0c1b      	lsrs	r3, r3, #16
 8000d30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	fa93 f3a3 	rbit	r3, r3
 8000d38:	60fb      	str	r3, [r7, #12]
  return result;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d101      	bne.n	8000d48 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000d44:	2320      	movs	r3, #32
 8000d46:	e003      	b.n	8000d50 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fab3 f383 	clz	r3, r3
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	461a      	mov	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	fa03 f202 	lsl.w	r2, r3, r2
 8000d58:	4806      	ldr	r0, [pc, #24]	; (8000d74 <LL_SYSCFG_SetEXTISource+0x68>)
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	3302      	adds	r3, #2
 8000d62:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000d66:	bf00      	nop
 8000d68:	371c      	adds	r7, #28
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40010000 	.word	0x40010000

08000d78 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <LL_EXTI_EnableIT_0_31+0x20>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4904      	ldr	r1, [pc, #16]	; (8000d98 <LL_EXTI_EnableIT_0_31+0x20>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	600b      	str	r3, [r1, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	40010400 	.word	0x40010400

08000d9c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000da6:	689a      	ldr	r2, [r3, #8]
 8000da8:	4904      	ldr	r1, [pc, #16]	; (8000dbc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	608b      	str	r3, [r1, #8]

}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	40010400 	.word	0x40010400

08000dc0 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000dca:	689a      	ldr	r2, [r3, #8]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	4904      	ldr	r1, [pc, #16]	; (8000de4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	608b      	str	r3, [r1, #8]

}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40010400 	.word	0x40010400

08000de8 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000df0:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000df2:	68da      	ldr	r2, [r3, #12]
 8000df4:	4904      	ldr	r1, [pc, #16]	; (8000e08 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	60cb      	str	r3, [r1, #12]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	40010400 	.word	0x40010400

08000e0c <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000e14:	4b07      	ldr	r3, [pc, #28]	; (8000e34 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000e16:	695a      	ldr	r2, [r3, #20]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d101      	bne.n	8000e26 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8000e22:	2301      	movs	r3, #1
 8000e24:	e000      	b.n	8000e28 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8000e26:	2300      	movs	r3, #0
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	40010400 	.word	0x40010400

08000e38 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000e40:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6153      	str	r3, [r2, #20]
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40010400 	.word	0x40010400

08000e58 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e5c:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <LL_PWR_EnableBkUpAccess+0x1c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a04      	ldr	r2, [pc, #16]	; (8000e74 <LL_PWR_EnableBkUpAccess+0x1c>)
 8000e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e66:	6013      	str	r3, [r2, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	40007000 	.word	0x40007000

08000e78 <LL_PWR_EnableInternWU>:
  * @brief  Enable Internal Wake-up line
  * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableInternWU(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <LL_PWR_EnableInternWU+0x1c>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	4a04      	ldr	r2, [pc, #16]	; (8000e94 <LL_PWR_EnableInternWU+0x1c>)
 8000e82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e86:	6093      	str	r3, [r2, #8]
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	40007000 	.word	0x40007000

08000e98 <LL_RTC_EnableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	22ff      	movs	r2, #255	; 0xff
 8000ea4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <LL_RTC_DisableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b083      	sub	sp, #12
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	22ca      	movs	r2, #202	; 0xca
 8000ebe:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2253      	movs	r2, #83	; 0x53
 8000ec4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_RTC_WAKEUP_Enable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Enable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTE);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <LL_RTC_WAKEUP_Disable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Disable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	609a      	str	r2, [r3, #8]
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
 8000f1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	f023 0207 	bic.w	r2, r3, #7
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	431a      	orrs	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <LL_RTC_WAKEUP_SetAutoReload>:
  * @param  RTCx RTC Instance
  * @param  Value Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	041b      	lsls	r3, r3, #16
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	615a      	str	r2, [r3, #20]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b087      	sub	sp, #28
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	60f8      	str	r0, [r7, #12]
 8000f66:	60b9      	str	r1, [r7, #8]
 8000f68:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	3350      	adds	r3, #80	; 0x50
 8000f72:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	601a      	str	r2, [r3, #0]
}
 8000f84:	bf00      	nop
 8000f86:	371c      	adds	r7, #28
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	3350      	adds	r3, #80	; 0x50
 8000fa2:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	4413      	add	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	681b      	ldr	r3, [r3, #0]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <LL_RTC_ClearFlag_WUT>:
  * @rmtoll ISR          WUTF          LL_RTC_ClearFlag_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b083      	sub	sp, #12
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_WUTF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	f463 6290 	orn	r2, r3, #1152	; 0x480
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	60da      	str	r2, [r3, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <LL_RTC_IsActiveFlag_WUTW>:
  * @rmtoll ISR          WUTWF         LL_RTC_IsActiveFlag_WUTW
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_WUTWF) == (RTC_ISR_WUTWF));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	bf0c      	ite	eq
 8000ff4:	2301      	moveq	r3, #1
 8000ff6:	2300      	movne	r3, #0
 8000ff8:	b2db      	uxtb	r3, r3
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <LL_RTC_EnableIT_WUT>:
  * @rmtoll RTC_CR          WUTIE         LL_RTC_EnableIT_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
{
 8001006:	b480      	push	{r7}
 8001008:	b083      	sub	sp, #12
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	609a      	str	r2, [r3, #8]
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
	...

08001028 <_flavien_MSI_4Mhz>:
uint8_t Message[taille_message];
uint8_t channel_nb = 60; //n° du canal radio utilisé (//channel 60 --> 2460 MHz)
uint8_t adr_data_pipe_used = 1; //numéro du data pipe utilisé pour la transmission (de 0 à 5)

void _flavien_MSI_4Mhz(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
	// ATTENTION A NE PAS UTILISER LA PLL LORS DU CHANGEMENT !!!
	RCC->CR |= (0x1); // MSION = 1 (MSI oscilator on)
 800102c:	4b19      	ldr	r3, [pc, #100]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a18      	ldr	r2, [pc, #96]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	6013      	str	r3, [r2, #0]
	while( !((RCC->CR >> 1) & 0x1) ); // Wait for MSIRDY = 1 (MSI oscillator ready)
 8001038:	bf00      	nop
 800103a:	4b16      	ldr	r3, [pc, #88]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f9      	beq.n	800103a <_flavien_MSI_4Mhz+0x12>
	RCC->CR &= ~(0xF << 4); // MSIRANGE
 8001046:	4b13      	ldr	r3, [pc, #76]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a12      	ldr	r2, [pc, #72]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 800104c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001050:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x6 << 4; 	// 4Mhz
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a0f      	ldr	r2, [pc, #60]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001058:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800105c:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x1 << 3;	//MSIREGSEL = 1
 800105e:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a0c      	ldr	r2, [pc, #48]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001064:	f043 0308 	orr.w	r3, r3, #8
 8001068:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 800106a:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	4a09      	ldr	r2, [pc, #36]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 8001070:	f023 0303 	bic.w	r3, r3, #3
 8001074:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 8001076:	bf00      	nop
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <_flavien_MSI_4Mhz+0x6c>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1f8      	bne.n	8001078 <_flavien_MSI_4Mhz+0x50>
}
 8001086:	bf00      	nop
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	40021000 	.word	0x40021000

08001098 <_flavien_MSI_24Mhz>:

void _flavien_MSI_24Mhz(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	// ATTENTION A NE PAS UTILISER LA PLL LORS DU CHANGEMENT !!!
	RCC->CR |= (0x1); // MSION = 1 (MSI oscilator on)
 800109c:	4b17      	ldr	r3, [pc, #92]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a16      	ldr	r2, [pc, #88]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	6013      	str	r3, [r2, #0]
	while( !((RCC->CR >> 1) & 0x1) ); // Wait for MSIRDY = 1 (MSI oscillator ready)
 80010a8:	bf00      	nop
 80010aa:	4b14      	ldr	r3, [pc, #80]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d0f9      	beq.n	80010aa <_flavien_MSI_24Mhz+0x12>
	RCC->CR = ((RCC->CR & ~(0xF << 4)) | (0x9 << 4)); // MSIRANGE = 1001b = 0x9 = 24Mhz
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80010be:	4a0f      	ldr	r2, [pc, #60]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010c0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80010c4:	6013      	str	r3, [r2, #0]
	RCC->CR |= (0x1 << 3); // MSIREGSEL = 1
 80010c6:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a0c      	ldr	r2, [pc, #48]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010cc:	f043 0308 	orr.w	r3, r3, #8
 80010d0:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 80010d2:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	4a09      	ldr	r2, [pc, #36]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010d8:	f023 0303 	bic.w	r3, r3, #3
 80010dc:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 80010de:	bf00      	nop
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <_flavien_MSI_24Mhz+0x64>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	089b      	lsrs	r3, r3, #2
 80010e6:	f003 0303 	and.w	r3, r3, #3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d1f8      	bne.n	80010e0 <_flavien_MSI_24Mhz+0x48>
}
 80010ee:	bf00      	nop
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40021000 	.word	0x40021000

08001100 <_flavien_PLL_80Mhz>:

void _flavien_PLL_80Mhz(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 8001104:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4a29      	ldr	r2, [pc, #164]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 800110a:	f023 0303 	bic.w	r3, r3, #3
 800110e:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 8001110:	bf00      	nop
 8001112:	4b27      	ldr	r3, [pc, #156]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	2b00      	cmp	r3, #0
 800111e:	d1f8      	bne.n	8001112 <_flavien_PLL_80Mhz+0x12>
	// Disable the PLL by setting PLLON to 0
	RCC->CR &= ~(0x1 << 24);
 8001120:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a22      	ldr	r2, [pc, #136]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001126:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800112a:	6013      	str	r3, [r2, #0]
	// Wait until PLLRDY is cleared. The PLL is now fully stopped
	while((RCC->CR >> 25) & 0x1);
 800112c:	bf00      	nop
 800112e:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f9      	bne.n	800112e <_flavien_PLL_80Mhz+0x2e>
	// Change the desired parameter
	RCC->PLLCFGR &= ~(0x7F << 8); // clearing PLLN
 800113a:	4b1d      	ldr	r3, [pc, #116]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	4a1c      	ldr	r2, [pc, #112]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001140:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001144:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= (20 << 8); 	// PLLN = 20
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	4a19      	ldr	r2, [pc, #100]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 800114c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001150:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~(0x7 << 4); // clearing PLLM (PLLM = 1)
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	4a16      	ldr	r2, [pc, #88]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800115c:	60d3      	str	r3, [r2, #12]
	// Enable the PLL again by setting PLLON to 1.
	RCC->CR |= 0x1 << 24;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a13      	ldr	r2, [pc, #76]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001164:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001168:	6013      	str	r3, [r2, #0]
	// Enable the desired PLL outputs by configuring PLLPEN, PLLQEN, PLLREN
	RCC->PLLCFGR |= 0x1 << 24; // PLLREN = 1 (PLLCLK output enable)
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	4a10      	ldr	r2, [pc, #64]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001170:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001174:	60d3      	str	r3, [r2, #12]
	while ( ((RCC->CR >> 25) & 0x1) != 0x1) ; // wait for the PLL to be locked
 8001176:	bf00      	nop
 8001178:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	0e5b      	lsrs	r3, r3, #25
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	2b01      	cmp	r3, #1
 8001184:	d1f8      	bne.n	8001178 <_flavien_PLL_80Mhz+0x78>

	RCC->CFGR |= 0x3; //   11: PLL selected as system clock
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	4a09      	ldr	r2, [pc, #36]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 800118c:	f043 0303 	orr.w	r3, r3, #3
 8001190:	6093      	str	r3, [r2, #8]
	while( ((RCC->CFGR >> 2) & 0x3) != 0x3); //Set and cleared by hardware to indicate which clock source is used as system clock.
 8001192:	bf00      	nop
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <_flavien_PLL_80Mhz+0xb0>)
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	089b      	lsrs	r3, r3, #2
 800119a:	f003 0303 	and.w	r3, r3, #3
 800119e:	2b03      	cmp	r3, #3
 80011a0:	d1f8      	bne.n	8001194 <_flavien_PLL_80Mhz+0x94>
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000

080011b4 <_flavien_PLL_off>:

void _flavien_PLL_off(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 80011b8:	4b10      	ldr	r3, [pc, #64]	; (80011fc <_flavien_PLL_off+0x48>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4a0f      	ldr	r2, [pc, #60]	; (80011fc <_flavien_PLL_off+0x48>)
 80011be:	f023 0303 	bic.w	r3, r3, #3
 80011c2:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 80011c4:	bf00      	nop
 80011c6:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <_flavien_PLL_off+0x48>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	089b      	lsrs	r3, r3, #2
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d1f8      	bne.n	80011c6 <_flavien_PLL_off+0x12>
	// Disable the PLL by setting PLLON to 0
	RCC->CR &= ~(0x1 << 24); // PLLON = 0
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <_flavien_PLL_off+0x48>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a08      	ldr	r2, [pc, #32]	; (80011fc <_flavien_PLL_off+0x48>)
 80011da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011de:	6013      	str	r3, [r2, #0]
	// Wait until PLLRDY is cleared. The PLL is now fully stopped
	while((RCC->CR >> 25) & 0x1); // PLLRDY = 0
 80011e0:	bf00      	nop
 80011e2:	4b06      	ldr	r3, [pc, #24]	; (80011fc <_flavien_PLL_off+0x48>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1f9      	bne.n	80011e2 <_flavien_PLL_off+0x2e>
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <_flavien_voltage_scaling_1>:

//for 80Mhz frequency
void _flavien_voltage_scaling_1(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
	// Program the VOS bits to “01” in the PWR_CR1 register.
	PWR->CR1 = (PWR->CR1 & ~(0x3 << 9)) | (0x1 << 9); // clearing VOS field + setting the value 01 in VOS field
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <_flavien_voltage_scaling_1+0x44>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800120c:	4a0d      	ldr	r2, [pc, #52]	; (8001244 <_flavien_voltage_scaling_1+0x44>)
 800120e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001212:	6013      	str	r3, [r2, #0]
	// Wait until the VOSF flag is cleared in the PWR_SR2 register.
	while ( ( (PWR->SR2 >> 10) & 0x1) != 0); // waiting for the voltage range to be set (VOSF = 1)
 8001214:	bf00      	nop
 8001216:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_flavien_voltage_scaling_1+0x44>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1f9      	bne.n	8001216 <_flavien_voltage_scaling_1+0x16>
	// Adjust number of wait states according new frequency target in Range 1 (LATENCY bits in the FLASH_ACR).
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <_flavien_voltage_scaling_1+0x48>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a08      	ldr	r2, [pc, #32]	; (8001248 <_flavien_voltage_scaling_1+0x48>)
 8001228:	f023 0307 	bic.w	r3, r3, #7
 800122c:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 0x4; // setting LATENCY field to 100b (four wait state) according that 80MHz is the frequency
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <_flavien_voltage_scaling_1+0x48>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a05      	ldr	r2, [pc, #20]	; (8001248 <_flavien_voltage_scaling_1+0x48>)
 8001234:	f043 0304 	orr.w	r3, r3, #4
 8001238:	6013      	str	r3, [r2, #0]
	// Increase the system frequency...
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	40007000 	.word	0x40007000
 8001248:	40022000 	.word	0x40022000

0800124c <_flavien_voltage_scaling_2>:

//for 80Mhz frequency
void _flavien_voltage_scaling_2(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
	// Program the VOS bits to “10” in the PWR_CR1 register.
	PWR->CR1 = (PWR->CR1 & ~(0x3 << 9)) | (0x2 << 9); // VOS = 10b = range 2
 8001250:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <_flavien_voltage_scaling_2+0x44>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001258:	4a0d      	ldr	r2, [pc, #52]	; (8001290 <_flavien_voltage_scaling_2+0x44>)
 800125a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800125e:	6013      	str	r3, [r2, #0]
	// Wait until the VOSF flag is cleared in the PWR_SR2 register.
	while ( ( (PWR->SR2 >> 10) & 0x1) != 0); // waiting for the voltage range to be set (VOSF = 0 -> OK)
 8001260:	bf00      	nop
 8001262:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <_flavien_voltage_scaling_2+0x44>)
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1f9      	bne.n	8001262 <_flavien_voltage_scaling_2+0x16>
	// Adjust number of wait states according new frequency target in Range 1 (LATENCY bits in the FLASH_ACR).
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <_flavien_voltage_scaling_2+0x48>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a08      	ldr	r2, [pc, #32]	; (8001294 <_flavien_voltage_scaling_2+0x48>)
 8001274:	f023 0307 	bic.w	r3, r3, #7
 8001278:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 0x4; // setting LATENCY field to 100b (four wait state) according that 80MHz is the frequency
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <_flavien_voltage_scaling_2+0x48>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a05      	ldr	r2, [pc, #20]	; (8001294 <_flavien_voltage_scaling_2+0x48>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6013      	str	r3, [r2, #0]
	// Increase the system frequency...
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40007000 	.word	0x40007000
 8001294:	40022000 	.word	0x40022000

08001298 <_flavien_flash_latency>:

void _flavien_flash_latency(uint8_t latency)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
	if (latency > 4) return;
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	d80c      	bhi.n	80012c2 <_flavien_flash_latency+0x2a>
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 80012a8:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <_flavien_flash_latency+0x38>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a08      	ldr	r2, [pc, #32]	; (80012d0 <_flavien_flash_latency+0x38>)
 80012ae:	f023 0307 	bic.w	r3, r3, #7
 80012b2:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= latency;
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <_flavien_flash_latency+0x38>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	4905      	ldr	r1, [pc, #20]	; (80012d0 <_flavien_flash_latency+0x38>)
 80012bc:	4313      	orrs	r3, r2
 80012be:	600b      	str	r3, [r1, #0]
 80012c0:	e000      	b.n	80012c4 <_flavien_flash_latency+0x2c>
	if (latency > 4) return;
 80012c2:	bf00      	nop
}
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40022000 	.word	0x40022000

080012d4 <_flavien_calibration_MSI_vs_LSE_off>:
	RCC->CR |= 0x1 << 2; // MSIPLLEN = 1
}

/*Fonction inutile probablement... */
void _flavien_calibration_MSI_vs_LSE_off(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
	RCC->BDCR &= ~(0x1); // LSE ocillator OFF (clear LSEON)
 80012d8:	4b09      	ldr	r3, [pc, #36]	; (8001300 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 80012da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012de:	4a08      	ldr	r2, [pc, #32]	; (8001300 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 80012e0:	f023 0301 	bic.w	r3, r3, #1
 80012e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC->CR &= ~(0x1 << 2); // Clearing MSIPLLEN
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a04      	ldr	r2, [pc, #16]	; (8001300 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 80012ee:	f023 0304 	bic.w	r3, r3, #4
 80012f2:	6013      	str	r3, [r2, #0]
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40021000 	.word	0x40021000

08001304 <_flavien_set_stop_mode>:
 * mode = 2 : Stop 2 mode
 * mode = 3 : Standby mode
 * mode = 4 : Shutdown mode
 * */
void _flavien_set_stop_mode(uint8_t mode)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
	if (mode > 4)return;
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b04      	cmp	r3, #4
 8001312:	d817      	bhi.n	8001344 <_flavien_set_stop_mode+0x40>
	PWR->CR1 &= ~(0x7); // Clearing the LPMS field
 8001314:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <_flavien_set_stop_mode+0x4c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a0d      	ldr	r2, [pc, #52]	; (8001350 <_flavien_set_stop_mode+0x4c>)
 800131a:	f023 0307 	bic.w	r3, r3, #7
 800131e:	6013      	str	r3, [r2, #0]
	if ( ( (PWR->CR1 >> 14) & 0x1 ) && ( mode == 2 ) ) // Checking if LPR = 1 and mode 2 selected
 8001320:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <_flavien_set_stop_mode+0x4c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d004      	beq.n	8001336 <_flavien_set_stop_mode+0x32>
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d101      	bne.n	8001336 <_flavien_set_stop_mode+0x32>
	{
		mode = 1;	//  If LPR bit is set, Stop 2 mode cannot be selected and Stop 1 mode shall be entered instead of Stop 2.
 8001332:	2301      	movs	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
	}
	PWR->CR1 |= mode; // Setting the selected mode into LPMS field
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <_flavien_set_stop_mode+0x4c>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	4904      	ldr	r1, [pc, #16]	; (8001350 <_flavien_set_stop_mode+0x4c>)
 800133e:	4313      	orrs	r3, r2
 8001340:	600b      	str	r3, [r1, #0]
 8001342:	e000      	b.n	8001346 <_flavien_set_stop_mode+0x42>
	if (mode > 4)return;
 8001344:	bf00      	nop
}
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	40007000 	.word	0x40007000

08001354 <main>:

#define JAIPASLETRANSCEIVER

int main(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0

  RCC->CR |= RCC_CR_MSION;		// Activation du MSI
 8001358:	4b6b      	ldr	r3, [pc, #428]	; (8001508 <main+0x1b4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a6a      	ldr	r2, [pc, #424]	; (8001508 <main+0x1b4>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	6013      	str	r3, [r2, #0]

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001364:	2001      	movs	r0, #1
 8001366:	f7ff fcb9 	bl	8000cdc <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800136a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800136e:	f7ff fc9d 	bl	8000cac <LL_APB1_GRP1_EnableClock>

  LL_PWR_EnableBkUpAccess();
 8001372:	f7ff fd71 	bl	8000e58 <LL_PWR_EnableBkUpAccess>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001376:	2003      	movs	r0, #3
 8001378:	f7ff fc2c 	bl	8000bd4 <__NVIC_SetPriorityGrouping>

  // config GPIO
  GPIO_init();
 800137c:	f7ff fb4a 	bl	8000a14 <GPIO_init>
  //config clock
  SystemClock_Config_80M();
 8001380:	f7ff f8fc 	bl	800057c <SystemClock_Config_80M>
  //config bus SPI1 (pour la communication avec le transceiver nRF24L01)
  SPI1_Init();
 8001384:	f000 fa6e 	bl	8001864 <SPI1_Init>
  //config USART2
  USART2_Init();
 8001388:	f000 fbaa 	bl	8001ae0 <USART2_Init>
  nRF24_SetOperationalMode(nRF24_MODE_TX);
  StopListen();
#endif

  // config systick avec interrupt
  mySystick( SystemCoreClock / 100 );	// 100 Hz --> 10 ms
 800138c:	4b5f      	ldr	r3, [pc, #380]	; (800150c <main+0x1b8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a5f      	ldr	r2, [pc, #380]	; (8001510 <main+0x1bc>)
 8001392:	fba2 2303 	umull	r2, r3, r2, r3
 8001396:	095b      	lsrs	r3, r3, #5
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f997 	bl	80006cc <mySystick>

  Button_EXTI_Config();
 800139e:	f000 f919 	bl	80015d4 <Button_EXTI_Config>

  expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 80013a2:	2100      	movs	r1, #0
 80013a4:	485b      	ldr	r0, [pc, #364]	; (8001514 <main+0x1c0>)
 80013a6:	f7ff fdf3 	bl	8000f90 <LL_RTC_BAK_GetRegister>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4a5a      	ldr	r2, [pc, #360]	; (8001518 <main+0x1c4>)
 80013ae:	6013      	str	r3, [r2, #0]
  if (expe == 0){
 80013b0:	4b59      	ldr	r3, [pc, #356]	; (8001518 <main+0x1c4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d109      	bne.n	80013cc <main+0x78>
	  expe = 1;
 80013b8:	4b57      	ldr	r3, [pc, #348]	; (8001518 <main+0x1c4>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	601a      	str	r2, [r3, #0]
	  LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 80013be:	4b56      	ldr	r3, [pc, #344]	; (8001518 <main+0x1c4>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	461a      	mov	r2, r3
 80013c4:	2100      	movs	r1, #0
 80013c6:	4853      	ldr	r0, [pc, #332]	; (8001514 <main+0x1c0>)
 80013c8:	f7ff fdc9 	bl	8000f5e <LL_RTC_BAK_SetRegister>
  }

  if (BLUE_BUTTON()){
 80013cc:	f7ff fbf0 	bl	8000bb0 <BLUE_BUTTON>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d012      	beq.n	80013fc <main+0xa8>
	  expe += 1;
 80013d6:	4b50      	ldr	r3, [pc, #320]	; (8001518 <main+0x1c4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4a4e      	ldr	r2, [pc, #312]	; (8001518 <main+0x1c4>)
 80013de:	6013      	str	r3, [r2, #0]
	  if (expe > 8){
 80013e0:	4b4d      	ldr	r3, [pc, #308]	; (8001518 <main+0x1c4>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d902      	bls.n	80013ee <main+0x9a>
		  expe = 1;
 80013e8:	4b4b      	ldr	r3, [pc, #300]	; (8001518 <main+0x1c4>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	601a      	str	r2, [r3, #0]
	  }
	  LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 80013ee:	4b4a      	ldr	r3, [pc, #296]	; (8001518 <main+0x1c4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	2100      	movs	r1, #0
 80013f6:	4847      	ldr	r0, [pc, #284]	; (8001514 <main+0x1c0>)
 80013f8:	f7ff fdb1 	bl	8000f5e <LL_RTC_BAK_SetRegister>
//		  break;
//  }

  //expe = 5; // +++++++++++++++++++++++++++++++++++++++++++++++++ATTENTION VVVVV POUR TESTER (A SUPPRIMER)

    switch (expe) {	//FLAVIEN LE TROUBLE
 80013fc:	4b46      	ldr	r3, [pc, #280]	; (8001518 <main+0x1c4>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	3b01      	subs	r3, #1
 8001402:	2b07      	cmp	r3, #7
 8001404:	d87e      	bhi.n	8001504 <main+0x1b0>
 8001406:	a201      	add	r2, pc, #4	; (adr r2, 800140c <main+0xb8>)
 8001408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140c:	0800142d 	.word	0x0800142d
 8001410:	08001449 	.word	0x08001449
 8001414:	08001461 	.word	0x08001461
 8001418:	0800147d 	.word	0x0800147d
 800141c:	08001495 	.word	0x08001495
 8001420:	080014b1 	.word	0x080014b1
 8001424:	080014cd 	.word	0x080014cd
 8001428:	080014e9 	.word	0x080014e9
  		   * Flash latency = 4
  		   * Calibration MSI vs LSE = off
  		   * Sleep (100Hz) = off -> on (when blue button)
  		   * Transceiver = Stand-by I
  		   */
  		_flavien_MSI_4Mhz();
 800142c:	f7ff fdfc 	bl	8001028 <_flavien_MSI_4Mhz>
  		_flavien_PLL_80Mhz();
 8001430:	f7ff fe66 	bl	8001100 <_flavien_PLL_80Mhz>
  		_flavien_voltage_scaling_1();
 8001434:	f7ff fee4 	bl	8001200 <_flavien_voltage_scaling_1>
  		_flavien_flash_latency(4);
 8001438:	2004      	movs	r0, #4
 800143a:	f7ff ff2d 	bl	8001298 <_flavien_flash_latency>
  		_flavien_calibration_MSI_vs_LSE_off();
 800143e:	f7ff ff49 	bl	80012d4 <_flavien_calibration_MSI_vs_LSE_off>
  		//Sleep OK dans la routine d'interruption
  		// Transceiver ?
  		Exit_Sleep_100Hz();
 8001442:	f7ff f91d 	bl	8000680 <Exit_Sleep_100Hz>

  		  break;
 8001446:	e05e      	b.n	8001506 <main+0x1b2>
  		   * Flash latency = 1
  		   * Calibration MSI vs LSE = off -> on (when blue button)
  		   * Sleep (100Hz) = off
  		   * Transceiver = Stand-by I
  		   */
  		_flavien_PLL_off(); // A faire avant de modifier MSI
 8001448:	f7ff feb4 	bl	80011b4 <_flavien_PLL_off>
  		_flavien_MSI_24Mhz();
 800144c:	f7ff fe24 	bl	8001098 <_flavien_MSI_24Mhz>
  		_flavien_voltage_scaling_1();
 8001450:	f7ff fed6 	bl	8001200 <_flavien_voltage_scaling_1>
  		_flavien_flash_latency(1);
 8001454:	2001      	movs	r0, #1
 8001456:	f7ff ff1f 	bl	8001298 <_flavien_flash_latency>
  		// Calibration OK dans la routine d'interruption
  		// Pas de sleep
  		// Transceiver ?
  		Exit_Sleep_100Hz();
 800145a:	f7ff f911 	bl	8000680 <Exit_Sleep_100Hz>


  		  break;
 800145e:	e052      	b.n	8001506 <main+0x1b2>
  		   * Flash latency = 3
  		   * Calibration MSI vs LSE = off
  		   * Sleep (100Hz) = off -> on (when blue button)
  		   * Transceiver = Stand-by I
  		   */
  		_flavien_PLL_off(); // A faire avant de modifier MSI
 8001460:	f7ff fea8 	bl	80011b4 <_flavien_PLL_off>
  		_flavien_MSI_24Mhz();
 8001464:	f7ff fe18 	bl	8001098 <_flavien_MSI_24Mhz>
  		_flavien_voltage_scaling_2();
 8001468:	f7ff fef0 	bl	800124c <_flavien_voltage_scaling_2>
  		_flavien_flash_latency(3);
 800146c:	2003      	movs	r0, #3
 800146e:	f7ff ff13 	bl	8001298 <_flavien_flash_latency>
  		_flavien_calibration_MSI_vs_LSE_off();
 8001472:	f7ff ff2f 	bl	80012d4 <_flavien_calibration_MSI_vs_LSE_off>
  		//Sleep OK dans la routine d'interruption
  		// Transceiver ?
  		Exit_Sleep_100Hz();
 8001476:	f7ff f903 	bl	8000680 <Exit_Sleep_100Hz>

  		  break;
 800147a:	e044      	b.n	8001506 <main+0x1b2>
  		   * Flash latency = 3
  		   * Calibration MSI vs LSE = off -> on (when blue button)
  		   * Sleep (100Hz) = off
  		   * Transceiver = Stand-by I
  		   */
  		_flavien_PLL_off();
 800147c:	f7ff fe9a 	bl	80011b4 <_flavien_PLL_off>
  		_flavien_MSI_24Mhz();
 8001480:	f7ff fe0a 	bl	8001098 <_flavien_MSI_24Mhz>
  		_flavien_voltage_scaling_2();
 8001484:	f7ff fee2 	bl	800124c <_flavien_voltage_scaling_2>
  		_flavien_flash_latency(3);
 8001488:	2003      	movs	r0, #3
 800148a:	f7ff ff05 	bl	8001298 <_flavien_flash_latency>
  		// Calibration OK dans la routine d'interruption
  		// Transceiver ?
  		Exit_Sleep_100Hz();
 800148e:	f7ff f8f7 	bl	8000680 <Exit_Sleep_100Hz>

  		  break;
 8001492:	e038      	b.n	8001506 <main+0x1b2>
  		   * Calibration MSI vs LSE = on
  		   * Sleep (100Hz) = on
  		   * STOP0, wakeup 7s (when blue button)
  		   * Transceiver = Power-down
  		   */
    		_flavien_PLL_off();
 8001494:	f7ff fe8e 	bl	80011b4 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 8001498:	f7ff fdfe 	bl	8001098 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_2();
 800149c:	f7ff fed6 	bl	800124c <_flavien_voltage_scaling_2>
    		_flavien_flash_latency(3);
 80014a0:	2003      	movs	r0, #3
 80014a2:	f7ff fef9 	bl	8001298 <_flavien_flash_latency>
    		Enable_MSI_LSE_Calibration();
 80014a6:	f7ff f8a3 	bl	80005f0 <Enable_MSI_LSE_Calibration>
    		// Transceiver ?
    		// Stop mode dans la routine d'interruption
    		Enter_Sleep_100Hz();
 80014aa:	f7ff f8af 	bl	800060c <Enter_Sleep_100Hz>


  		  break;
 80014ae:	e02a      	b.n	8001506 <main+0x1b2>
  		   * Calibration MSI vs LSE = on
  		   * Sleep (100Hz) = on
  		   * STOP1, wakeup 7s (when blue button)
  		   * Transceiver = Power-down
  		   */
  		_flavien_PLL_off();
 80014b0:	f7ff fe80 	bl	80011b4 <_flavien_PLL_off>
  		_flavien_MSI_24Mhz();
 80014b4:	f7ff fdf0 	bl	8001098 <_flavien_MSI_24Mhz>
  		_flavien_voltage_scaling_2();
 80014b8:	f7ff fec8 	bl	800124c <_flavien_voltage_scaling_2>
  		_flavien_flash_latency(3);
 80014bc:	2003      	movs	r0, #3
 80014be:	f7ff feeb 	bl	8001298 <_flavien_flash_latency>
  		Enable_MSI_LSE_Calibration();
 80014c2:	f7ff f895 	bl	80005f0 <Enable_MSI_LSE_Calibration>
  		// Transceiver ?
  		// Stop mode dans la routine d'interruption
  		Enter_Sleep_100Hz();
 80014c6:	f7ff f8a1 	bl	800060c <Enter_Sleep_100Hz>

  		  break;
 80014ca:	e01c      	b.n	8001506 <main+0x1b2>
  		   * Calibration MSI vs LSE = on
  		   * Sleep (100Hz) = on
  		   * STOP2, wakeup 7s (when blue button)
  		   * Transceiver = Power-down
  		   */
    		_flavien_PLL_off();
 80014cc:	f7ff fe72 	bl	80011b4 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 80014d0:	f7ff fde2 	bl	8001098 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_2();
 80014d4:	f7ff feba 	bl	800124c <_flavien_voltage_scaling_2>
    		_flavien_flash_latency(3);
 80014d8:	2003      	movs	r0, #3
 80014da:	f7ff fedd 	bl	8001298 <_flavien_flash_latency>
    		Enable_MSI_LSE_Calibration();
 80014de:	f7ff f887 	bl	80005f0 <Enable_MSI_LSE_Calibration>
    		// Transceiver ?
    		// Stop mode dans la routine d'interruption
    		Enter_Sleep_100Hz();
 80014e2:	f7ff f893 	bl	800060c <Enter_Sleep_100Hz>
  		  break;
 80014e6:	e00e      	b.n	8001506 <main+0x1b2>
  		   * Calibration MSI vs LSE = on
  		   * Sleep (100Hz) = on
  		   * SHUTDOWN, wakeup 7s (when blue button)
  		   * Transceiver = Power-down
  		   */
  		_flavien_PLL_off();
 80014e8:	f7ff fe64 	bl	80011b4 <_flavien_PLL_off>
  		_flavien_MSI_24Mhz();
 80014ec:	f7ff fdd4 	bl	8001098 <_flavien_MSI_24Mhz>
  		_flavien_voltage_scaling_2();
 80014f0:	f7ff feac 	bl	800124c <_flavien_voltage_scaling_2>
  		_flavien_flash_latency(3);
 80014f4:	2003      	movs	r0, #3
 80014f6:	f7ff fecf 	bl	8001298 <_flavien_flash_latency>
  		Enable_MSI_LSE_Calibration();
 80014fa:	f7ff f879 	bl	80005f0 <Enable_MSI_LSE_Calibration>
  		// Transceiver ?
  		// Stop mode dans la routine d'interruption
  		Enter_Sleep_100Hz();
 80014fe:	f7ff f885 	bl	800060c <Enter_Sleep_100Hz>
  		  break;
 8001502:	e000      	b.n	8001506 <main+0x1b2>
  	  default:
  		  // Code si expe n’est pas entre 1 et 8
  		  break;
 8001504:	bf00      	nop
    }

  while (1)
 8001506:	e7fe      	b.n	8001506 <main+0x1b2>
 8001508:	40021000 	.word	0x40021000
 800150c:	20000000 	.word	0x20000000
 8001510:	51eb851f 	.word	0x51eb851f
 8001514:	40002800 	.word	0x40002800
 8001518:	2000002c 	.word	0x2000002c

0800151c <RTC_wakeup_init>:
  }
}

// partie commune a toutes les utilisations du wakeup timer
static void RTC_wakeup_init( int delay )
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection( RTC );
 8001524:	4812      	ldr	r0, [pc, #72]	; (8001570 <RTC_wakeup_init+0x54>)
 8001526:	f7ff fcc4 	bl	8000eb2 <LL_RTC_DisableWriteProtection>
	LL_RTC_WAKEUP_Disable( RTC );
 800152a:	4811      	ldr	r0, [pc, #68]	; (8001570 <RTC_wakeup_init+0x54>)
 800152c:	f7ff fce1 	bl	8000ef2 <LL_RTC_WAKEUP_Disable>
	while	( !LL_RTC_IsActiveFlag_WUTW( RTC ) )
 8001530:	bf00      	nop
 8001532:	480f      	ldr	r0, [pc, #60]	; (8001570 <RTC_wakeup_init+0x54>)
 8001534:	f7ff fd54 	bl	8000fe0 <LL_RTC_IsActiveFlag_WUTW>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d0f9      	beq.n	8001532 <RTC_wakeup_init+0x16>
		{ }
	// connecter le timer a l'horloge 1Hz de la RTC
	LL_RTC_WAKEUP_SetClock( RTC, LL_RTC_WAKEUPCLOCK_CKSPRE );
 800153e:	2104      	movs	r1, #4
 8001540:	480b      	ldr	r0, [pc, #44]	; (8001570 <RTC_wakeup_init+0x54>)
 8001542:	f7ff fce6 	bl	8000f12 <LL_RTC_WAKEUP_SetClock>
	// fixer la duree de temporisation
	LL_RTC_WAKEUP_SetAutoReload( RTC, delay );	// 16 bits
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4619      	mov	r1, r3
 800154a:	4809      	ldr	r0, [pc, #36]	; (8001570 <RTC_wakeup_init+0x54>)
 800154c:	f7ff fcf4 	bl	8000f38 <LL_RTC_WAKEUP_SetAutoReload>
	LL_RTC_ClearFlag_WUT(RTC);
 8001550:	4807      	ldr	r0, [pc, #28]	; (8001570 <RTC_wakeup_init+0x54>)
 8001552:	f7ff fd34 	bl	8000fbe <LL_RTC_ClearFlag_WUT>
	LL_RTC_EnableIT_WUT(RTC);
 8001556:	4806      	ldr	r0, [pc, #24]	; (8001570 <RTC_wakeup_init+0x54>)
 8001558:	f7ff fd55 	bl	8001006 <LL_RTC_EnableIT_WUT>
	LL_RTC_WAKEUP_Enable(RTC);
 800155c:	4804      	ldr	r0, [pc, #16]	; (8001570 <RTC_wakeup_init+0x54>)
 800155e:	f7ff fcb8 	bl	8000ed2 <LL_RTC_WAKEUP_Enable>
	LL_RTC_EnableWriteProtection(RTC);
 8001562:	4803      	ldr	r0, [pc, #12]	; (8001570 <RTC_wakeup_init+0x54>)
 8001564:	f7ff fc98 	bl	8000e98 <LL_RTC_EnableWriteProtection>
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40002800 	.word	0x40002800

08001574 <RTC_wakeup_init_from_standby_or_shutdown>:

// Dans le cas des modes STANDBY et SHUTDOWN, le MPU sera reveille par reset
// causé par 1 wakeup line (interne ou externe) (le NVIC n'est plus alimenté)
void RTC_wakeup_init_from_standby_or_shutdown( int delay )
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff ffcd 	bl	800151c <RTC_wakeup_init>
	// enable the Internal Wake-up line
	LL_PWR_EnableInternWU();	// ceci ne concerne que Standby et Shutdown, pas STOPx
 8001582:	f7ff fc79 	bl	8000e78 <LL_PWR_EnableInternWU>
}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <RTC_wakeup_init_from_stop>:
// Dans le cas des modes STOPx, le MPU sera reveille par interruption
// le module EXTI et une partie du NVIC sont encore alimentes
// le contenu de la RAM et des registres étant préservé, le MPU
// reprend l'execution après l'instruction WFI
void RTC_wakeup_init_from_stop( int delay )
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff ffc0 	bl	800151c <RTC_wakeup_init>
	// valider l'interrupt par la ligne 20 du module EXTI, qui est réservée au wakeup timer
	LL_EXTI_EnableIT_0_31( LL_EXTI_LINE_20 );
 800159c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80015a0:	f7ff fbea 	bl	8000d78 <LL_EXTI_EnableIT_0_31>
	LL_EXTI_EnableRisingTrig_0_31( LL_EXTI_LINE_20 );
 80015a4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80015a8:	f7ff fbf8 	bl	8000d9c <LL_EXTI_EnableRisingTrig_0_31>
	// valider l'interrupt chez NVIC
	NVIC_SetPriority( RTC_WKUP_IRQn, 1 );
 80015ac:	2101      	movs	r1, #1
 80015ae:	2003      	movs	r0, #3
 80015b0:	f7ff fb52 	bl	8000c58 <__NVIC_SetPriority>
	NVIC_EnableIRQ( RTC_WKUP_IRQn );
 80015b4:	2003      	movs	r0, #3
 80015b6:	f7ff fb31 	bl	8000c1c <__NVIC_EnableIRQ>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <RTC_WKUP_IRQHandler>:

// wakeup timer interrupt Handler (inutile mais doit etre defini)
void RTC_WKUP_IRQHandler()
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	af00      	add	r7, sp, #0
	LL_EXTI_ClearFlag_0_31( LL_EXTI_LINE_20 );
 80015c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80015ca:	f7ff fc35 	bl	8000e38 <LL_EXTI_ClearFlag_0_31>
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <Button_EXTI_Config>:


void Button_EXTI_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0

    // 3. Configurer EXTI ligne 13 pour PC13
    //LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);

    // Mapper EXTI13 à PC13
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80015d8:	490c      	ldr	r1, [pc, #48]	; (800160c <Button_EXTI_Config+0x38>)
 80015da:	2002      	movs	r0, #2
 80015dc:	f7ff fb96 	bl	8000d0c <LL_SYSCFG_SetEXTISource>

    // Configurer EXTI13 interruption front descendant
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_13);
 80015e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015e4:	f7ff fbc8 	bl	8000d78 <LL_EXTI_EnableIT_0_31>
    LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_13);
 80015e8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015ec:	f7ff fbfc 	bl	8000de8 <LL_EXTI_EnableFallingTrig_0_31>
    LL_EXTI_DisableRisingTrig_0_31(LL_EXTI_LINE_13);
 80015f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015f4:	f7ff fbe4 	bl	8000dc0 <LL_EXTI_DisableRisingTrig_0_31>

    // 4. Configurer NVIC (EXTI15_10 gère les lignes 10 à 15)
    NVIC_SetPriority(EXTI15_10_IRQn, 2);
 80015f8:	2102      	movs	r1, #2
 80015fa:	2028      	movs	r0, #40	; 0x28
 80015fc:	f7ff fb2c 	bl	8000c58 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001600:	2028      	movs	r0, #40	; 0x28
 8001602:	f7ff fb0b 	bl	8000c1c <__NVIC_EnableIRQ>
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	00f00003 	.word	0x00f00003

08001610 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
    TIM2->SR &= ~TIM_SR_UIF;  // clear interrupt flag
 8001614:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800161e:	f023 0301 	bic.w	r3, r3, #1
 8001622:	6113      	str	r3, [r2, #16]
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <EXTI15_10_IRQHandler>:

// 5. ISR pour EXTI lignes 10 à 15
void EXTI15_10_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
    if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13))
 8001634:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001638:	f7ff fbe8 	bl	8000e0c <LL_EXTI_IsActiveFlag_0_31>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d061      	beq.n	8001706 <EXTI15_10_IRQHandler+0xd6>
    {
        LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8001642:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001646:	f7ff fbf7 	bl	8000e38 <LL_EXTI_ClearFlag_0_31>

        // Ici traitement interruption bouton PC13
        if (blue_mode == 0){
 800164a:	4b30      	ldr	r3, [pc, #192]	; (800170c <EXTI15_10_IRQHandler+0xdc>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d103      	bne.n	800165a <EXTI15_10_IRQHandler+0x2a>
        	blue_mode = 1;
 8001652:	4b2e      	ldr	r3, [pc, #184]	; (800170c <EXTI15_10_IRQHandler+0xdc>)
 8001654:	2201      	movs	r2, #1
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	e002      	b.n	8001660 <EXTI15_10_IRQHandler+0x30>
        }else{
        	blue_mode = 0;
 800165a:	4b2c      	ldr	r3, [pc, #176]	; (800170c <EXTI15_10_IRQHandler+0xdc>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
        }

        switch (expe) {		// changement de config specifique au blue mode
 8001660:	4b2b      	ldr	r3, [pc, #172]	; (8001710 <EXTI15_10_IRQHandler+0xe0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	3b01      	subs	r3, #1
 8001666:	2b07      	cmp	r3, #7
 8001668:	d84c      	bhi.n	8001704 <EXTI15_10_IRQHandler+0xd4>
 800166a:	a201      	add	r2, pc, #4	; (adr r2, 8001670 <EXTI15_10_IRQHandler+0x40>)
 800166c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001670:	08001691 	.word	0x08001691
 8001674:	080016a5 	.word	0x080016a5
 8001678:	080016af 	.word	0x080016af
 800167c:	080016c3 	.word	0x080016c3
 8001680:	080016cd 	.word	0x080016cd
 8001684:	080016db 	.word	0x080016db
 8001688:	080016e9 	.word	0x080016e9
 800168c:	080016f7 	.word	0x080016f7
        	case 1:
        		if (blue_mode == 1){
 8001690:	4b1e      	ldr	r3, [pc, #120]	; (800170c <EXTI15_10_IRQHandler+0xdc>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d102      	bne.n	800169e <EXTI15_10_IRQHandler+0x6e>
        			Enter_Sleep_100Hz();
 8001698:	f7fe ffb8 	bl	800060c <Enter_Sleep_100Hz>
        		}else{
        			Exit_Sleep_100Hz();
        		}
        		break;
 800169c:	e033      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        			Exit_Sleep_100Hz();
 800169e:	f7fe ffef 	bl	8000680 <Exit_Sleep_100Hz>
        		break;
 80016a2:	e030      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 2:
        		Exit_Sleep_100Hz();
 80016a4:	f7fe ffec 	bl	8000680 <Exit_Sleep_100Hz>
        		Enable_MSI_LSE_Calibration();
 80016a8:	f7fe ffa2 	bl	80005f0 <Enable_MSI_LSE_Calibration>
        		break;
 80016ac:	e02b      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 3:
        		if (blue_mode == 1){
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <EXTI15_10_IRQHandler+0xdc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d102      	bne.n	80016bc <EXTI15_10_IRQHandler+0x8c>
					Enter_Sleep_100Hz();
 80016b6:	f7fe ffa9 	bl	800060c <Enter_Sleep_100Hz>
				}else{
					Exit_Sleep_100Hz();
				}
        		break;
 80016ba:	e024      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
					Exit_Sleep_100Hz();
 80016bc:	f7fe ffe0 	bl	8000680 <Exit_Sleep_100Hz>
        		break;
 80016c0:	e021      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 4:
        		Exit_Sleep_100Hz();
 80016c2:	f7fe ffdd 	bl	8000680 <Exit_Sleep_100Hz>
        		Enable_MSI_LSE_Calibration();
 80016c6:	f7fe ff93 	bl	80005f0 <Enable_MSI_LSE_Calibration>
        		break;
 80016ca:	e01c      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 5:
        		_flavien_set_stop_mode(0);
 80016cc:	2000      	movs	r0, #0
 80016ce:	f7ff fe19 	bl	8001304 <_flavien_set_stop_mode>
        		RTC_wakeup_init_from_stop(7);
 80016d2:	2007      	movs	r0, #7
 80016d4:	f7ff ff5b 	bl	800158e <RTC_wakeup_init_from_stop>
        		break;
 80016d8:	e015      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 6:
        		_flavien_set_stop_mode(1);
 80016da:	2001      	movs	r0, #1
 80016dc:	f7ff fe12 	bl	8001304 <_flavien_set_stop_mode>
        		RTC_wakeup_init_from_stop(7);
 80016e0:	2007      	movs	r0, #7
 80016e2:	f7ff ff54 	bl	800158e <RTC_wakeup_init_from_stop>
        		break;
 80016e6:	e00e      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 7:
        		_flavien_set_stop_mode(2);
 80016e8:	2002      	movs	r0, #2
 80016ea:	f7ff fe0b 	bl	8001304 <_flavien_set_stop_mode>
        		RTC_wakeup_init_from_stop(7);
 80016ee:	2007      	movs	r0, #7
 80016f0:	f7ff ff4d 	bl	800158e <RTC_wakeup_init_from_stop>
        		break;
 80016f4:	e007      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
        	case 8:
        		_flavien_set_stop_mode(3);
 80016f6:	2003      	movs	r0, #3
 80016f8:	f7ff fe04 	bl	8001304 <_flavien_set_stop_mode>
        		RTC_wakeup_init_from_standby_or_shutdown(7);
 80016fc:	2007      	movs	r0, #7
 80016fe:	f7ff ff39 	bl	8001574 <RTC_wakeup_init_from_standby_or_shutdown>
        		break;
 8001702:	e000      	b.n	8001706 <EXTI15_10_IRQHandler+0xd6>
		    default:
			    // Code si expe n’est pas entre 1 et 8
			    break;
 8001704:	bf00      	nop
        }

    }
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000024 	.word	0x20000024
 8001710:	2000002c 	.word	0x2000002c

08001714 <SysTick_Handler>:


// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
//Scrutation de l'état du bouton bleu  (pas d'action à ce stade).
void SysTick_Handler()
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
	unsigned int subticks;

	//scrutation bouton bleu
	ticks += 1;
 800171a:	4b23      	ldr	r3, [pc, #140]	; (80017a8 <SysTick_Handler+0x94>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	3301      	adds	r3, #1
 8001720:	4a21      	ldr	r2, [pc, #132]	; (80017a8 <SysTick_Handler+0x94>)
 8001722:	6013      	str	r3, [r2, #0]

	if (ticks % 2){
 8001724:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <SysTick_Handler+0x94>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b00      	cmp	r3, #0
 800172e:	d003      	beq.n	8001738 <SysTick_Handler+0x24>
		// etat bas
		PWM_STATE(0);
 8001730:	2000      	movs	r0, #0
 8001732:	f7ff fa25 	bl	8000b80 <PWM_STATE>
 8001736:	e002      	b.n	800173e <SysTick_Handler+0x2a>
	}else{
		// etat haut
		PWM_STATE(1);
 8001738:	2001      	movs	r0, #1
 800173a:	f7ff fa21 	bl	8000b80 <PWM_STATE>
	}

	if	( BLUE_BUTTON() )
 800173e:	f7ff fa37 	bl	8000bb0 <BLUE_BUTTON>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d00a      	beq.n	800175e <SysTick_Handler+0x4a>
		{
		if	( old_blue == 0 )
 8001748:	4b18      	ldr	r3, [pc, #96]	; (80017ac <SysTick_Handler+0x98>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d102      	bne.n	8001756 <SysTick_Handler+0x42>
			blue_mode = 1;
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <SysTick_Handler+0x9c>)
 8001752:	2201      	movs	r2, #1
 8001754:	601a      	str	r2, [r3, #0]
		old_blue = 1;
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <SysTick_Handler+0x98>)
 8001758:	2201      	movs	r2, #1
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	e002      	b.n	8001764 <SysTick_Handler+0x50>
		}
	else 	old_blue = 0;
 800175e:	4b13      	ldr	r3, [pc, #76]	; (80017ac <SysTick_Handler+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]

#ifndef FAST_BLINK_LED
	//gestion de l'allumage de la LED
	subticks = ticks % 200;
#else
	subticks = ticks % 100;
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <SysTick_Handler+0x94>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a12      	ldr	r2, [pc, #72]	; (80017b4 <SysTick_Handler+0xa0>)
 800176a:	fba2 1203 	umull	r1, r2, r2, r3
 800176e:	0952      	lsrs	r2, r2, #5
 8001770:	2164      	movs	r1, #100	; 0x64
 8001772:	fb01 f202 	mul.w	r2, r1, r2
 8001776:	1a9b      	subs	r3, r3, r2
 8001778:	607b      	str	r3, [r7, #4]
#endif
	if	( subticks == 0 )
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d103      	bne.n	8001788 <SysTick_Handler+0x74>
		LED_GREEN(1);
 8001780:	2001      	movs	r0, #1
 8001782:	f7ff f9e7 	bl	8000b54 <LED_GREEN>
	}
	else {
		cptr_transmit ++;
	}
#endif
}
 8001786:	e00a      	b.n	800179e <SysTick_Handler+0x8a>
	else if	( subticks == 15*expe )
 8001788:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <SysTick_Handler+0xa4>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4613      	mov	r3, r2
 800178e:	011b      	lsls	r3, r3, #4
 8001790:	1a9b      	subs	r3, r3, r2
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	429a      	cmp	r2, r3
 8001796:	d102      	bne.n	800179e <SysTick_Handler+0x8a>
		LED_GREEN(0);
 8001798:	2000      	movs	r0, #0
 800179a:	f7ff f9db 	bl	8000b54 <LED_GREEN>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000020 	.word	0x20000020
 80017ac:	20000028 	.word	0x20000028
 80017b0:	20000024 	.word	0x20000024
 80017b4:	51eb851f 	.word	0x51eb851f
 80017b8:	2000002c 	.word	0x2000002c

080017bc <LL_AHB2_GRP1_EnableClock>:
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80017c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017c8:	4907      	ldr	r1, [pc, #28]	; (80017e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80017d0:	4b05      	ldr	r3, [pc, #20]	; (80017e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80017d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4013      	ands	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40021000 	.word	0x40021000

080017ec <LL_APB2_GRP1_EnableClock>:
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017f8:	4907      	ldr	r1, [pc, #28]	; (8001818 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001802:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4013      	ands	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800180a:	68fb      	ldr	r3, [r7, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	40021000 	.word	0x40021000

0800181c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f023 0210 	bic.w	r2, r3, #16
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	605a      	str	r2, [r3, #4]
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f023 0208 	bic.w	r2, r3, #8
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	605a      	str	r2, [r3, #4]
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b090      	sub	sp, #64	; 0x40
 8001868:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800186a:	f107 0318 	add.w	r3, r7, #24
 800186e:	2228      	movs	r2, #40	; 0x28
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f001 fac0 	bl	8002df8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	463b      	mov	r3, r7
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
 8001884:	611a      	str	r2, [r3, #16]
 8001886:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001888:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800188c:	f7ff ffae 	bl	80017ec <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff ff93 	bl	80017bc <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001896:	23c8      	movs	r3, #200	; 0xc8
 8001898:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800189a:	2302      	movs	r3, #2
 800189c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80018aa:	2305      	movs	r3, #5
 80018ac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ae:	463b      	mov	r3, r7
 80018b0:	4619      	mov	r1, r3
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b6:	f000 fcfc 	bl	80022b2 <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80018be:	f44f 7382 	mov.w	r3, #260	; 0x104
 80018c2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80018c4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80018c8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80018d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80018d8:	2318      	movs	r3, #24
 80018da:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80018dc:	2300      	movs	r3, #0
 80018de:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80018e0:	2300      	movs	r3, #0
 80018e2:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80018e4:	2307      	movs	r3, #7
 80018e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80018e8:	f107 0318 	add.w	r3, r7, #24
 80018ec:	4619      	mov	r1, r3
 80018ee:	4807      	ldr	r0, [pc, #28]	; (800190c <SPI1_Init+0xa8>)
 80018f0:	f001 f937 	bl	8002b62 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80018f4:	2100      	movs	r1, #0
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <SPI1_Init+0xa8>)
 80018f8:	f7ff ff90 	bl	800181c <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80018fc:	4803      	ldr	r0, [pc, #12]	; (800190c <SPI1_Init+0xa8>)
 80018fe:	f7ff ffa0 	bl	8001842 <LL_SPI_DisableNSSPulseMgt>
}
 8001902:	bf00      	nop
 8001904:	3740      	adds	r7, #64	; 0x40
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40013000 	.word	0x40013000

08001910 <LL_EXTI_IsActiveFlag_0_31>:
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800191a:	695a      	ldr	r2, [r3, #20]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4013      	ands	r3, r2
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	429a      	cmp	r2, r3
 8001924:	d101      	bne.n	800192a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8001926:	2301      	movs	r3, #1
 8001928:	e000      	b.n	800192c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	40010400 	.word	0x40010400

0800193c <LL_EXTI_ClearFlag_0_31>:
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001944:	4a04      	ldr	r2, [pc, #16]	; (8001958 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6153      	str	r3, [r2, #20]
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40010400 	.word	0x40010400

0800195c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196e:	e7fe      	b.n	800196e <HardFault_Handler+0x4>

08001970 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001974:	e7fe      	b.n	8001974 <MemManage_Handler+0x4>

08001976 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800197a:	e7fe      	b.n	800197a <BusFault_Handler+0x4>

0800197c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <UsageFault_Handler+0x4>

08001982 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800199e:	b480      	push	{r7}
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80019b0:	2001      	movs	r0, #1
 80019b2:	f7ff ffad 	bl	8001910 <LL_EXTI_IsActiveFlag_0_31>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80019bc:	2001      	movs	r0, #1
 80019be:	f7ff ffbd 	bl	800193c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019cc:	4b17      	ldr	r3, [pc, #92]	; (8001a2c <SystemInit+0x64>)
 80019ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019d2:	4a16      	ldr	r2, [pc, #88]	; (8001a2c <SystemInit+0x64>)
 80019d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80019dc:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <SystemInit+0x68>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a13      	ldr	r2, [pc, #76]	; (8001a30 <SystemInit+0x68>)
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <SystemInit+0x68>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <SystemInit+0x68>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a0f      	ldr	r2, [pc, #60]	; (8001a30 <SystemInit+0x68>)
 80019f4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80019f8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80019fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <SystemInit+0x68>)
 8001a00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a04:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <SystemInit+0x68>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a09      	ldr	r2, [pc, #36]	; (8001a30 <SystemInit+0x68>)
 8001a0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a10:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <SystemInit+0x68>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <SystemInit+0x64>)
 8001a1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a1e:	609a      	str	r2, [r3, #8]
#endif
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000ed00 	.word	0xe000ed00
 8001a30:	40021000 	.word	0x40021000

08001a34 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f043 0201 	orr.w	r2, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	601a      	str	r2, [r3, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	609a      	str	r2, [r3, #8]
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <LL_AHB2_GRP1_EnableClock>:
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001a8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a8c:	4907      	ldr	r1, [pc, #28]	; (8001aac <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a94:	4b05      	ldr	r3, [pc, #20]	; (8001aac <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001a96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	40021000 	.word	0x40021000

08001ab0 <LL_APB1_GRP1_EnableClock>:
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ab8:	4b08      	ldr	r3, [pc, #32]	; (8001adc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001aba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001abc:	4907      	ldr	r1, [pc, #28]	; (8001adc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ac6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4013      	ands	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ace:	68fb      	ldr	r3, [r7, #12]
}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	40021000 	.word	0x40021000

08001ae0 <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08e      	sub	sp, #56	; 0x38
 8001ae4:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001ae6:	f107 031c 	add.w	r3, r7, #28
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
 8001af4:	611a      	str	r2, [r3, #16]
 8001af6:	615a      	str	r2, [r3, #20]
 8001af8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
 8001b08:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001b0a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001b0e:	f7ff ffcf 	bl	8001ab0 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001b12:	2001      	movs	r0, #1
 8001b14:	f7ff ffb4 	bl	8001a80 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8001b18:	230c      	movs	r3, #12
 8001b1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	4619      	mov	r1, r3
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b38:	f000 fbbb 	bl	80022b2 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8001b3c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001b40:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001b46:	2300      	movs	r3, #0
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001b4e:	230c      	movs	r3, #12
 8001b50:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001b56:	2300      	movs	r3, #0
 8001b58:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001b5a:	f107 031c 	add.w	r3, r7, #28
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4806      	ldr	r0, [pc, #24]	; (8001b7c <USART2_Init+0x9c>)
 8001b62:	f001 f8bd 	bl	8002ce0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <USART2_Init+0x9c>)
 8001b68:	f7ff ff74 	bl	8001a54 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001b6c:	4803      	ldr	r0, [pc, #12]	; (8001b7c <USART2_Init+0x9c>)
 8001b6e:	f7ff ff61 	bl	8001a34 <LL_USART_Enable>
}
 8001b72:	bf00      	nop
 8001b74:	3738      	adds	r7, #56	; 0x38
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40004400 	.word	0x40004400

08001b80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bb8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b84:	f7ff ff20 	bl	80019c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001b88:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001b8a:	e003      	b.n	8001b94 <LoopCopyDataInit>

08001b8c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001b8e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001b90:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001b92:	3104      	adds	r1, #4

08001b94 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001b94:	480a      	ldr	r0, [pc, #40]	; (8001bc0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001b96:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001b98:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001b9a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001b9c:	d3f6      	bcc.n	8001b8c <CopyDataInit>
	ldr	r2, =_sbss
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ba0:	e002      	b.n	8001ba8 <LoopFillZerobss>

08001ba2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ba2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ba4:	f842 3b04 	str.w	r3, [r2], #4

08001ba8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ba8:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <LoopForever+0x16>)
	cmp	r2, r3
 8001baa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001bac:	d3f9      	bcc.n	8001ba2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bae:	f001 f92b 	bl	8002e08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bb2:	f7ff fbcf 	bl	8001354 <main>

08001bb6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bb6:	e7fe      	b.n	8001bb6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bb8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001bbc:	08002eb8 	.word	0x08002eb8
	ldr	r0, =_sdata
 8001bc0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001bc4:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8001bc8:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8001bcc:	20000030 	.word	0x20000030

08001bd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <ADC1_2_IRQHandler>
	...

08001bd4 <LL_EXTI_EnableIT_0_31>:
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <LL_EXTI_EnableIT_0_31+0x20>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4904      	ldr	r1, [pc, #16]	; (8001bf4 <LL_EXTI_EnableIT_0_31+0x20>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	600b      	str	r3, [r1, #0]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	40010400 	.word	0x40010400

08001bf8 <LL_EXTI_EnableIT_32_63>:
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001c00:	4b05      	ldr	r3, [pc, #20]	; (8001c18 <LL_EXTI_EnableIT_32_63+0x20>)
 8001c02:	6a1a      	ldr	r2, [r3, #32]
 8001c04:	4904      	ldr	r1, [pc, #16]	; (8001c18 <LL_EXTI_EnableIT_32_63+0x20>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	620b      	str	r3, [r1, #32]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	40010400 	.word	0x40010400

08001c1c <LL_EXTI_DisableIT_0_31>:
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <LL_EXTI_DisableIT_0_31+0x24>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	4904      	ldr	r1, [pc, #16]	; (8001c40 <LL_EXTI_DisableIT_0_31+0x24>)
 8001c2e:	4013      	ands	r3, r2
 8001c30:	600b      	str	r3, [r1, #0]
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40010400 	.word	0x40010400

08001c44 <LL_EXTI_DisableIT_32_63>:
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <LL_EXTI_DisableIT_32_63+0x24>)
 8001c4e:	6a1a      	ldr	r2, [r3, #32]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	43db      	mvns	r3, r3
 8001c54:	4904      	ldr	r1, [pc, #16]	; (8001c68 <LL_EXTI_DisableIT_32_63+0x24>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	620b      	str	r3, [r1, #32]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40010400 	.word	0x40010400

08001c6c <LL_EXTI_EnableEvent_0_31>:
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	4904      	ldr	r1, [pc, #16]	; (8001c8c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	604b      	str	r3, [r1, #4]
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	40010400 	.word	0x40010400

08001c90 <LL_EXTI_EnableEvent_32_63>:
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8001c9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c9c:	4904      	ldr	r1, [pc, #16]	; (8001cb0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	40010400 	.word	0x40010400

08001cb4 <LL_EXTI_DisableEvent_0_31>:
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	4904      	ldr	r1, [pc, #16]	; (8001cd8 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	604b      	str	r3, [r1, #4]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40010400 	.word	0x40010400

08001cdc <LL_EXTI_DisableEvent_32_63>:
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <LL_EXTI_DisableEvent_32_63+0x24>)
 8001ce6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	43db      	mvns	r3, r3
 8001cec:	4904      	ldr	r1, [pc, #16]	; (8001d00 <LL_EXTI_DisableEvent_32_63+0x24>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40010400 	.word	0x40010400

08001d04 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	4904      	ldr	r1, [pc, #16]	; (8001d24 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	608b      	str	r3, [r1, #8]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	40010400 	.word	0x40010400

08001d28 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001d30:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001d32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d34:	4904      	ldr	r1, [pc, #16]	; (8001d48 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	40010400 	.word	0x40010400

08001d4c <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001d54:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	4904      	ldr	r1, [pc, #16]	; (8001d70 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001d5e:	4013      	ands	r3, r2
 8001d60:	608b      	str	r3, [r1, #8]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40010400 	.word	0x40010400

08001d74 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001d7c:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001d7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	4904      	ldr	r1, [pc, #16]	; (8001d98 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001d86:	4013      	ands	r3, r2
 8001d88:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40010400 	.word	0x40010400

08001d9c <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001da4:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001da6:	68da      	ldr	r2, [r3, #12]
 8001da8:	4904      	ldr	r1, [pc, #16]	; (8001dbc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	60cb      	str	r3, [r1, #12]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	40010400 	.word	0x40010400

08001dc0 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dcc:	4904      	ldr	r1, [pc, #16]	; (8001de0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40010400 	.word	0x40010400

08001de4 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	43db      	mvns	r3, r3
 8001df4:	4904      	ldr	r1, [pc, #16]	; (8001e08 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001df6:	4013      	ands	r3, r2
 8001df8:	60cb      	str	r3, [r1, #12]
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40010400 	.word	0x40010400

08001e0c <LL_EXTI_DisableFallingTrig_32_63>:
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	4904      	ldr	r1, [pc, #16]	; (8001e30 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40010400 	.word	0x40010400

08001e34 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	7a1b      	ldrb	r3, [r3, #8]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 80d0 	beq.w	8001fea <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d063      	beq.n	8001f1a <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	7a5b      	ldrb	r3, [r3, #9]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d01c      	beq.n	8001e94 <LL_EXTI_Init+0x60>
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	dc25      	bgt.n	8001eaa <LL_EXTI_Init+0x76>
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d002      	beq.n	8001e68 <LL_EXTI_Init+0x34>
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d00b      	beq.n	8001e7e <LL_EXTI_Init+0x4a>
 8001e66:	e020      	b.n	8001eaa <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff ff21 	bl	8001cb4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff feac 	bl	8001bd4 <LL_EXTI_EnableIT_0_31>
          break;
 8001e7c:	e018      	b.n	8001eb0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff feca 	bl	8001c1c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff feed 	bl	8001c6c <LL_EXTI_EnableEvent_0_31>
          break;
 8001e92:	e00d      	b.n	8001eb0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fe9b 	bl	8001bd4 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff fee2 	bl	8001c6c <LL_EXTI_EnableEvent_0_31>
          break;
 8001ea8:	e002      	b.n	8001eb0 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	60fb      	str	r3, [r7, #12]
          break;
 8001eae:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	7a9b      	ldrb	r3, [r3, #10]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d030      	beq.n	8001f1a <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	7a9b      	ldrb	r3, [r3, #10]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d01c      	beq.n	8001efa <LL_EXTI_Init+0xc6>
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	dc25      	bgt.n	8001f10 <LL_EXTI_Init+0xdc>
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d002      	beq.n	8001ece <LL_EXTI_Init+0x9a>
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d00b      	beq.n	8001ee4 <LL_EXTI_Init+0xb0>
 8001ecc:	e020      	b.n	8001f10 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff86 	bl	8001de4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff11 	bl	8001d04 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001ee2:	e01a      	b.n	8001f1a <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff2f 	bl	8001d4c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff ff52 	bl	8001d9c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001ef8:	e00f      	b.n	8001f1a <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ff00 	bl	8001d04 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff47 	bl	8001d9c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001f0e:	e004      	b.n	8001f1a <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f043 0302 	orr.w	r3, r3, #2
 8001f16:	60fb      	str	r3, [r7, #12]
            break;
 8001f18:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d077      	beq.n	8002012 <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	7a5b      	ldrb	r3, [r3, #9]
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d01c      	beq.n	8001f64 <LL_EXTI_Init+0x130>
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	dc25      	bgt.n	8001f7a <LL_EXTI_Init+0x146>
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d002      	beq.n	8001f38 <LL_EXTI_Init+0x104>
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d00b      	beq.n	8001f4e <LL_EXTI_Init+0x11a>
 8001f36:	e020      	b.n	8001f7a <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fecd 	bl	8001cdc <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fe56 	bl	8001bf8 <LL_EXTI_EnableIT_32_63>
          break;
 8001f4c:	e01a      	b.n	8001f84 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fe76 	bl	8001c44 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fe97 	bl	8001c90 <LL_EXTI_EnableEvent_32_63>
          break;
 8001f62:	e00f      	b.n	8001f84 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fe45 	bl	8001bf8 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fe8c 	bl	8001c90 <LL_EXTI_EnableEvent_32_63>
          break;
 8001f78:	e004      	b.n	8001f84 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f043 0304 	orr.w	r3, r3, #4
 8001f80:	60fb      	str	r3, [r7, #12]
          break;
 8001f82:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	7a9b      	ldrb	r3, [r3, #10]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d042      	beq.n	8002012 <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	7a9b      	ldrb	r3, [r3, #10]
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d01c      	beq.n	8001fce <LL_EXTI_Init+0x19a>
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	dc25      	bgt.n	8001fe4 <LL_EXTI_Init+0x1b0>
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d002      	beq.n	8001fa2 <LL_EXTI_Init+0x16e>
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d00b      	beq.n	8001fb8 <LL_EXTI_Init+0x184>
 8001fa0:	e020      	b.n	8001fe4 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ff30 	bl	8001e0c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff feb9 	bl	8001d28 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001fb6:	e02c      	b.n	8002012 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff fed9 	bl	8001d74 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fefa 	bl	8001dc0 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001fcc:	e021      	b.n	8002012 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff fea8 	bl	8001d28 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff feef 	bl	8001dc0 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001fe2:	e016      	b.n	8002012 <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	60fb      	str	r3, [r7, #12]
            break;
 8001fe8:	e013      	b.n	8002012 <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff fe14 	bl	8001c1c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fe5b 	bl	8001cb4 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fe1e 	bl	8001c44 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fe65 	bl	8001cdc <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 8002012:	68fb      	ldr	r3, [r7, #12]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <LL_GPIO_SetPinMode>:
{
 800201c:	b480      	push	{r7}
 800201e:	b08b      	sub	sp, #44	; 0x2c
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa93 f3a3 	rbit	r3, r3
 8002036:	613b      	str	r3, [r7, #16]
  return result;
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002042:	2320      	movs	r3, #32
 8002044:	e003      	b.n	800204e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	fab3 f383 	clz	r3, r3
 800204c:	b2db      	uxtb	r3, r3
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2103      	movs	r1, #3
 8002052:	fa01 f303 	lsl.w	r3, r1, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	401a      	ands	r2, r3
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	fa93 f3a3 	rbit	r3, r3
 8002064:	61fb      	str	r3, [r7, #28]
  return result;
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800206a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002070:	2320      	movs	r3, #32
 8002072:	e003      	b.n	800207c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	fab3 f383 	clz	r3, r3
 800207a:	b2db      	uxtb	r3, r3
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	fa01 f303 	lsl.w	r3, r1, r3
 8002084:	431a      	orrs	r2, r3
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	601a      	str	r2, [r3, #0]
}
 800208a:	bf00      	nop
 800208c:	372c      	adds	r7, #44	; 0x2c
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <LL_GPIO_SetPinOutputType>:
{
 8002096:	b480      	push	{r7}
 8002098:	b085      	sub	sp, #20
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	43db      	mvns	r3, r3
 80020aa:	401a      	ands	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	fb01 f303 	mul.w	r3, r1, r3
 80020b4:	431a      	orrs	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	605a      	str	r2, [r3, #4]
}
 80020ba:	bf00      	nop
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <LL_GPIO_SetPinSpeed>:
{
 80020c6:	b480      	push	{r7}
 80020c8:	b08b      	sub	sp, #44	; 0x2c
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	fa93 f3a3 	rbit	r3, r3
 80020e0:	613b      	str	r3, [r7, #16]
  return result;
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80020ec:	2320      	movs	r3, #32
 80020ee:	e003      	b.n	80020f8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	fab3 f383 	clz	r3, r3
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	2103      	movs	r1, #3
 80020fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	401a      	ands	r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002108:	6a3b      	ldr	r3, [r7, #32]
 800210a:	fa93 f3a3 	rbit	r3, r3
 800210e:	61fb      	str	r3, [r7, #28]
  return result;
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800211a:	2320      	movs	r3, #32
 800211c:	e003      	b.n	8002126 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002120:	fab3 f383 	clz	r3, r3
 8002124:	b2db      	uxtb	r3, r3
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	fa01 f303 	lsl.w	r3, r1, r3
 800212e:	431a      	orrs	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	609a      	str	r2, [r3, #8]
}
 8002134:	bf00      	nop
 8002136:	372c      	adds	r7, #44	; 0x2c
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <LL_GPIO_SetPinPull>:
{
 8002140:	b480      	push	{r7}
 8002142:	b08b      	sub	sp, #44	; 0x2c
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	613b      	str	r3, [r7, #16]
  return result;
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002166:	2320      	movs	r3, #32
 8002168:	e003      	b.n	8002172 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	b2db      	uxtb	r3, r3
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	2103      	movs	r1, #3
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	401a      	ands	r2, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002182:	6a3b      	ldr	r3, [r7, #32]
 8002184:	fa93 f3a3 	rbit	r3, r3
 8002188:	61fb      	str	r3, [r7, #28]
  return result;
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	2b00      	cmp	r3, #0
 8002192:	d101      	bne.n	8002198 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002194:	2320      	movs	r3, #32
 8002196:	e003      	b.n	80021a0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219a:	fab3 f383 	clz	r3, r3
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	431a      	orrs	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	60da      	str	r2, [r3, #12]
}
 80021ae:	bf00      	nop
 80021b0:	372c      	adds	r7, #44	; 0x2c
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <LL_GPIO_SetAFPin_0_7>:
{
 80021ba:	b480      	push	{r7}
 80021bc:	b08b      	sub	sp, #44	; 0x2c
 80021be:	af00      	add	r7, sp, #0
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6a1a      	ldr	r2, [r3, #32]
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	fa93 f3a3 	rbit	r3, r3
 80021d4:	613b      	str	r3, [r7, #16]
  return result;
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d101      	bne.n	80021e4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80021e0:	2320      	movs	r3, #32
 80021e2:	e003      	b.n	80021ec <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	fab3 f383 	clz	r3, r3
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	210f      	movs	r1, #15
 80021f0:	fa01 f303 	lsl.w	r3, r1, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	401a      	ands	r2, r3
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fc:	6a3b      	ldr	r3, [r7, #32]
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	61fb      	str	r3, [r7, #28]
  return result;
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800220e:	2320      	movs	r3, #32
 8002210:	e003      	b.n	800221a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	fab3 f383 	clz	r3, r3
 8002218:	b2db      	uxtb	r3, r3
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	fa01 f303 	lsl.w	r3, r1, r3
 8002222:	431a      	orrs	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	621a      	str	r2, [r3, #32]
}
 8002228:	bf00      	nop
 800222a:	372c      	adds	r7, #44	; 0x2c
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_GPIO_SetAFPin_8_15>:
{
 8002234:	b480      	push	{r7}
 8002236:	b08b      	sub	sp, #44	; 0x2c
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	0a1b      	lsrs	r3, r3, #8
 8002248:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	fa93 f3a3 	rbit	r3, r3
 8002250:	613b      	str	r3, [r7, #16]
  return result;
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800225c:	2320      	movs	r3, #32
 800225e:	e003      	b.n	8002268 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	fab3 f383 	clz	r3, r3
 8002266:	b2db      	uxtb	r3, r3
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	210f      	movs	r1, #15
 800226c:	fa01 f303 	lsl.w	r3, r1, r3
 8002270:	43db      	mvns	r3, r3
 8002272:	401a      	ands	r2, r3
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	0a1b      	lsrs	r3, r3, #8
 8002278:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	61fb      	str	r3, [r7, #28]
  return result;
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800228c:	2320      	movs	r3, #32
 800228e:	e003      	b.n	8002298 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	fab3 f383 	clz	r3, r3
 8002296:	b2db      	uxtb	r3, r3
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	fa01 f303 	lsl.w	r3, r1, r3
 80022a0:	431a      	orrs	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80022a6:	bf00      	nop
 80022a8:	372c      	adds	r7, #44	; 0x2c
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b088      	sub	sp, #32
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
 80022ba:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	fa93 f3a3 	rbit	r3, r3
 80022c8:	60fb      	str	r3, [r7, #12]
  return result;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d101      	bne.n	80022d8 <LL_GPIO_Init+0x26>
    return 32U;
 80022d4:	2320      	movs	r3, #32
 80022d6:	e003      	b.n	80022e0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	fab3 f383 	clz	r3, r3
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80022e2:	e040      	b.n	8002366 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	2101      	movs	r1, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa01 f303 	lsl.w	r3, r1, r3
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d032      	beq.n	8002360 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	461a      	mov	r2, r3
 8002300:	69b9      	ldr	r1, [r7, #24]
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff fe8a 	bl	800201c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d003      	beq.n	8002318 <LL_GPIO_Init+0x66>
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	2b02      	cmp	r3, #2
 8002316:	d106      	bne.n	8002326 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	461a      	mov	r2, r3
 800231e:	69b9      	ldr	r1, [r7, #24]
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f7ff fed0 	bl	80020c6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	461a      	mov	r2, r3
 800232c:	69b9      	ldr	r1, [r7, #24]
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff ff06 	bl	8002140 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b02      	cmp	r3, #2
 800233a:	d111      	bne.n	8002360 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	2bff      	cmp	r3, #255	; 0xff
 8002340:	d807      	bhi.n	8002352 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	461a      	mov	r2, r3
 8002348:	69b9      	ldr	r1, [r7, #24]
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7ff ff35 	bl	80021ba <LL_GPIO_SetAFPin_0_7>
 8002350:	e006      	b.n	8002360 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	461a      	mov	r2, r3
 8002358:	69b9      	ldr	r1, [r7, #24]
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff ff6a 	bl	8002234 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	3301      	adds	r3, #1
 8002364:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1b7      	bne.n	80022e4 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d003      	beq.n	8002384 <LL_GPIO_Init+0xd2>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d107      	bne.n	8002394 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	6819      	ldr	r1, [r3, #0]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	461a      	mov	r2, r3
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff fe81 	bl	8002096 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3720      	adds	r7, #32
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <LL_RCC_HSI_IsReady>:
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80023a4:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <LL_RCC_HSI_IsReady+0x24>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023b0:	d101      	bne.n	80023b6 <LL_RCC_HSI_IsReady+0x16>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <LL_RCC_HSI_IsReady+0x18>
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40021000 	.word	0x40021000

080023c8 <LL_RCC_LSE_IsReady>:
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80023cc:	4b07      	ldr	r3, [pc, #28]	; (80023ec <LL_RCC_LSE_IsReady+0x24>)
 80023ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d101      	bne.n	80023de <LL_RCC_LSE_IsReady+0x16>
 80023da:	2301      	movs	r3, #1
 80023dc:	e000      	b.n	80023e0 <LL_RCC_LSE_IsReady+0x18>
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40021000 	.word	0x40021000

080023f0 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d101      	bne.n	8002404 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8002400:	2301      	movs	r3, #1
 8002402:	e000      	b.n	8002406 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	40021000 	.word	0x40021000

08002414 <LL_RCC_MSI_GetRange>:
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002418:	4b04      	ldr	r3, [pc, #16]	; (800242c <LL_RCC_MSI_GetRange+0x18>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002420:	4618      	mov	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	40021000 	.word	0x40021000

08002430 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002434:	4b04      	ldr	r3, [pc, #16]	; (8002448 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8002436:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800243a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	40021000 	.word	0x40021000

0800244c <LL_RCC_GetSysClkSource>:
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002450:	4b04      	ldr	r3, [pc, #16]	; (8002464 <LL_RCC_GetSysClkSource+0x18>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 030c 	and.w	r3, r3, #12
}
 8002458:	4618      	mov	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40021000 	.word	0x40021000

08002468 <LL_RCC_GetAHBPrescaler>:
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800246c:	4b04      	ldr	r3, [pc, #16]	; (8002480 <LL_RCC_GetAHBPrescaler+0x18>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	40021000 	.word	0x40021000

08002484 <LL_RCC_GetAPB1Prescaler>:
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002488:	4b04      	ldr	r3, [pc, #16]	; (800249c <LL_RCC_GetAPB1Prescaler+0x18>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <LL_RCC_GetAPB2Prescaler>:
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40021000 	.word	0x40021000

080024bc <LL_RCC_GetUSARTClockSource>:
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80024c4:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <LL_RCC_GetUSARTClockSource+0x24>)
 80024c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	401a      	ands	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	041b      	lsls	r3, r3, #16
 80024d2:	4313      	orrs	r3, r2
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	40021000 	.word	0x40021000

080024e4 <LL_RCC_GetUARTClockSource>:
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80024ec:	4b06      	ldr	r3, [pc, #24]	; (8002508 <LL_RCC_GetUARTClockSource+0x24>)
 80024ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	401a      	ands	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	041b      	lsls	r3, r3, #16
 80024fa:	4313      	orrs	r3, r2
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	40021000 	.word	0x40021000

0800250c <LL_RCC_PLL_GetMainSource>:
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002510:	4b04      	ldr	r3, [pc, #16]	; (8002524 <LL_RCC_PLL_GetMainSource+0x18>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	f003 0303 	and.w	r3, r3, #3
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40021000 	.word	0x40021000

08002528 <LL_RCC_PLL_GetN>:
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800252c:	4b04      	ldr	r3, [pc, #16]	; (8002540 <LL_RCC_PLL_GetN+0x18>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	0a1b      	lsrs	r3, r3, #8
 8002532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002536:	4618      	mov	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	40021000 	.word	0x40021000

08002544 <LL_RCC_PLL_GetR>:
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002548:	4b04      	ldr	r3, [pc, #16]	; (800255c <LL_RCC_PLL_GetR+0x18>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000

08002560 <LL_RCC_PLL_GetDivider>:
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002564:	4b04      	ldr	r3, [pc, #16]	; (8002578 <LL_RCC_PLL_GetDivider+0x18>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800256c:	4618      	mov	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000

0800257c <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002584:	2300      	movs	r3, #0
 8002586:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d137      	bne.n	80025fe <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff ff94 	bl	80024bc <LL_RCC_GetUSARTClockSource>
 8002594:	4603      	mov	r3, r0
 8002596:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800259a:	2b03      	cmp	r3, #3
 800259c:	f200 80b3 	bhi.w	8002706 <LL_RCC_GetUSARTClockFreq+0x18a>
 80025a0:	a201      	add	r2, pc, #4	; (adr r2, 80025a8 <LL_RCC_GetUSARTClockFreq+0x2c>)
 80025a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a6:	bf00      	nop
 80025a8:	080025e7 	.word	0x080025e7
 80025ac:	080025b9 	.word	0x080025b9
 80025b0:	080025c1 	.word	0x080025c1
 80025b4:	080025d3 	.word	0x080025d3
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80025b8:	f000 f956 	bl	8002868 <RCC_GetSystemClockFreq>
 80025bc:	60f8      	str	r0, [r7, #12]
        break;
 80025be:	e0b3      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80025c0:	f7ff feee 	bl	80023a0 <LL_RCC_HSI_IsReady>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 809f 	beq.w	800270a <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 80025cc:	4b59      	ldr	r3, [pc, #356]	; (8002734 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80025ce:	60fb      	str	r3, [r7, #12]
        }
        break;
 80025d0:	e09b      	b.n	800270a <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80025d2:	f7ff fef9 	bl	80023c8 <LL_RCC_LSE_IsReady>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 8098 	beq.w	800270e <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 80025de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025e2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80025e4:	e093      	b.n	800270e <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80025e6:	f000 f93f 	bl	8002868 <RCC_GetSystemClockFreq>
 80025ea:	4603      	mov	r3, r0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 f9cb 	bl	8002988 <RCC_GetHCLKClockFreq>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 f9f1 	bl	80029dc <RCC_GetPCLK2ClockFreq>
 80025fa:	60f8      	str	r0, [r7, #12]
        break;
 80025fc:	e094      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b0c      	cmp	r3, #12
 8002602:	d146      	bne.n	8002692 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff59 	bl	80024bc <LL_RCC_GetUSARTClockSource>
 800260a:	4603      	mov	r3, r0
 800260c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8002610:	2b0c      	cmp	r3, #12
 8002612:	d87e      	bhi.n	8002712 <LL_RCC_GetUSARTClockFreq+0x196>
 8002614:	a201      	add	r2, pc, #4	; (adr r2, 800261c <LL_RCC_GetUSARTClockFreq+0xa0>)
 8002616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800261a:	bf00      	nop
 800261c:	0800267b 	.word	0x0800267b
 8002620:	08002713 	.word	0x08002713
 8002624:	08002713 	.word	0x08002713
 8002628:	08002713 	.word	0x08002713
 800262c:	08002651 	.word	0x08002651
 8002630:	08002713 	.word	0x08002713
 8002634:	08002713 	.word	0x08002713
 8002638:	08002713 	.word	0x08002713
 800263c:	08002659 	.word	0x08002659
 8002640:	08002713 	.word	0x08002713
 8002644:	08002713 	.word	0x08002713
 8002648:	08002713 	.word	0x08002713
 800264c:	08002669 	.word	0x08002669
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002650:	f000 f90a 	bl	8002868 <RCC_GetSystemClockFreq>
 8002654:	60f8      	str	r0, [r7, #12]
        break;
 8002656:	e067      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002658:	f7ff fea2 	bl	80023a0 <LL_RCC_HSI_IsReady>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d059      	beq.n	8002716 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8002662:	4b34      	ldr	r3, [pc, #208]	; (8002734 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002664:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002666:	e056      	b.n	8002716 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002668:	f7ff feae 	bl	80023c8 <LL_RCC_LSE_IsReady>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d053      	beq.n	800271a <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8002672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002676:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002678:	e04f      	b.n	800271a <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800267a:	f000 f8f5 	bl	8002868 <RCC_GetSystemClockFreq>
 800267e:	4603      	mov	r3, r0
 8002680:	4618      	mov	r0, r3
 8002682:	f000 f981 	bl	8002988 <RCC_GetHCLKClockFreq>
 8002686:	4603      	mov	r3, r0
 8002688:	4618      	mov	r0, r3
 800268a:	f000 f993 	bl	80029b4 <RCC_GetPCLK1ClockFreq>
 800268e:	60f8      	str	r0, [r7, #12]
        break;
 8002690:	e04a      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b30      	cmp	r3, #48	; 0x30
 8002696:	d147      	bne.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff0f 	bl	80024bc <LL_RCC_GetUSARTClockSource>
 800269e:	4603      	mov	r3, r0
 80026a0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80026a4:	d01a      	beq.n	80026dc <LL_RCC_GetUSARTClockFreq+0x160>
 80026a6:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80026aa:	d838      	bhi.n	800271e <LL_RCC_GetUSARTClockFreq+0x1a2>
 80026ac:	4a22      	ldr	r2, [pc, #136]	; (8002738 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d00c      	beq.n	80026cc <LL_RCC_GetUSARTClockFreq+0x150>
 80026b2:	4a21      	ldr	r2, [pc, #132]	; (8002738 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d832      	bhi.n	800271e <LL_RCC_GetUSARTClockFreq+0x1a2>
 80026b8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80026bc:	d017      	beq.n	80026ee <LL_RCC_GetUSARTClockFreq+0x172>
 80026be:	4a1f      	ldr	r2, [pc, #124]	; (800273c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d12c      	bne.n	800271e <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80026c4:	f000 f8d0 	bl	8002868 <RCC_GetSystemClockFreq>
 80026c8:	60f8      	str	r0, [r7, #12]
          break;
 80026ca:	e02d      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80026cc:	f7ff fe68 	bl	80023a0 <LL_RCC_HSI_IsReady>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d025      	beq.n	8002722 <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 80026d6:	4b17      	ldr	r3, [pc, #92]	; (8002734 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80026d8:	60fb      	str	r3, [r7, #12]
          }
          break;
 80026da:	e022      	b.n	8002722 <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80026dc:	f7ff fe74 	bl	80023c8 <LL_RCC_LSE_IsReady>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d01f      	beq.n	8002726 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 80026e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026ea:	60fb      	str	r3, [r7, #12]
          }
          break;
 80026ec:	e01b      	b.n	8002726 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80026ee:	f000 f8bb 	bl	8002868 <RCC_GetSystemClockFreq>
 80026f2:	4603      	mov	r3, r0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f947 	bl	8002988 <RCC_GetHCLKClockFreq>
 80026fa:	4603      	mov	r3, r0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 f959 	bl	80029b4 <RCC_GetPCLK1ClockFreq>
 8002702:	60f8      	str	r0, [r7, #12]
          break;
 8002704:	e010      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002706:	bf00      	nop
 8002708:	e00e      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800270a:	bf00      	nop
 800270c:	e00c      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800270e:	bf00      	nop
 8002710:	e00a      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002712:	bf00      	nop
 8002714:	e008      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002716:	bf00      	nop
 8002718:	e006      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800271a:	bf00      	nop
 800271c:	e004      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 800271e:	bf00      	nop
 8002720:	e002      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002722:	bf00      	nop
 8002724:	e000      	b.n	8002728 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002726:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8002728:	68fb      	ldr	r3, [r7, #12]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	00f42400 	.word	0x00f42400
 8002738:	00300020 	.word	0x00300020
 800273c:	00300010 	.word	0x00300010

08002740 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002748:	2300      	movs	r3, #0
 800274a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2bc0      	cmp	r3, #192	; 0xc0
 8002750:	d13b      	bne.n	80027ca <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff fec6 	bl	80024e4 <LL_RCC_GetUARTClockSource>
 8002758:	4603      	mov	r3, r0
 800275a:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800275e:	d01a      	beq.n	8002796 <LL_RCC_GetUARTClockFreq+0x56>
 8002760:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8002764:	d82c      	bhi.n	80027c0 <LL_RCC_GetUARTClockFreq+0x80>
 8002766:	4a3b      	ldr	r2, [pc, #236]	; (8002854 <LL_RCC_GetUARTClockFreq+0x114>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d00c      	beq.n	8002786 <LL_RCC_GetUARTClockFreq+0x46>
 800276c:	4a39      	ldr	r2, [pc, #228]	; (8002854 <LL_RCC_GetUARTClockFreq+0x114>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d826      	bhi.n	80027c0 <LL_RCC_GetUARTClockFreq+0x80>
 8002772:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002776:	d017      	beq.n	80027a8 <LL_RCC_GetUARTClockFreq+0x68>
 8002778:	4a37      	ldr	r2, [pc, #220]	; (8002858 <LL_RCC_GetUARTClockFreq+0x118>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d120      	bne.n	80027c0 <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800277e:	f000 f873 	bl	8002868 <RCC_GetSystemClockFreq>
 8002782:	60f8      	str	r0, [r7, #12]
        break;
 8002784:	e021      	b.n	80027ca <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002786:	f7ff fe0b 	bl	80023a0 <LL_RCC_HSI_IsReady>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d019      	beq.n	80027c4 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 8002790:	4b32      	ldr	r3, [pc, #200]	; (800285c <LL_RCC_GetUARTClockFreq+0x11c>)
 8002792:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002794:	e016      	b.n	80027c4 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002796:	f7ff fe17 	bl	80023c8 <LL_RCC_LSE_IsReady>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d013      	beq.n	80027c8 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 80027a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027a4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80027a6:	e00f      	b.n	80027c8 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80027a8:	f000 f85e 	bl	8002868 <RCC_GetSystemClockFreq>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f8ea 	bl	8002988 <RCC_GetHCLKClockFreq>
 80027b4:	4603      	mov	r3, r0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f8fc 	bl	80029b4 <RCC_GetPCLK1ClockFreq>
 80027bc:	60f8      	str	r0, [r7, #12]
        break;
 80027be:	e004      	b.n	80027ca <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 80027c0:	bf00      	nop
 80027c2:	e002      	b.n	80027ca <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 80027c4:	bf00      	nop
 80027c6:	e000      	b.n	80027ca <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 80027c8:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027d0:	d13b      	bne.n	800284a <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f7ff fe86 	bl	80024e4 <LL_RCC_GetUARTClockSource>
 80027d8:	4603      	mov	r3, r0
 80027da:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80027de:	d01a      	beq.n	8002816 <LL_RCC_GetUARTClockFreq+0xd6>
 80027e0:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80027e4:	d82c      	bhi.n	8002840 <LL_RCC_GetUARTClockFreq+0x100>
 80027e6:	4a1e      	ldr	r2, [pc, #120]	; (8002860 <LL_RCC_GetUARTClockFreq+0x120>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d00c      	beq.n	8002806 <LL_RCC_GetUARTClockFreq+0xc6>
 80027ec:	4a1c      	ldr	r2, [pc, #112]	; (8002860 <LL_RCC_GetUARTClockFreq+0x120>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d826      	bhi.n	8002840 <LL_RCC_GetUARTClockFreq+0x100>
 80027f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80027f6:	d017      	beq.n	8002828 <LL_RCC_GetUARTClockFreq+0xe8>
 80027f8:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <LL_RCC_GetUARTClockFreq+0x124>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d120      	bne.n	8002840 <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80027fe:	f000 f833 	bl	8002868 <RCC_GetSystemClockFreq>
 8002802:	60f8      	str	r0, [r7, #12]
        break;
 8002804:	e021      	b.n	800284a <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002806:	f7ff fdcb 	bl	80023a0 <LL_RCC_HSI_IsReady>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d019      	beq.n	8002844 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 8002810:	4b12      	ldr	r3, [pc, #72]	; (800285c <LL_RCC_GetUARTClockFreq+0x11c>)
 8002812:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002814:	e016      	b.n	8002844 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002816:	f7ff fdd7 	bl	80023c8 <LL_RCC_LSE_IsReady>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d013      	beq.n	8002848 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 8002820:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002824:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002826:	e00f      	b.n	8002848 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002828:	f000 f81e 	bl	8002868 <RCC_GetSystemClockFreq>
 800282c:	4603      	mov	r3, r0
 800282e:	4618      	mov	r0, r3
 8002830:	f000 f8aa 	bl	8002988 <RCC_GetHCLKClockFreq>
 8002834:	4603      	mov	r3, r0
 8002836:	4618      	mov	r0, r3
 8002838:	f000 f8bc 	bl	80029b4 <RCC_GetPCLK1ClockFreq>
 800283c:	60f8      	str	r0, [r7, #12]
        break;
 800283e:	e004      	b.n	800284a <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 8002840:	bf00      	nop
 8002842:	e002      	b.n	800284a <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002844:	bf00      	nop
 8002846:	e000      	b.n	800284a <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002848:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800284a:	68fb      	ldr	r3, [r7, #12]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	00c00080 	.word	0x00c00080
 8002858:	00c00040 	.word	0x00c00040
 800285c:	00f42400 	.word	0x00f42400
 8002860:	03000200 	.word	0x03000200
 8002864:	03000100 	.word	0x03000100

08002868 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800286e:	f7ff fded 	bl	800244c <LL_RCC_GetSysClkSource>
 8002872:	4603      	mov	r3, r0
 8002874:	2b0c      	cmp	r3, #12
 8002876:	d851      	bhi.n	800291c <RCC_GetSystemClockFreq+0xb4>
 8002878:	a201      	add	r2, pc, #4	; (adr r2, 8002880 <RCC_GetSystemClockFreq+0x18>)
 800287a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287e:	bf00      	nop
 8002880:	080028b5 	.word	0x080028b5
 8002884:	0800291d 	.word	0x0800291d
 8002888:	0800291d 	.word	0x0800291d
 800288c:	0800291d 	.word	0x0800291d
 8002890:	08002909 	.word	0x08002909
 8002894:	0800291d 	.word	0x0800291d
 8002898:	0800291d 	.word	0x0800291d
 800289c:	0800291d 	.word	0x0800291d
 80028a0:	0800290f 	.word	0x0800290f
 80028a4:	0800291d 	.word	0x0800291d
 80028a8:	0800291d 	.word	0x0800291d
 80028ac:	0800291d 	.word	0x0800291d
 80028b0:	08002915 	.word	0x08002915
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80028b4:	f7ff fd9c 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d111      	bne.n	80028e2 <RCC_GetSystemClockFreq+0x7a>
 80028be:	f7ff fd97 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d004      	beq.n	80028d2 <RCC_GetSystemClockFreq+0x6a>
 80028c8:	f7ff fda4 	bl	8002414 <LL_RCC_MSI_GetRange>
 80028cc:	4603      	mov	r3, r0
 80028ce:	0a1b      	lsrs	r3, r3, #8
 80028d0:	e003      	b.n	80028da <RCC_GetSystemClockFreq+0x72>
 80028d2:	f7ff fdad 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 80028d6:	4603      	mov	r3, r0
 80028d8:	0a1b      	lsrs	r3, r3, #8
 80028da:	4a28      	ldr	r2, [pc, #160]	; (800297c <RCC_GetSystemClockFreq+0x114>)
 80028dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e0:	e010      	b.n	8002904 <RCC_GetSystemClockFreq+0x9c>
 80028e2:	f7ff fd85 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d004      	beq.n	80028f6 <RCC_GetSystemClockFreq+0x8e>
 80028ec:	f7ff fd92 	bl	8002414 <LL_RCC_MSI_GetRange>
 80028f0:	4603      	mov	r3, r0
 80028f2:	091b      	lsrs	r3, r3, #4
 80028f4:	e003      	b.n	80028fe <RCC_GetSystemClockFreq+0x96>
 80028f6:	f7ff fd9b 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 80028fa:	4603      	mov	r3, r0
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	4a1f      	ldr	r2, [pc, #124]	; (800297c <RCC_GetSystemClockFreq+0x114>)
 8002900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002904:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002906:	e033      	b.n	8002970 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002908:	4b1d      	ldr	r3, [pc, #116]	; (8002980 <RCC_GetSystemClockFreq+0x118>)
 800290a:	607b      	str	r3, [r7, #4]
      break;
 800290c:	e030      	b.n	8002970 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800290e:	4b1d      	ldr	r3, [pc, #116]	; (8002984 <RCC_GetSystemClockFreq+0x11c>)
 8002910:	607b      	str	r3, [r7, #4]
      break;
 8002912:	e02d      	b.n	8002970 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002914:	f000 f876 	bl	8002a04 <RCC_PLL_GetFreqDomain_SYS>
 8002918:	6078      	str	r0, [r7, #4]
      break;
 800291a:	e029      	b.n	8002970 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800291c:	f7ff fd68 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d111      	bne.n	800294a <RCC_GetSystemClockFreq+0xe2>
 8002926:	f7ff fd63 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d004      	beq.n	800293a <RCC_GetSystemClockFreq+0xd2>
 8002930:	f7ff fd70 	bl	8002414 <LL_RCC_MSI_GetRange>
 8002934:	4603      	mov	r3, r0
 8002936:	0a1b      	lsrs	r3, r3, #8
 8002938:	e003      	b.n	8002942 <RCC_GetSystemClockFreq+0xda>
 800293a:	f7ff fd79 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 800293e:	4603      	mov	r3, r0
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	4a0e      	ldr	r2, [pc, #56]	; (800297c <RCC_GetSystemClockFreq+0x114>)
 8002944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002948:	e010      	b.n	800296c <RCC_GetSystemClockFreq+0x104>
 800294a:	f7ff fd51 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d004      	beq.n	800295e <RCC_GetSystemClockFreq+0xf6>
 8002954:	f7ff fd5e 	bl	8002414 <LL_RCC_MSI_GetRange>
 8002958:	4603      	mov	r3, r0
 800295a:	091b      	lsrs	r3, r3, #4
 800295c:	e003      	b.n	8002966 <RCC_GetSystemClockFreq+0xfe>
 800295e:	f7ff fd67 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 8002962:	4603      	mov	r3, r0
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	4a05      	ldr	r2, [pc, #20]	; (800297c <RCC_GetSystemClockFreq+0x114>)
 8002968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296c:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800296e:	bf00      	nop
  }

  return frequency;
 8002970:	687b      	ldr	r3, [r7, #4]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	08002e80 	.word	0x08002e80
 8002980:	00f42400 	.word	0x00f42400
 8002984:	007a1200 	.word	0x007a1200

08002988 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002990:	f7ff fd6a 	bl	8002468 <LL_RCC_GetAHBPrescaler>
 8002994:	4603      	mov	r3, r0
 8002996:	091b      	lsrs	r3, r3, #4
 8002998:	f003 030f 	and.w	r3, r3, #15
 800299c:	4a04      	ldr	r2, [pc, #16]	; (80029b0 <RCC_GetHCLKClockFreq+0x28>)
 800299e:	5cd3      	ldrb	r3, [r2, r3]
 80029a0:	461a      	mov	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	40d3      	lsrs	r3, r2
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	08002e68 	.word	0x08002e68

080029b4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80029bc:	f7ff fd62 	bl	8002484 <LL_RCC_GetAPB1Prescaler>
 80029c0:	4603      	mov	r3, r0
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	4a04      	ldr	r2, [pc, #16]	; (80029d8 <RCC_GetPCLK1ClockFreq+0x24>)
 80029c6:	5cd3      	ldrb	r3, [r2, r3]
 80029c8:	461a      	mov	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	40d3      	lsrs	r3, r2
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	08002e78 	.word	0x08002e78

080029dc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80029e4:	f7ff fd5c 	bl	80024a0 <LL_RCC_GetAPB2Prescaler>
 80029e8:	4603      	mov	r3, r0
 80029ea:	0adb      	lsrs	r3, r3, #11
 80029ec:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <RCC_GetPCLK2ClockFreq+0x24>)
 80029ee:	5cd3      	ldrb	r3, [r2, r3]
 80029f0:	461a      	mov	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	40d3      	lsrs	r3, r2
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	08002e78 	.word	0x08002e78

08002a04 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002a0a:	f7ff fd7f 	bl	800250c <LL_RCC_PLL_GetMainSource>
 8002a0e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d036      	beq.n	8002a84 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d836      	bhi.n	8002a8a <RCC_PLL_GetFreqDomain_SYS+0x86>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d003      	beq.n	8002a2a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d02a      	beq.n	8002a7e <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8002a28:	e02f      	b.n	8002a8a <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002a2a:	f7ff fce1 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d111      	bne.n	8002a58 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8002a34:	f7ff fcdc 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d004      	beq.n	8002a48 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8002a3e:	f7ff fce9 	bl	8002414 <LL_RCC_MSI_GetRange>
 8002a42:	4603      	mov	r3, r0
 8002a44:	0a1b      	lsrs	r3, r3, #8
 8002a46:	e003      	b.n	8002a50 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8002a48:	f7ff fcf2 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	0a1b      	lsrs	r3, r3, #8
 8002a50:	4a2f      	ldr	r2, [pc, #188]	; (8002b10 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a56:	e010      	b.n	8002a7a <RCC_PLL_GetFreqDomain_SYS+0x76>
 8002a58:	f7ff fcca 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d004      	beq.n	8002a6c <RCC_PLL_GetFreqDomain_SYS+0x68>
 8002a62:	f7ff fcd7 	bl	8002414 <LL_RCC_MSI_GetRange>
 8002a66:	4603      	mov	r3, r0
 8002a68:	091b      	lsrs	r3, r3, #4
 8002a6a:	e003      	b.n	8002a74 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8002a6c:	f7ff fce0 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 8002a70:	4603      	mov	r3, r0
 8002a72:	091b      	lsrs	r3, r3, #4
 8002a74:	4a26      	ldr	r2, [pc, #152]	; (8002b10 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002a7c:	e02f      	b.n	8002ade <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002a7e:	4b25      	ldr	r3, [pc, #148]	; (8002b14 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8002a80:	607b      	str	r3, [r7, #4]
      break;
 8002a82:	e02c      	b.n	8002ade <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002a84:	4b24      	ldr	r3, [pc, #144]	; (8002b18 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8002a86:	607b      	str	r3, [r7, #4]
      break;
 8002a88:	e029      	b.n	8002ade <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002a8a:	f7ff fcb1 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8002a94:	f7ff fcac 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d004      	beq.n	8002aa8 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8002a9e:	f7ff fcb9 	bl	8002414 <LL_RCC_MSI_GetRange>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	0a1b      	lsrs	r3, r3, #8
 8002aa6:	e003      	b.n	8002ab0 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8002aa8:	f7ff fcc2 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 8002aac:	4603      	mov	r3, r0
 8002aae:	0a1b      	lsrs	r3, r3, #8
 8002ab0:	4a17      	ldr	r2, [pc, #92]	; (8002b10 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab6:	e010      	b.n	8002ada <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8002ab8:	f7ff fc9a 	bl	80023f0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d004      	beq.n	8002acc <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8002ac2:	f7ff fca7 	bl	8002414 <LL_RCC_MSI_GetRange>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	091b      	lsrs	r3, r3, #4
 8002aca:	e003      	b.n	8002ad4 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8002acc:	f7ff fcb0 	bl	8002430 <LL_RCC_MSI_GetRangeAfterStandby>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	091b      	lsrs	r3, r3, #4
 8002ad4:	4a0e      	ldr	r2, [pc, #56]	; (8002b10 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ada:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002adc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002ade:	f7ff fd3f 	bl	8002560 <LL_RCC_PLL_GetDivider>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	091b      	lsrs	r3, r3, #4
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	fbb2 f4f3 	udiv	r4, r2, r3
 8002aee:	f7ff fd1b 	bl	8002528 <LL_RCC_PLL_GetN>
 8002af2:	4603      	mov	r3, r0
 8002af4:	fb03 f404 	mul.w	r4, r3, r4
 8002af8:	f7ff fd24 	bl	8002544 <LL_RCC_PLL_GetR>
 8002afc:	4603      	mov	r3, r0
 8002afe:	0e5b      	lsrs	r3, r3, #25
 8002b00:	3301      	adds	r3, #1
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd90      	pop	{r4, r7, pc}
 8002b10:	08002e80 	.word	0x08002e80
 8002b14:	00f42400 	.word	0x00f42400
 8002b18:	007a1200 	.word	0x007a1200

08002b1c <LL_SPI_IsEnabled>:
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b2c:	2b40      	cmp	r3, #64	; 0x40
 8002b2e:	d101      	bne.n	8002b34 <LL_SPI_IsEnabled+0x18>
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <LL_SPI_IsEnabled+0x1a>
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <LL_SPI_SetCRCPolynomial>:
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
 8002b4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	461a      	mov	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	611a      	str	r2, [r3, #16]
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b084      	sub	sp, #16
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff ffd3 	bl	8002b1c <LL_SPI_IsEnabled>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d13b      	bne.n	8002bf4 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b84:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	6811      	ldr	r1, [r2, #0]
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	6852      	ldr	r2, [r2, #4]
 8002b90:	4311      	orrs	r1, r2
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	68d2      	ldr	r2, [r2, #12]
 8002b96:	4311      	orrs	r1, r2
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	6912      	ldr	r2, [r2, #16]
 8002b9c:	4311      	orrs	r1, r2
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	6952      	ldr	r2, [r2, #20]
 8002ba2:	4311      	orrs	r1, r2
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	6992      	ldr	r2, [r2, #24]
 8002ba8:	4311      	orrs	r1, r2
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	69d2      	ldr	r2, [r2, #28]
 8002bae:	4311      	orrs	r1, r2
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	6a12      	ldr	r2, [r2, #32]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bc4:	f023 0304 	bic.w	r3, r3, #4
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	6891      	ldr	r1, [r2, #8]
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	6952      	ldr	r2, [r2, #20]
 8002bd0:	0c12      	lsrs	r2, r2, #16
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002be2:	d105      	bne.n	8002bf0 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	4619      	mov	r1, r3
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7ff ffa9 	bl	8002b42 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <LL_USART_IsEnabled>:
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d101      	bne.n	8002c16 <LL_USART_IsEnabled+0x18>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <LL_USART_IsEnabled+0x1a>
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <LL_USART_SetStopBitsLength>:
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	605a      	str	r2, [r3, #4]
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <LL_USART_SetHWFlowCtrl>:
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
 8002c52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	609a      	str	r2, [r3, #8]
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <LL_USART_SetBaudRate>:
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c84:	d11a      	bne.n	8002cbc <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	005a      	lsls	r2, r3, #1
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	441a      	add	r2, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	085b      	lsrs	r3, r3, #1
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	60da      	str	r2, [r3, #12]
}
 8002cba:	e00a      	b.n	8002cd2 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	085a      	lsrs	r2, r3, #1
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	441a      	add	r2, r3
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	461a      	mov	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	60da      	str	r2, [r3, #12]
}
 8002cd2:	bf00      	nop
 8002cd4:	371c      	adds	r7, #28
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ff83 	bl	8002bfe <LL_USART_IsEnabled>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d15b      	bne.n	8002db6 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4b2f      	ldr	r3, [pc, #188]	; (8002dc0 <LL_USART_Init+0xe0>)
 8002d04:	4013      	ands	r3, r2
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	6851      	ldr	r1, [r2, #4]
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	68d2      	ldr	r2, [r2, #12]
 8002d0e:	4311      	orrs	r1, r2
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	6912      	ldr	r2, [r2, #16]
 8002d14:	4311      	orrs	r1, r2
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	6992      	ldr	r2, [r2, #24]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	4619      	mov	r1, r3
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7ff ff7b 	bl	8002c24 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	4619      	mov	r1, r3
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff88 	bl	8002c4a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a21      	ldr	r2, [pc, #132]	; (8002dc4 <LL_USART_Init+0xe4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d104      	bne.n	8002d4c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002d42:	2003      	movs	r0, #3
 8002d44:	f7ff fc1a 	bl	800257c <LL_RCC_GetUSARTClockFreq>
 8002d48:	60b8      	str	r0, [r7, #8]
 8002d4a:	e023      	b.n	8002d94 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a1e      	ldr	r2, [pc, #120]	; (8002dc8 <LL_USART_Init+0xe8>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d104      	bne.n	8002d5e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002d54:	200c      	movs	r0, #12
 8002d56:	f7ff fc11 	bl	800257c <LL_RCC_GetUSARTClockFreq>
 8002d5a:	60b8      	str	r0, [r7, #8]
 8002d5c:	e01a      	b.n	8002d94 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a1a      	ldr	r2, [pc, #104]	; (8002dcc <LL_USART_Init+0xec>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d104      	bne.n	8002d70 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8002d66:	2030      	movs	r0, #48	; 0x30
 8002d68:	f7ff fc08 	bl	800257c <LL_RCC_GetUSARTClockFreq>
 8002d6c:	60b8      	str	r0, [r7, #8]
 8002d6e:	e011      	b.n	8002d94 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a17      	ldr	r2, [pc, #92]	; (8002dd0 <LL_USART_Init+0xf0>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d104      	bne.n	8002d82 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8002d78:	20c0      	movs	r0, #192	; 0xc0
 8002d7a:	f7ff fce1 	bl	8002740 <LL_RCC_GetUARTClockFreq>
 8002d7e:	60b8      	str	r0, [r7, #8]
 8002d80:	e008      	b.n	8002d94 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a13      	ldr	r2, [pc, #76]	; (8002dd4 <LL_USART_Init+0xf4>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d104      	bne.n	8002d94 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8002d8a:	f44f 7040 	mov.w	r0, #768	; 0x300
 8002d8e:	f7ff fcd7 	bl	8002740 <LL_RCC_GetUARTClockFreq>
 8002d92:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00d      	beq.n	8002db6 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d009      	beq.n	8002db6 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68b9      	ldr	r1, [r7, #8]
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff ff5d 	bl	8002c70 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	efff69f3 	.word	0xefff69f3
 8002dc4:	40013800 	.word	0x40013800
 8002dc8:	40004400 	.word	0x40004400
 8002dcc:	40004800 	.word	0x40004800
 8002dd0:	40004c00 	.word	0x40004c00
 8002dd4:	40005000 	.word	0x40005000

08002dd8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002de0:	4a04      	ldr	r2, [pc, #16]	; (8002df4 <LL_SetSystemCoreClock+0x1c>)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6013      	str	r3, [r2, #0]
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	20000000 	.word	0x20000000

08002df8 <memset>:
 8002df8:	4402      	add	r2, r0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d100      	bne.n	8002e02 <memset+0xa>
 8002e00:	4770      	bx	lr
 8002e02:	f803 1b01 	strb.w	r1, [r3], #1
 8002e06:	e7f9      	b.n	8002dfc <memset+0x4>

08002e08 <__libc_init_array>:
 8002e08:	b570      	push	{r4, r5, r6, lr}
 8002e0a:	4d0d      	ldr	r5, [pc, #52]	; (8002e40 <__libc_init_array+0x38>)
 8002e0c:	4c0d      	ldr	r4, [pc, #52]	; (8002e44 <__libc_init_array+0x3c>)
 8002e0e:	1b64      	subs	r4, r4, r5
 8002e10:	10a4      	asrs	r4, r4, #2
 8002e12:	2600      	movs	r6, #0
 8002e14:	42a6      	cmp	r6, r4
 8002e16:	d109      	bne.n	8002e2c <__libc_init_array+0x24>
 8002e18:	4d0b      	ldr	r5, [pc, #44]	; (8002e48 <__libc_init_array+0x40>)
 8002e1a:	4c0c      	ldr	r4, [pc, #48]	; (8002e4c <__libc_init_array+0x44>)
 8002e1c:	f000 f818 	bl	8002e50 <_init>
 8002e20:	1b64      	subs	r4, r4, r5
 8002e22:	10a4      	asrs	r4, r4, #2
 8002e24:	2600      	movs	r6, #0
 8002e26:	42a6      	cmp	r6, r4
 8002e28:	d105      	bne.n	8002e36 <__libc_init_array+0x2e>
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}
 8002e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e30:	4798      	blx	r3
 8002e32:	3601      	adds	r6, #1
 8002e34:	e7ee      	b.n	8002e14 <__libc_init_array+0xc>
 8002e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e3a:	4798      	blx	r3
 8002e3c:	3601      	adds	r6, #1
 8002e3e:	e7f2      	b.n	8002e26 <__libc_init_array+0x1e>
 8002e40:	08002eb0 	.word	0x08002eb0
 8002e44:	08002eb0 	.word	0x08002eb0
 8002e48:	08002eb0 	.word	0x08002eb0
 8002e4c:	08002eb4 	.word	0x08002eb4

08002e50 <_init>:
 8002e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e52:	bf00      	nop
 8002e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e56:	bc08      	pop	{r3}
 8002e58:	469e      	mov	lr, r3
 8002e5a:	4770      	bx	lr

08002e5c <_fini>:
 8002e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5e:	bf00      	nop
 8002e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e62:	bc08      	pop	{r3}
 8002e64:	469e      	mov	lr, r3
 8002e66:	4770      	bx	lr
