Qflow placement logfile created on Mi 29. Apr 17:49:19 CEST 2020
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef -u 100 -o /home/akash/Documents/DigitalLab/map9v3/layout/map9v3.cel /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtlnopwr.v
No map9v3.cel1 file found for project. . . no partial blockages to apply to layout.
No map9v3.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf  map9v3

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :216
Total cell width   :2.20e+05
Total cell height  :4.32e+05
Total cell area    :4.41e+08
Total core area    :4.41e+08
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Splitting map9v3.cel into map9v3.scel and map9v3.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   57
 tracks =  52 at attempts =  1000
 tracks =  51 at attempts =  2000
 tracks =  50 at attempts =  3000
 tracks =  50 at attempts =  4000
 tracks =  50 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   59
 tracks =  53 at attempts =  1000
 tracks =  52 at attempts =  2000
 tracks =  52 at attempts =  3000
 tracks =  52 at attempts =  4000
 tracks =  52 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   62
 tracks =  53 at attempts =  1000
 tracks =  53 at attempts =  2000
 tracks =  53 at attempts =  3000
 tracks =  53 at attempts =  4000
 tracks =  53 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   65
 tracks =  65 at attempts =  1000
 tracks =  65 at attempts =  2000
 tracks =  65 at attempts =  3000
 tracks =  65 at attempts =  4000
 tracks =  65 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   57
 tracks =  51 at attempts =  1000
 tracks =  50 at attempts =  2000
 tracks =  50 at attempts =  3000
 tracks =  50 at attempts =  4000
 tracks =  50 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   57
 tracks =  52 at attempts =  1000
 tracks =  52 at attempts =  2000
 tracks =  52 at attempts =  3000
 tracks =  52 at attempts =  4000
 tracks =  52 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   61
 tracks =  53 at attempts =  1000
 tracks =  52 at attempts =  2000
 tracks =  52 at attempts =  3000
 tracks =  52 at attempts =  4000
 tracks =  52 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 25440
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:4   Its length is:24640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   65
 tracks =  65 at attempts =  1000
 tracks =  65 at attempts =  2000
 tracks =  65 at attempts =  3000
 tracks =  65 at attempts =  4000
 tracks =  65 at attempts =  5000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 50
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl map9v3  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef 
Running getfillcell to determine cell to use for fill.
getfillcell.tcl map9v3  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl map9v3 FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -750.0 ybot = -530.0 xtop = 24750.0 ytop = 18330.0
Core values: 80 100 24720 18100
Offsets: 80 100
4 routing layers
95 horizontal tracks from -400.0 to 18600.0 step 200 (M1, M3, ...)
161 vertical tracks from -480.0 to 25280.0 step 160 (M2, M4, ...)
Summary: Total components = 216
  Fill cells  = 0
  Other cells = 216
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 5.0 150.0 PG -p vdd -g gnd -f FILL -O  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef -o map9v3_filled.def map9v3
Stripe pitch requested = 150, stripe pitch used = 150.4
Stripe width requested = 5, stripe width used = 6.4
Initial core layout: (80 100) to (24720 18100) (scale um * 100)
Stripe pitch reduced from 150 to 123.2 to fit in layout
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  map9v3
Reading info file map9v3.info. . .
Reading DEF file map9v3.def. . .
Recalculating pin positions
Writing DEF file map9v3_mod.def. . .
Done with arrangepins.tcl
DEF2Verilog -v /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtlnopwr.v -o /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3_anno.v
-p vdd -g gnd  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef map9v3.def

Generating RTL verilog and SPICE netlist file in directory
   /home/akash/Documents/DigitalLab/map9v3/synthesis
Files:
   Verilog: /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtl.v
   Verilog: /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtlnopwr.v
   Verilog: /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtlbb.v
   Spice:   /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o map9v3.rtl.v map9v3_anno.v
vlog2Verilog -c -p -v vdd -g gnd -o map9v3.rtlnopwr.v map9v3_anno.v
vlog2Verilog -c -b -p -n -v vdd -g gnd -o map9v3.rtlbb.v map9v3_anno.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.sp -o map9v3.spc map9v3.rtl.v
Placement script ended on Mi 29. Apr 17:49:26 CEST 2020
