Analysis & Synthesis report for 8X300
Thu Oct 01 17:35:36 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated
 13. Parameter Settings for User Entity Instance: IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 01 17:35:35 2020   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; 8X300                                   ;
; Top-level Entity Name              ; N8X300                                  ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 611                                     ;
;     Total combinational functions  ; 611                                     ;
;     Dedicated logic registers      ; 491                                     ;
; Total registers                    ; 491                                     ;
; Total pins                         ; 54                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 32                                      ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C5T144C8        ;                    ;
; Top-level entity name                                          ; N8X300             ; 8X300              ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Optimization Technique                                         ; Speed              ; Balanced           ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+
; toplevel.v                       ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v             ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf                              ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc                                 ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc                              ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                               ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc                               ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc                                  ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altram.inc                                  ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc                                ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc                                ;
; db/altsyncram_vii1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 611   ;
;                                             ;       ;
; Total combinational functions               ; 611   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 246   ;
;     -- 3 input functions                    ; 237   ;
;     -- <=2 input functions                  ; 128   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 591   ;
;     -- arithmetic mode                      ; 20    ;
;                                             ;       ;
; Total registers                             ; 491   ;
;     -- Dedicated logic registers            ; 491   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 54    ;
; Total memory bits                           ; 32    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 499   ;
; Total fan-out                               ; 3281  ;
; Average fan-out                             ; 2.82  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |N8X300                                   ; 611 (175)         ; 491 (162)    ; 32          ; 0            ; 0       ; 0         ; 54   ; 0            ; |N8X300                                                                            ; work         ;
;    |ALU:ALU0|                             ; 52 (52)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|ALU:ALU0                                                                   ; work         ;
;    |IO_latch:IO_latch0|                   ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|IO_latch:IO_latch0                                                         ; work         ;
;       |altsyncram:LBA_reg[7]__1|          ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1                                ; work         ;
;          |altsyncram_vii1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated ; work         ;
;    |PC:PC0|                               ; 64 (64)           ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|PC:PC0                                                                     ; work         ;
;    |decode_unit:decode_unit0|             ; 109 (109)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|decode_unit:decode_unit0                                                   ; work         ;
;    |hazard_unit:hazard_unit0|             ; 31 (31)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|hazard_unit:hazard_unit0                                                   ; work         ;
;    |mask_unit:mask0|                      ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|mask_unit:mask0                                                            ; work         ;
;    |reg_file:reg_file0|                   ; 48 (48)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|reg_file:reg_file0                                                         ; work         ;
;    |right_rotate:right_rotate0|           ; 35 (35)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|right_rotate:right_rotate0                                                 ; work         ;
;    |shift_merge:shift_merge0|             ; 90 (90)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |N8X300|shift_merge:shift_merge0                                                   ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32   ; None ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; right_rotate:right_rotate0|rotate_reg[0]~24            ;   ;
; right_rotate:right_rotate0|rotate_reg[7]~25            ;   ;
; right_rotate:right_rotate0|rotate_reg[6]~26            ;   ;
; right_rotate:right_rotate0|rotate_reg[5]~27            ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                          ;
+-------------------------------------------------+-------------------------------------------------------------+
; shift_merge:shift_merge0|merge_mask[0]          ; Stuck at GND due to stuck port data_in                      ;
; PC:PC0|A_reg[8]                                 ; Merged with PC:PC0|PC_reg[8]                                ;
; PC:PC0|A_reg[9]                                 ; Merged with PC:PC0|PC_reg[9]                                ;
; PC:PC0|A_reg[10]                                ; Merged with PC:PC0|PC_reg[10]                               ;
; PC:PC0|A_reg[11]                                ; Merged with PC:PC0|PC_reg[11]                               ;
; PC:PC0|A_reg[12]                                ; Merged with PC:PC0|PC_reg[12]                               ;
; decode_unit:decode_unit0|latch_address_w_reg[1] ; Merged with decode_unit:decode_unit0|latch_address_r_reg[1] ;
; decode_unit:decode_unit0|n_LB_w_reg             ; Merged with decode_unit:decode_unit0|latch_address_r_reg[0] ;
; decode_unit:decode_unit0|latch_address_w_reg[0] ; Merged with decode_unit:decode_unit0|latch_address_r_reg[0] ;
; decode_unit:decode_unit0|PC_I_field_reg[0]      ; Merged with decode_unit:decode_unit0|alu_I_field_reg[0]     ;
; decode_unit:decode_unit0|PC_I_field_reg[1]      ; Merged with decode_unit:decode_unit0|alu_I_field_reg[1]     ;
; decode_unit:decode_unit0|PC_I_field_reg[2]      ; Merged with decode_unit:decode_unit0|alu_I_field_reg[2]     ;
; decode_unit:decode_unit0|PC_I_field_reg[3]      ; Merged with decode_unit:decode_unit0|alu_I_field_reg[3]     ;
; decode_unit:decode_unit0|PC_I_field_reg[4]      ; Merged with decode_unit:decode_unit0|alu_I_field_reg[4]     ;
; decode_unit:decode_unit0|alu_op_reg[2]          ; Merged with decode_unit:decode_unit0|alu_mux_reg            ;
; decode_unit:decode_unit0|PC_I_field_reg[8]      ; Merged with decode_unit:decode_unit0|rotate_S0_reg[0]       ;
; decode_unit:decode_unit0|PC_I_field_reg[9]      ; Merged with decode_unit:decode_unit0|rotate_S0_reg[1]       ;
; decode_unit:decode_unit0|PC_I_field_reg[10]     ; Merged with decode_unit:decode_unit0|rotate_S0_reg[2]       ;
; decode_unit:decode_unit0|n_LB_r_reg             ; Merged with decode_unit:decode_unit0|n_RB_r_reg             ;
; decode_unit:decode_unit0|PC_I_field_reg[11]     ; Merged with decode_unit:decode_unit0|n_RB_r_reg             ;
; decode_unit:decode_unit0|PC_I_field_reg[12]     ; Merged with decode_unit:decode_unit0|long_I_reg             ;
; latch_address_w1[0]                             ; Merged with latch_address_r1[0]                             ;
; latch_address_w1[1]                             ; Merged with latch_address_r1[1]                             ;
; latch_address_w2[0]                             ; Merged with latch_address_r2[0]                             ;
; latch_address_w2[1]                             ; Merged with latch_address_r2[1]                             ;
; latch_address_r3[0]                             ; Merged with latch_address_w3[0]                             ;
; latch_address_r3[1]                             ; Merged with latch_address_w3[1]                             ;
; latch_address_w4[0]                             ; Merged with latch_address_r4[0]                             ;
; latch_address_w4[1]                             ; Merged with latch_address_r4[1]                             ;
; alu_op1[2]                                      ; Merged with alu_mux1                                        ;
; alu_op2[2]                                      ; Merged with alu_mux2                                        ;
; alu_op3[2]                                      ; Merged with alu_mux3                                        ;
; reg_file:reg_file0|rfile__dual~32               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~34               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~36               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~38               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~40               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~42               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~44               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~46               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~48               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~50               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~52               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~54               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~56               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~58               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~60               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~62               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~64               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~66               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~68               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~70               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~72               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~74               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~76               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~78               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~80               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~82               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~84               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~86               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~88               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~90               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~92               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~94               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~96               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~98               ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~100              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~102              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~104              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~106              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~108              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~110              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~112              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~114              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~116              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~118              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~120              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~122              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~124              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~126              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~128              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~130              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~132              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~134              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~136              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~138              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~140              ; Lost fanout                                                 ;
; reg_file:reg_file0|rfile__dual~142              ; Lost fanout                                                 ;
; decode_unit:decode_unit0|n_RB_w_reg             ; Merged with decode_unit:decode_unit0|latch_address_r_reg[0] ;
; reg_file:reg_file0|rfile~16                     ; Merged with reg_file:reg_file0|rfile__dual~16               ;
; reg_file:reg_file0|rfile~30                     ; Merged with reg_file:reg_file0|rfile__dual~30               ;
; reg_file:reg_file0|rfile~28                     ; Merged with reg_file:reg_file0|rfile__dual~28               ;
; reg_file:reg_file0|rfile~26                     ; Merged with reg_file:reg_file0|rfile__dual~26               ;
; reg_file:reg_file0|rfile~24                     ; Merged with reg_file:reg_file0|rfile__dual~24               ;
; reg_file:reg_file0|rfile~22                     ; Merged with reg_file:reg_file0|rfile__dual~22               ;
; reg_file:reg_file0|rfile~20                     ; Merged with reg_file:reg_file0|rfile__dual~20               ;
; reg_file:reg_file0|rfile~18                     ; Merged with reg_file:reg_file0|rfile__dual~18               ;
; n_RB_r1                                         ; Merged with n_LB_r1                                         ;
; n_RB_w1                                         ; Merged with n_LB_w1                                         ;
; n_RB_r2                                         ; Merged with n_LB_r2                                         ;
; n_RB_w2                                         ; Merged with n_LB_w2                                         ;
; n_RB_r3                                         ; Merged with n_LB_r3                                         ;
; n_RB_w3                                         ; Merged with n_LB_w3                                         ;
; n_RB_r4                                         ; Merged with n_LB_r4                                         ;
; n_RB_r5                                         ; Merged with n_LB_r5                                         ;
; n_RB_r6                                         ; Merged with n_LB_r6                                         ;
; n_RB_w4                                         ; Merged with n_LB_w4                                         ;
; n_LB_w5                                         ; Merged with n_RB_w5                                         ;
; n_RB_w6                                         ; Merged with n_LB_w6                                         ;
; Total Number of Removed Registers = 109         ;                                                             ;
+-------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 491   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 203   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 82 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; Yes        ; |N8X300|latch_wren2                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |N8X300|decode_unit:decode_unit0|regf_w_reg[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |N8X300|decode_unit:decode_unit0|rotate_R_reg[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |N8X300|decode_unit:decode_unit0|JMP             ;
; 4:1                ; 41 bits   ; 82 LEs        ; 41 LEs               ; 41 LEs                 ; Yes        ; |N8X300|merge_D01[1]                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |N8X300|shift_merge:shift_merge0|merge_reg[0]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |N8X300|decode_unit:decode_unit0|WC_reg          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |N8X300|ALU:ALU0|alu_reg[6]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |N8X300|decode_unit:decode_unit0|I_reg[7]        ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |N8X300|PC:PC0|A_reg[7]                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |N8X300|PC:PC0|PC_reg[7]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |N8X300|right_rotate:right_rotate0|selected[7]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 2                    ; Untyped                      ;
; NUMWORDS_A                         ; 4                    ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Untyped                      ;
; WIDTHAD_B                          ; 2                    ; Untyped                      ;
; NUMWORDS_B                         ; 4                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_vii1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Oct 01 17:35:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8X300_gen2 -c 8X300
Info: Found 10 design units, including 10 entities, in source file toplevel.v
    Info: Found entity 1: N8X300
    Info: Found entity 2: right_rotate
    Info: Found entity 3: mask_unit
    Info: Found entity 4: ALU
    Info: Found entity 5: IO_latch
    Info: Found entity 6: shift_merge
    Info: Found entity 7: reg_file
    Info: Found entity 8: decode_unit
    Info: Found entity 9: PC
    Info: Found entity 10: hazard_unit
Info: Found 1 design units, including 1 entities, in source file testbench.v
    Info: Found entity 1: Testbench
Info: Found 2 design units, including 2 entities, in source file ROM.v
    Info: Found entity 1: ROM_high
    Info: Found entity 2: ROM_low
Info: Found 2 design units, including 2 entities, in source file IO.v
    Info: Found entity 1: IO_mod
    Info: Found entity 2: testmem
Info: Elaborating entity "N8X300" for the top level hierarchy
Info: Elaborating entity "IO_latch" for hierarchy "IO_latch:IO_latch0"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 2
        Info: Parameter NUMWORDS_A set to 4
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 2
        Info: Parameter NUMWORDS_B set to 4
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborating entity "altsyncram" for hierarchy "IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1"
Info: Elaborated megafunction instantiation "IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1"
Info: Instantiated megafunction "IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "2"
    Info: Parameter "NUMWORDS_A" = "4"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "2"
    Info: Parameter "NUMWORDS_B" = "4"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vii1.tdf
    Info: Found entity 1: altsyncram_vii1
Info: Elaborating entity "altsyncram_vii1" for hierarchy "IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated"
Info: Elaborating entity "reg_file" for hierarchy "reg_file:reg_file0"
Info: Elaborating entity "right_rotate" for hierarchy "right_rotate:right_rotate0"
Info: Elaborating entity "mask_unit" for hierarchy "mask_unit:mask0"
Info: Elaborating entity "ALU" for hierarchy "ALU:ALU0"
Info: Elaborating entity "shift_merge" for hierarchy "shift_merge:shift_merge0"
Info: Elaborating entity "PC" for hierarchy "PC:PC0"
Info: Elaborating entity "decode_unit" for hierarchy "decode_unit:decode_unit0"
Info: Elaborating entity "hazard_unit" for hierarchy "hazard_unit:hazard_unit0"
Info: Found 2 instances of uninferred RAM logic
    Info: RAM logic "reg_file:reg_file0|rfile__dual" is uninferred due to inappropriate RAM size
    Info: RAM logic "reg_file:reg_file0|rfile" is uninferred due to inappropriate RAM size
Info: 56 registers lost all their fanouts during netlist optimizations. The first 56 are displayed below.
    Info: Register "reg_file:reg_file0|rfile__dual~32" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~34" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~36" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~38" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~40" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~42" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~44" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~46" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~48" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~50" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~52" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~54" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~56" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~58" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~60" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~62" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~64" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~66" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~68" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~70" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~72" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~74" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~76" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~78" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~80" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~82" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~84" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~86" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~88" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~90" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~92" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~94" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~96" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~98" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~100" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~102" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~104" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~106" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~108" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~110" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~112" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~114" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~116" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~118" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~120" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~122" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~124" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~126" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~128" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~130" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~132" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~134" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~136" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~138" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~140" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file0|rfile__dual~142" lost all its fanouts during netlist optimizations.
Info: Implemented 901 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 27 output pins
    Info: Implemented 839 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Thu Oct 01 17:35:36 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


