#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb  7 21:57:23 2021
# Process ID: 26960
# Current directory: C:/Users/George/Edge-Detection/test-config_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30592 C:\Users\George\Edge-Detection\test-config_vga\test-config_vga.xpr
# Log file: C:/Users/George/Edge-Detection/test-config_vga/vivado.log
# Journal file: C:/Users/George/Edge-Detection/test-config_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/George/OneDrive/School/Classes/ETE 4451 FPGAs/Lab 1/test-config_vga' since last save.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/BRAM_1_FIFO.bd'; using path 'C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/BRAM_1_FIFO.bd' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v'; using path 'C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v'; using path 'C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v'; using path 'C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v'; using path 'C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v'; using path 'C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v'; using path 'C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v'; using path 'C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v'; using path 'C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v' instead.
WARNING: [Project 1-312] File not found as 'C:/../../Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v'; using path 'C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 882.980 ; gain = 202.824
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOC_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:75]
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOD_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol frame_done, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:62]
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:77]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'frame_done' on this module [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.141 ; gain = 4.289
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOC_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:75]
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOD_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
"xvhdl --incr --relax -prj test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/xsim.dir/test_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/xsim.dir/test_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb  7 22:03:26 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  7 22:03:26 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -protoinst "protoinst_files/BRAM_1_FIFO.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.637 ; gain = 0.000
file mkdir C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v w ]
add_files -fileset sim_1 C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
"xvhdl --incr --relax -prj test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -protoinst "protoinst_files/BRAM_1_FIFO.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1001.637 ; gain = 0.000
update_compile_order -fileset sim_1
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/xsim.dir/test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/xsim.dir/test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb  7 22:24:23 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  7 22:24:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.637 ; gain = 0.000
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.637 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOC_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:75]
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOD_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.637 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {C:/Users/George/Edge-Detection/test-config_vga/test_top_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/George/Edge-Detection/test-config_vga/test_top_behav.wcfg
set_property xsim.view C:/Users/George/Edge-Detection/test-config_vga/test_top_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOC_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:75]
INFO: [VRFC 10-2458] undeclared symbol SCCB_SIOD_oe, assumed default net type wire [C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_tb_behav -key {Behavioral:sim_1:Functional:test_tb} -tclbatch {test_tb.tcl} -protoinst "protoinst_files/BRAM_1_FIFO.protoinst" -view {C:/Users/George/Edge-Detection/test-config_vga/test_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/George/Edge-Detection/test-config_vga/test_top_behav.wcfg
WARNING: Simulation object /test_top/clk was not found in the design.
WARNING: Simulation object /test_top/reset_n was not found in the design.
WARNING: Simulation object /test_top/start_button was not found in the design.
WARNING: Simulation object /test_top/sioc was not found in the design.
WARNING: Simulation object /test_top/siod was not found in the design.
WARNING: Simulation object /test_top/pclk was not found in the design.
WARNING: Simulation object /test_top/href was not found in the design.
WARNING: Simulation object /test_top/vsync was not found in the design.
WARNING: Simulation object /test_top/camera_dout was not found in the design.
source test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1008.594 ; gain = 0.691
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.715 ; gain = 0.996
run 3 us
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.332 ; gain = 0.000
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.660 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.289 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.289 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1015.563 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.313 ; gain = 0.316
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
"xvhdl --incr --relax -prj test_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim'
"xelab -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'configure_start' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:57]
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_1_FIFO.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 22:39:48 2021...
