<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="in" LoopLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" LoopName="mem_rd" ParentFunc="load_input(unsigned int*, hls::stream&lt;unsigned int, 0&gt;&amp;, int)" Length="variable" Direction="read" AccessID="inseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:46:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem0" VarName="out" LoopLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" LoopName="mem_wr" ParentFunc="store_result(unsigned int*, hls::stream&lt;unsigned int, 0&gt;&amp;, int)" Length="variable" Direction="write" AccessID="outseq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:64:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem0" VarName="in" LoopLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" LoopName="mem_rd" ParentFunc="load_input(unsigned int*, hls::stream&lt;unsigned int, 0&gt;&amp;, int)" OrigID="inseq" OrigAccess-DebugLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem0" VarName="out" LoopLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" LoopName="mem_wr" ParentFunc="store_result(unsigned int*, hls::stream&lt;unsigned int, 0&gt;&amp;, int)" OrigID="outseq" OrigAccess-DebugLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'mem_rd' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5" LoopName="mem_rd" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'mem_wr' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5" LoopName="mem_wr" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

