-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\wickh\Documents\NIH\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_convert_to_sampling_rate.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DSBF_convert_to_sampling_rate
-- Source Path: DSBF/dataplane/Avalon Data Processing/convert to sampling rate
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.DSBF_dataplane_pkg.ALL;

ENTITY DSBF_convert_to_sampling_rate IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_1                      :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        data_in                           :   IN    vector_of_std_logic_vector24(0 TO 15);  -- sfix24_En23 [16]
        delays_in                         :   IN    vector_of_std_logic_vector12(0 TO 15);  -- sfix12_En6 [16]
        data_out                          :   OUT   vector_of_std_logic_vector24(0 TO 15);  -- sfix24_En23 [16]
        delays_out                        :   OUT   vector_of_std_logic_vector12(0 TO 15)  -- sfix12_En6 [16]
        );
END DSBF_convert_to_sampling_rate;


ARCHITECTURE rtl OF DSBF_convert_to_sampling_rate IS

  -- Signals
  SIGNAL data_in_signed                   : vector_of_signed24(0 TO 15);  -- sfix24_En23 [16]
  SIGNAL Rate_Transition1_out1            : vector_of_signed24(0 TO 15);  -- sfix24_En23 [16]
  SIGNAL Rate_Transition1_out1_1          : vector_of_signed24(0 TO 15);  -- sfix24_En23 [16]
  SIGNAL delays_in_signed                 : vector_of_signed12(0 TO 15);  -- sfix12_En6 [16]
  SIGNAL Rate_Transition2_out1            : vector_of_signed12(0 TO 15);  -- sfix12_En6 [16]
  SIGNAL Rate_Transition2_out1_1          : vector_of_signed12(0 TO 15);  -- sfix12_En6 [16]

BEGIN
  outputgen3: FOR k IN 0 TO 15 GENERATE
    data_in_signed(k) <= signed(data_in(k));
  END GENERATE;

  Rate_Transition1_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition1_out1 <= (OTHERS => to_signed(16#000000#, 24));
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_1 = '1' THEN
        Rate_Transition1_out1 <= data_in_signed;
      END IF;
    END IF;
  END PROCESS Rate_Transition1_output_process;


  PipelineRegister_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition1_out1_1 <= (OTHERS => to_signed(16#000000#, 24));
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition1_out1_1 <= Rate_Transition1_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  outputgen2: FOR k IN 0 TO 15 GENERATE
    data_out(k) <= std_logic_vector(Rate_Transition1_out1_1(k));
  END GENERATE;

  outputgen1: FOR k IN 0 TO 15 GENERATE
    delays_in_signed(k) <= signed(delays_in(k));
  END GENERATE;

  Rate_Transition2_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition2_out1 <= (OTHERS => to_signed(16#000#, 12));
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_1 = '1' THEN
        Rate_Transition2_out1 <= delays_in_signed;
      END IF;
    END IF;
  END PROCESS Rate_Transition2_output_process;


  PipelineRegister1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition2_out1_1 <= (OTHERS => to_signed(16#000#, 12));
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition2_out1_1 <= Rate_Transition2_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister1_process;


  outputgen: FOR k IN 0 TO 15 GENERATE
    delays_out(k) <= std_logic_vector(Rate_Transition2_out1_1(k));
  END GENERATE;

END rtl;

