(function() {var implementors = {};
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; !Send for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Send for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["cortex_m"] = [{"text":"impl Send for Delay","synthetic":true,"types":[]},{"text":"impl&lt;T:&nbsp;?Sized&gt; Send for Aligned&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for CsselrCacheType","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Comparator","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Stim","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Exception","synthetic":true,"types":[]},{"text":"impl Send for VectActive","synthetic":true,"types":[]},{"text":"impl Send for SystemHandler","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for SystClkSource","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Control","synthetic":true,"types":[]},{"text":"impl Send for Npriv","synthetic":true,"types":[]},{"text":"impl Send for Spsel","synthetic":true,"types":[]},{"text":"impl Send for Fpca","synthetic":true,"types":[]},{"text":"impl Send for Faultmask","synthetic":true,"types":[]},{"text":"impl Send for Primask","synthetic":true,"types":[]},{"text":"impl Send for CBP","synthetic":false,"types":[]},{"text":"impl Send for CPUID","synthetic":false,"types":[]},{"text":"impl Send for DCB","synthetic":false,"types":[]},{"text":"impl Send for DWT","synthetic":false,"types":[]},{"text":"impl Send for FPB","synthetic":false,"types":[]},{"text":"impl Send for FPU","synthetic":false,"types":[]},{"text":"impl Send for ICB","synthetic":false,"types":[]},{"text":"impl Send for ITM","synthetic":false,"types":[]},{"text":"impl Send for MPU","synthetic":false,"types":[]},{"text":"impl Send for NVIC","synthetic":false,"types":[]},{"text":"impl Send for SAU","synthetic":false,"types":[]},{"text":"impl Send for SCB","synthetic":false,"types":[]},{"text":"impl Send for SYST","synthetic":false,"types":[]},{"text":"impl Send for TPIU","synthetic":false,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;T&gt; Send for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Polarity","synthetic":true,"types":[]},{"text":"impl Send for Phase","synthetic":true,"types":[]},{"text":"impl Send for Mode","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Send for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["rp2040_pac"] = [{"text":"impl Send for Cs","synthetic":true,"types":[]},{"text":"impl Send for Inte","synthetic":true,"types":[]},{"text":"impl Send for Ints","synthetic":true,"types":[]},{"text":"impl Send for Intf","synthetic":true,"types":[]},{"text":"impl Send for Fcs","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for Result","synthetic":true,"types":[]},{"text":"impl Send for Div","synthetic":true,"types":[]},{"text":"impl Send for Fifo","synthetic":true,"types":[]},{"text":"impl Send for Perfsel1","synthetic":true,"types":[]},{"text":"impl Send for Perfsel3","synthetic":true,"types":[]},{"text":"impl Send for Perfctr3","synthetic":true,"types":[]},{"text":"impl Send for Perfsel2","synthetic":true,"types":[]},{"text":"impl Send for Perfctr2","synthetic":true,"types":[]},{"text":"impl Send for Perfctr0","synthetic":true,"types":[]},{"text":"impl Send for Perfctr1","synthetic":true,"types":[]},{"text":"impl Send for Perfsel0","synthetic":true,"types":[]},{"text":"impl Send for BusPriorityAck","synthetic":true,"types":[]},{"text":"impl Send for BusPriority","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout0Div","synthetic":true,"types":[]},{"text":"impl Send for ClkRefDiv","synthetic":true,"types":[]},{"text":"impl Send for ClkAdcCtrl","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for ClkSysResusStatus","synthetic":true,"types":[]},{"text":"impl Send for WakeEn0","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout3Ctrl","synthetic":true,"types":[]},{"text":"impl Send for ClkAdcDiv","synthetic":true,"types":[]},{"text":"impl Send for ClkSysDiv","synthetic":true,"types":[]},{"text":"impl Send for Fc0Interval","synthetic":true,"types":[]},{"text":"impl Send for ClkSysResusCtrl","synthetic":true,"types":[]},{"text":"impl Send for SleepEn0","synthetic":true,"types":[]},{"text":"impl Send for ClkPeriCtrl","synthetic":true,"types":[]},{"text":"impl Send for ClkSysCtrl","synthetic":true,"types":[]},{"text":"impl Send for ClkRtcCtrl","synthetic":true,"types":[]},{"text":"impl Send for Enabled1","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout3Div","synthetic":true,"types":[]},{"text":"impl Send for WakeEn1","synthetic":true,"types":[]},{"text":"impl Send for ClkRefCtrl","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout1Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Fc0Status","synthetic":true,"types":[]},{"text":"impl Send for Fc0MinKhz","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout0Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Ints","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout1Div","synthetic":true,"types":[]},{"text":"impl Send for Enabled0","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout2Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Fc0Result","synthetic":true,"types":[]},{"text":"impl Send for Fc0Src","synthetic":true,"types":[]},{"text":"impl Send for Fc0Delay","synthetic":true,"types":[]},{"text":"impl Send for ClkRtcDiv","synthetic":true,"types":[]},{"text":"impl Send for ClkUsbDiv","synthetic":true,"types":[]},{"text":"impl Send for Inte","synthetic":true,"types":[]},{"text":"impl Send for Fc0RefKhz","synthetic":true,"types":[]},{"text":"impl Send for Fc0MaxKhz","synthetic":true,"types":[]},{"text":"impl Send for Intf","synthetic":true,"types":[]},{"text":"impl Send for SleepEn1","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout2Div","synthetic":true,"types":[]},{"text":"impl Send for ClkUsbCtrl","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout2CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout0CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout1CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkPeriCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkSysCtrlSrc","synthetic":true,"types":[]},{"text":"impl Send for ClkAdcCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkRefCtrlSrc","synthetic":true,"types":[]},{"text":"impl Send for ClkGpout3CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkRefCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkSysCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for ClkUsbCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for Fc0SrcFc0Src","synthetic":true,"types":[]},{"text":"impl Send for ClkRtcCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Send for Ch8DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ch10DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ch11CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for NChannels","synthetic":true,"types":[]},{"text":"impl Send for Ch3DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Intf1","synthetic":true,"types":[]},{"text":"impl Send for Ch1DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ints0","synthetic":true,"types":[]},{"text":"impl Send for Ch2DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ch1CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for ChanAbort","synthetic":true,"types":[]},{"text":"impl Send for Ch0CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch4DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ch7CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Inte0","synthetic":true,"types":[]},{"text":"impl Send for Ch9DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for FifoLevels","synthetic":true,"types":[]},{"text":"impl Send for Ch10CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch6CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch3CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch5CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch9CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch5DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Timer1","synthetic":true,"types":[]},{"text":"impl Send for Ch11DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ch2CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Ch0DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Timer0","synthetic":true,"types":[]},{"text":"impl Send for Intf0","synthetic":true,"types":[]},{"text":"impl Send for Ch6DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ch8CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Inte1","synthetic":true,"types":[]},{"text":"impl Send for Ch7DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Send for Ints1","synthetic":true,"types":[]},{"text":"impl Send for SniffCtrl","synthetic":true,"types":[]},{"text":"impl Send for Ch4CtrlTrig","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for MultiChanTrigger","synthetic":true,"types":[]},{"text":"impl Send for DataSize","synthetic":true,"types":[]},{"text":"impl Send for SniffCtrlCalc","synthetic":true,"types":[]},{"text":"impl Send for TreqSel","synthetic":true,"types":[]},{"text":"impl Send for RW","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for IcAckGeneralCall","synthetic":true,"types":[]},{"text":"impl Send for IcSdaSetup","synthetic":true,"types":[]},{"text":"impl Send for IcStatus","synthetic":true,"types":[]},{"text":"impl Send for IcSar","synthetic":true,"types":[]},{"text":"impl Send for IcDmaTdlr","synthetic":true,"types":[]},{"text":"impl Send for IcClrIntr","synthetic":true,"types":[]},{"text":"impl Send for IcCon","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSource","synthetic":true,"types":[]},{"text":"impl Send for IcEnableStatus","synthetic":true,"types":[]},{"text":"impl Send for IcTxflr","synthetic":true,"types":[]},{"text":"impl Send for IcClrRxDone","synthetic":true,"types":[]},{"text":"impl Send for IcRxflr","synthetic":true,"types":[]},{"text":"impl Send for IcClrRxUnder","synthetic":true,"types":[]},{"text":"impl Send for IcClrTxAbrt","synthetic":true,"types":[]},{"text":"impl Send for IcDmaCr","synthetic":true,"types":[]},{"text":"impl Send for IcEnable","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStat","synthetic":true,"types":[]},{"text":"impl Send for IcDmaRdlr","synthetic":true,"types":[]},{"text":"impl Send for IcCompType","synthetic":true,"types":[]},{"text":"impl Send for IcClrStopDet","synthetic":true,"types":[]},{"text":"impl Send for IcClrStartDet","synthetic":true,"types":[]},{"text":"impl Send for IcClrRestartDet","synthetic":true,"types":[]},{"text":"impl Send for IcFsSclHcnt","synthetic":true,"types":[]},{"text":"impl Send for IcClrRxOver","synthetic":true,"types":[]},{"text":"impl Send for IcSsSclLcnt","synthetic":true,"types":[]},{"text":"impl Send for IcFsSpklen","synthetic":true,"types":[]},{"text":"impl Send for IcDataCmd","synthetic":true,"types":[]},{"text":"impl Send for IcTxTl","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStat","synthetic":true,"types":[]},{"text":"impl Send for IcTar","synthetic":true,"types":[]},{"text":"impl Send for IcSlvDataNackOnly","synthetic":true,"types":[]},{"text":"impl Send for IcSsSclHcnt","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMask","synthetic":true,"types":[]},{"text":"impl Send for IcClrRdReq","synthetic":true,"types":[]},{"text":"impl Send for IcCompVersion","synthetic":true,"types":[]},{"text":"impl Send for IcFsSclLcnt","synthetic":true,"types":[]},{"text":"impl Send for IcClrGenCall","synthetic":true,"types":[]},{"text":"impl Send for IcSdaHold","synthetic":true,"types":[]},{"text":"impl Send for IcRxTl","synthetic":true,"types":[]},{"text":"impl Send for IcCompParam1","synthetic":true,"types":[]},{"text":"impl Send for IcClrActivity","synthetic":true,"types":[]},{"text":"impl Send for IcClrTxOver","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRStartDet","synthetic":true,"types":[]},{"text":"impl Send for IcConIc10bitaddrMaster","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatRxFull","synthetic":true,"types":[]},{"text":"impl Send for IcAckGeneralCallAckGenCall","synthetic":true,"types":[]},{"text":"impl Send for IcStatusRfne","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMGenCall","synthetic":true,"types":[]},{"text":"impl Send for IcConIcRestartEn","synthetic":true,"types":[]},{"text":"impl Send for IcDataCmdCmd","synthetic":true,"types":[]},{"text":"impl Send for IcEnableStatusSlvDisabledWhileBusy","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtSlvArblost","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtSbyteAckdet","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRActivity","synthetic":true,"types":[]},{"text":"impl Send for IcTarSpecial","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtHsAckdet","synthetic":true,"types":[]},{"text":"impl Send for IcEnableTxCmdBlock","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatRestartDet","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatActivity","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtSlvflushTxfifo","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrt10bRdNorstrt","synthetic":true,"types":[]},{"text":"impl Send for IcConTxEmptyCtrl","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRGenCall","synthetic":true,"types":[]},{"text":"impl Send for IcDmaCrTdmae","synthetic":true,"types":[]},{"text":"impl Send for IcDmaCrRdmae","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatTxEmpty","synthetic":true,"types":[]},{"text":"impl Send for IcConMasterMode","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrt10addr2Noack","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRTxEmpty","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMRxOver","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtMasterDis","synthetic":true,"types":[]},{"text":"impl Send for IcStatusMstActivity","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMRxDone","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtSlvrdIntx","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRRxUnder","synthetic":true,"types":[]},{"text":"impl Send for IcEnableAbort","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRRestartDet","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRRxDone","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrt7bAddrNoack","synthetic":true,"types":[]},{"text":"impl Send for IcStatusRff","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMTxAbrt","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRTxAbrt","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMRxUnder","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatStopDet","synthetic":true,"types":[]},{"text":"impl Send for IcEnableStatusSlvRxDataLost","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtGcallRead","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMTxEmpty","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtSbyteNorstrt","synthetic":true,"types":[]},{"text":"impl Send for IcEnableEnable","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtUserAbrt","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMRdReq","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMRestartDet","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatRdReq","synthetic":true,"types":[]},{"text":"impl Send for IcTarGcOrStart","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMMasterOnHoldReadOnly","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtHsNorstrt","synthetic":true,"types":[]},{"text":"impl Send for IcStatusActivity","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtGcallNoack","synthetic":true,"types":[]},{"text":"impl Send for IcConStopDetIfaddressed","synthetic":true,"types":[]},{"text":"impl Send for IcStatusTfe","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatRxOver","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRTxOver","synthetic":true,"types":[]},{"text":"impl Send for IcStatusSlvActivity","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatStartDet","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatTxAbrt","synthetic":true,"types":[]},{"text":"impl Send for IcDataCmdRestart","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceArbLost","synthetic":true,"types":[]},{"text":"impl Send for IcStatusTfnf","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRMasterOnHold","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatRxDone","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatRxUnder","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrtTxdataNoack","synthetic":true,"types":[]},{"text":"impl Send for IcSlvDataNackOnlyNack","synthetic":true,"types":[]},{"text":"impl Send for IcConSpeed","synthetic":true,"types":[]},{"text":"impl Send for IcDataCmdFirstDataByte","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRStopDet","synthetic":true,"types":[]},{"text":"impl Send for IcEnableStatusIcEn","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRRdReq","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRRxFull","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMStartDet","synthetic":true,"types":[]},{"text":"impl Send for IcConRxFifoFullHldCtrl","synthetic":true,"types":[]},{"text":"impl Send for IcConIc10bitaddrSlave","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMStopDet","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMActivity","synthetic":true,"types":[]},{"text":"impl Send for IcDataCmdStop","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMTxOver","synthetic":true,"types":[]},{"text":"impl Send for IcIntrMaskMRxFull","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatGenCall","synthetic":true,"types":[]},{"text":"impl Send for IcTxAbrtSourceAbrt10addr1Noack","synthetic":true,"types":[]},{"text":"impl Send for IcConIcSlaveDisable","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatMasterOnHold","synthetic":true,"types":[]},{"text":"impl Send for IcRawIntrStatTxOver","synthetic":true,"types":[]},{"text":"impl Send for IcIntrStatRRxOver","synthetic":true,"types":[]},{"text":"impl Send for Irqover","synthetic":true,"types":[]},{"text":"impl Send for Outover","synthetic":true,"types":[]},{"text":"impl Send for Oeover","synthetic":true,"types":[]},{"text":"impl Send for Inover","synthetic":true,"types":[]},{"text":"impl Send for Gpio28Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio23Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio15Status","synthetic":true,"types":[]},{"text":"impl Send for Proc0Ints3","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeIntf1","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInts3","synthetic":true,"types":[]},{"text":"impl Send for Proc0Ints2","synthetic":true,"types":[]},{"text":"impl Send for Gpio2Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio7Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio22Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio21Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio22Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio29Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc0Inte3","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInte0","synthetic":true,"types":[]},{"text":"impl Send for Gpio10Status","synthetic":true,"types":[]},{"text":"impl Send for Proc1Intf0","synthetic":true,"types":[]},{"text":"impl Send for Gpio16Status","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInte1","synthetic":true,"types":[]},{"text":"impl Send for Gpio26Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc1Ints2","synthetic":true,"types":[]},{"text":"impl Send for Proc1Inte1","synthetic":true,"types":[]},{"text":"impl Send for Proc1Inte2","synthetic":true,"types":[]},{"text":"impl Send for Proc0Inte2","synthetic":true,"types":[]},{"text":"impl Send for Gpio18Ctrl","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInte3","synthetic":true,"types":[]},{"text":"impl Send for Gpio8Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio24Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc1Intf3","synthetic":true,"types":[]},{"text":"impl Send for Gpio5Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio0Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio1Status","synthetic":true,"types":[]},{"text":"impl Send for Proc1Ints1","synthetic":true,"types":[]},{"text":"impl Send for Proc1Ints0","synthetic":true,"types":[]},{"text":"impl Send for Intr1","synthetic":true,"types":[]},{"text":"impl Send for Gpio12Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc0Ints1","synthetic":true,"types":[]},{"text":"impl Send for Gpio3Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio13Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio15Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio14Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio8Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc0Ints0","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeIntf0","synthetic":true,"types":[]},{"text":"impl Send for Gpio19Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio24Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio5Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio23Ctrl","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeIntf2","synthetic":true,"types":[]},{"text":"impl Send for Gpio9Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc1Inte0","synthetic":true,"types":[]},{"text":"impl Send for Gpio29Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio2Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio17Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Intr2","synthetic":true,"types":[]},{"text":"impl Send for Proc0Intf2","synthetic":true,"types":[]},{"text":"impl Send for Gpio17Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio10Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Intr3","synthetic":true,"types":[]},{"text":"impl Send for Gpio20Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc1Inte3","synthetic":true,"types":[]},{"text":"impl Send for Gpio18Status","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInts2","synthetic":true,"types":[]},{"text":"impl Send for Proc1Ints3","synthetic":true,"types":[]},{"text":"impl Send for Gpio27Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio21Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio4Status","synthetic":true,"types":[]},{"text":"impl Send for Proc0Intf0","synthetic":true,"types":[]},{"text":"impl Send for Gpio28Ctrl","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInte2","synthetic":true,"types":[]},{"text":"impl Send for Gpio11Status","synthetic":true,"types":[]},{"text":"impl Send for Proc0Inte0","synthetic":true,"types":[]},{"text":"impl Send for Intr0","synthetic":true,"types":[]},{"text":"impl Send for Gpio12Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio11Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc1Intf1","synthetic":true,"types":[]},{"text":"impl Send for Proc0Intf1","synthetic":true,"types":[]},{"text":"impl Send for Gpio6Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Proc1Intf2","synthetic":true,"types":[]},{"text":"impl Send for Gpio16Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio20Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio3Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio1Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio25Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio14Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio27Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio6Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio26Status","synthetic":true,"types":[]},{"text":"impl Send for Proc0Intf3","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInts1","synthetic":true,"types":[]},{"text":"impl Send for Gpio9Status","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInts0","synthetic":true,"types":[]},{"text":"impl Send for Proc0Inte1","synthetic":true,"types":[]},{"text":"impl Send for Gpio7Status","synthetic":true,"types":[]},{"text":"impl Send for Gpio13Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio19Ctrl","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeIntf3","synthetic":true,"types":[]},{"text":"impl Send for Gpio25Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio4Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio0Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Gpio10CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio25CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio9CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio28CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio29CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio17CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio7CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio5CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio13CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio24CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio27CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio11CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio14CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio4CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio16CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio8CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio2CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio22CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio0CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio23CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio12CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio20CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio19CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio6CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio26CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio15CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio18CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio1CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio21CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Gpio3CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSclkCtrl","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSclkStatus","synthetic":true,"types":[]},{"text":"impl Send for Proc1Ints","synthetic":true,"types":[]},{"text":"impl Send for Proc0Ints","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSsStatus","synthetic":true,"types":[]},{"text":"impl Send for Proc0Inte","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd3Ctrl","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd1Ctrl","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSsCtrl","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd3Status","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd2Ctrl","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd2Status","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd0Ctrl","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd1Status","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd0Status","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeIntf","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInts","synthetic":true,"types":[]},{"text":"impl Send for Proc1Intf","synthetic":true,"types":[]},{"text":"impl Send for Proc0Intf","synthetic":true,"types":[]},{"text":"impl Send for DormantWakeInte","synthetic":true,"types":[]},{"text":"impl Send for Proc1Inte","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSclkCtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd2CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd3CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSsCtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd1CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd0CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Send for Drive","synthetic":true,"types":[]},{"text":"impl Send for VoltageSelect","synthetic":true,"types":[]},{"text":"impl Send for Gpio28","synthetic":true,"types":[]},{"text":"impl Send for Gpio27","synthetic":true,"types":[]},{"text":"impl Send for Gpio16","synthetic":true,"types":[]},{"text":"impl Send for Gpio20","synthetic":true,"types":[]},{"text":"impl Send for Gpio19","synthetic":true,"types":[]},{"text":"impl Send for Gpio22","synthetic":true,"types":[]},{"text":"impl Send for Gpio29","synthetic":true,"types":[]},{"text":"impl Send for Gpio11","synthetic":true,"types":[]},{"text":"impl Send for Gpio25","synthetic":true,"types":[]},{"text":"impl Send for Gpio10","synthetic":true,"types":[]},{"text":"impl Send for Gpio6","synthetic":true,"types":[]},{"text":"impl Send for Gpio18","synthetic":true,"types":[]},{"text":"impl Send for VoltageSelect","synthetic":true,"types":[]},{"text":"impl Send for Gpio0","synthetic":true,"types":[]},{"text":"impl Send for Gpio15","synthetic":true,"types":[]},{"text":"impl Send for Gpio13","synthetic":true,"types":[]},{"text":"impl Send for Swd","synthetic":true,"types":[]},{"text":"impl Send for Gpio12","synthetic":true,"types":[]},{"text":"impl Send for Gpio5","synthetic":true,"types":[]},{"text":"impl Send for Swclk","synthetic":true,"types":[]},{"text":"impl Send for Gpio24","synthetic":true,"types":[]},{"text":"impl Send for Gpio3","synthetic":true,"types":[]},{"text":"impl Send for Gpio14","synthetic":true,"types":[]},{"text":"impl Send for Gpio2","synthetic":true,"types":[]},{"text":"impl Send for Gpio1","synthetic":true,"types":[]},{"text":"impl Send for Gpio26","synthetic":true,"types":[]},{"text":"impl Send for Gpio23","synthetic":true,"types":[]},{"text":"impl Send for Gpio4","synthetic":true,"types":[]},{"text":"impl Send for Gpio7","synthetic":true,"types":[]},{"text":"impl Send for Gpio9","synthetic":true,"types":[]},{"text":"impl Send for Gpio17","synthetic":true,"types":[]},{"text":"impl Send for Gpio8","synthetic":true,"types":[]},{"text":"impl Send for Gpio21","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd1","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSs","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSclk","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd2","synthetic":true,"types":[]},{"text":"impl Send for VoltageSelect","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd3","synthetic":true,"types":[]},{"text":"impl Send for GpioQspiSd0","synthetic":true,"types":[]},{"text":"impl Send for Flevel","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for DbgCfginfo","synthetic":true,"types":[]},{"text":"impl Send for Irq","synthetic":true,"types":[]},{"text":"impl Send for SmPinctrl","synthetic":true,"types":[]},{"text":"impl Send for Fdebug","synthetic":true,"types":[]},{"text":"impl Send for SmShiftctrl","synthetic":true,"types":[]},{"text":"impl Send for IrqForce","synthetic":true,"types":[]},{"text":"impl Send for SmExecctrl","synthetic":true,"types":[]},{"text":"impl Send for Fstat","synthetic":true,"types":[]},{"text":"impl Send for Ctrl","synthetic":true,"types":[]},{"text":"impl Send for SmClkdiv","synthetic":true,"types":[]},{"text":"impl Send for SmInstr","synthetic":true,"types":[]},{"text":"impl Send for SmAddr","synthetic":true,"types":[]},{"text":"impl Send for InstrMem","synthetic":true,"types":[]},{"text":"impl Send for SmExecctrlStatusSel","synthetic":true,"types":[]},{"text":"impl Send for Cs","synthetic":true,"types":[]},{"text":"impl Send for Pwr","synthetic":true,"types":[]},{"text":"impl Send for Prim","synthetic":true,"types":[]},{"text":"impl Send for FbdivInt","synthetic":true,"types":[]},{"text":"impl Send for NvicIcer","synthetic":true,"types":[]},{"text":"impl Send for MpuCtrl","synthetic":true,"types":[]},{"text":"impl Send for Ccr","synthetic":true,"types":[]},{"text":"impl Send for Cpuid","synthetic":true,"types":[]},{"text":"impl Send for Icsr","synthetic":true,"types":[]},{"text":"impl Send for SystCsr","synthetic":true,"types":[]},{"text":"impl Send for MpuType","synthetic":true,"types":[]},{"text":"impl Send for SystCvr","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr0","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr4","synthetic":true,"types":[]},{"text":"impl Send for Aircr","synthetic":true,"types":[]},{"text":"impl Send for SystCalib","synthetic":true,"types":[]},{"text":"impl Send for NvicIser","synthetic":true,"types":[]},{"text":"impl Send for Scr","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr6","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr2","synthetic":true,"types":[]},{"text":"impl Send for NvicIspr","synthetic":true,"types":[]},{"text":"impl Send for MpuRbar","synthetic":true,"types":[]},{"text":"impl Send for NvicIcpr","synthetic":true,"types":[]},{"text":"impl Send for Shcsr","synthetic":true,"types":[]},{"text":"impl Send for Shpr3","synthetic":true,"types":[]},{"text":"impl Send for Vtor","synthetic":true,"types":[]},{"text":"impl Send for SystRvr","synthetic":true,"types":[]},{"text":"impl Send for Shpr2","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr7","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr5","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr1","synthetic":true,"types":[]},{"text":"impl Send for NvicIpr3","synthetic":true,"types":[]},{"text":"impl Send for MpuRasr","synthetic":true,"types":[]},{"text":"impl Send for MpuRnr","synthetic":true,"types":[]},{"text":"impl Send for FrceOff","synthetic":true,"types":[]},{"text":"impl Send for Wdsel","synthetic":true,"types":[]},{"text":"impl Send for FrceOn","synthetic":true,"types":[]},{"text":"impl Send for Done","synthetic":true,"types":[]},{"text":"impl Send for Ch0Top","synthetic":true,"types":[]},{"text":"impl Send for Ch2Top","synthetic":true,"types":[]},{"text":"impl Send for Ch4Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch0Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch4Div","synthetic":true,"types":[]},{"text":"impl Send for Ch0Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch2Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch3Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch1Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch4Top","synthetic":true,"types":[]},{"text":"impl Send for Ch3Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch2Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch6Div","synthetic":true,"types":[]},{"text":"impl Send for Ch5Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch6Cc","synthetic":true,"types":[]},{"text":"impl Send for Ints","synthetic":true,"types":[]},{"text":"impl Send for Intf","synthetic":true,"types":[]},{"text":"impl Send for Ch1Top","synthetic":true,"types":[]},{"text":"impl Send for Ch2Div","synthetic":true,"types":[]},{"text":"impl Send for Ch4Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch3Div","synthetic":true,"types":[]},{"text":"impl Send for Ch6Top","synthetic":true,"types":[]},{"text":"impl Send for Ch1Div","synthetic":true,"types":[]},{"text":"impl Send for En","synthetic":true,"types":[]},{"text":"impl Send for Ch7Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch4Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch5Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch1Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch7Div","synthetic":true,"types":[]},{"text":"impl Send for Ch5Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch6Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch3Top","synthetic":true,"types":[]},{"text":"impl Send for Ch6Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch7Cc","synthetic":true,"types":[]},{"text":"impl Send for Ch3Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch1Csr","synthetic":true,"types":[]},{"text":"impl Send for Ch7Top","synthetic":true,"types":[]},{"text":"impl Send for Ch0Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch0Div","synthetic":true,"types":[]},{"text":"impl Send for Ch2Ctr","synthetic":true,"types":[]},{"text":"impl Send for Ch5Div","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for Ch7Csr","synthetic":true,"types":[]},{"text":"impl Send for Inte","synthetic":true,"types":[]},{"text":"impl Send for Ch5Top","synthetic":true,"types":[]},{"text":"impl Send for Divmode","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Wdsel","synthetic":true,"types":[]},{"text":"impl Send for Phase","synthetic":true,"types":[]},{"text":"impl Send for Randombit","synthetic":true,"types":[]},{"text":"impl Send for Status","synthetic":true,"types":[]},{"text":"impl Send for Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Freqb","synthetic":true,"types":[]},{"text":"impl Send for Freqa","synthetic":true,"types":[]},{"text":"impl Send for Count","synthetic":true,"types":[]},{"text":"impl Send for Div","synthetic":true,"types":[]},{"text":"impl Send for CtrlFreqRange","synthetic":true,"types":[]},{"text":"impl Send for Passwd","synthetic":true,"types":[]},{"text":"impl Send for CtrlEnable","synthetic":true,"types":[]},{"text":"impl Send for DivDiv","synthetic":true,"types":[]},{"text":"impl Send for Intf","synthetic":true,"types":[]},{"text":"impl Send for Inte","synthetic":true,"types":[]},{"text":"impl Send for Setup1","synthetic":true,"types":[]},{"text":"impl Send for Setup0","synthetic":true,"types":[]},{"text":"impl Send for ClkdivM1","synthetic":true,"types":[]},{"text":"impl Send for Rtc0","synthetic":true,"types":[]},{"text":"impl Send for IrqSetup0","synthetic":true,"types":[]},{"text":"impl Send for IrqSetup1","synthetic":true,"types":[]},{"text":"impl Send for Ints","synthetic":true,"types":[]},{"text":"impl Send for Rtc1","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Interp1CtrlLane0","synthetic":true,"types":[]},{"text":"impl Send for Interp1Accum0Add","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOut","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOutXor","synthetic":true,"types":[]},{"text":"impl Send for Interp0CtrlLane0","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOutSet","synthetic":true,"types":[]},{"text":"impl Send for GpioOe","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOutClr","synthetic":true,"types":[]},{"text":"impl Send for Interp1Accum1Add","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOe","synthetic":true,"types":[]},{"text":"impl Send for GpioHiIn","synthetic":true,"types":[]},{"text":"impl Send for GpioOeSet","synthetic":true,"types":[]},{"text":"impl Send for GpioOutSet","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOeXor","synthetic":true,"types":[]},{"text":"impl Send for GpioOutXor","synthetic":true,"types":[]},{"text":"impl Send for DivCsr","synthetic":true,"types":[]},{"text":"impl Send for GpioOeClr","synthetic":true,"types":[]},{"text":"impl Send for FifoSt","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOeSet","synthetic":true,"types":[]},{"text":"impl Send for Interp0Accum0Add","synthetic":true,"types":[]},{"text":"impl Send for Interp0Accum1Add","synthetic":true,"types":[]},{"text":"impl Send for GpioOut","synthetic":true,"types":[]},{"text":"impl Send for GpioIn","synthetic":true,"types":[]},{"text":"impl Send for GpioHiOeClr","synthetic":true,"types":[]},{"text":"impl Send for Interp0CtrlLane1","synthetic":true,"types":[]},{"text":"impl Send for GpioOeXor","synthetic":true,"types":[]},{"text":"impl Send for GpioOutClr","synthetic":true,"types":[]},{"text":"impl Send for Interp1CtrlLane1","synthetic":true,"types":[]},{"text":"impl Send for Sspperiphid0","synthetic":true,"types":[]},{"text":"impl Send for Sspsr","synthetic":true,"types":[]},{"text":"impl Send for Sspperiphid1","synthetic":true,"types":[]},{"text":"impl Send for Sspcpsr","synthetic":true,"types":[]},{"text":"impl Send for Sspcr0","synthetic":true,"types":[]},{"text":"impl Send for Sspmis","synthetic":true,"types":[]},{"text":"impl Send for Ssppcellid1","synthetic":true,"types":[]},{"text":"impl Send for Ssppcellid0","synthetic":true,"types":[]},{"text":"impl Send for Sspperiphid3","synthetic":true,"types":[]},{"text":"impl Send for Sspdr","synthetic":true,"types":[]},{"text":"impl Send for Ssppcellid2","synthetic":true,"types":[]},{"text":"impl Send for Sspris","synthetic":true,"types":[]},{"text":"impl Send for Sspcr1","synthetic":true,"types":[]},{"text":"impl Send for Ssppcellid3","synthetic":true,"types":[]},{"text":"impl Send for Sspdmacr","synthetic":true,"types":[]},{"text":"impl Send for Sspperiphid2","synthetic":true,"types":[]},{"text":"impl Send for Sspimsc","synthetic":true,"types":[]},{"text":"impl Send for Sspicr","synthetic":true,"types":[]},{"text":"impl Send for ProcInSyncBypass","synthetic":true,"types":[]},{"text":"impl Send for Mempowerdown","synthetic":true,"types":[]},{"text":"impl Send for ProcConfig","synthetic":true,"types":[]},{"text":"impl Send for Dbgforce","synthetic":true,"types":[]},{"text":"impl Send for ProcInSyncBypassHi","synthetic":true,"types":[]},{"text":"impl Send for Platform","synthetic":true,"types":[]},{"text":"impl Send for ChipId","synthetic":true,"types":[]},{"text":"impl Send for Platform","synthetic":true,"types":[]},{"text":"impl Send for Dbgpause","synthetic":true,"types":[]},{"text":"impl Send for Pause","synthetic":true,"types":[]},{"text":"impl Send for Inte","synthetic":true,"types":[]},{"text":"impl Send for Armed","synthetic":true,"types":[]},{"text":"impl Send for Ints","synthetic":true,"types":[]},{"text":"impl Send for Intf","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for Uartibrd","synthetic":true,"types":[]},{"text":"impl Send for Uartperiphid3","synthetic":true,"types":[]},{"text":"impl Send for Uartpcellid1","synthetic":true,"types":[]},{"text":"impl Send for Uartdr","synthetic":true,"types":[]},{"text":"impl Send for Uartmis","synthetic":true,"types":[]},{"text":"impl Send for Uartperiphid2","synthetic":true,"types":[]},{"text":"impl Send for Uartperiphid1","synthetic":true,"types":[]},{"text":"impl Send for Uartris","synthetic":true,"types":[]},{"text":"impl Send for Uartpcellid2","synthetic":true,"types":[]},{"text":"impl Send for Uartpcellid3","synthetic":true,"types":[]},{"text":"impl Send for UartlcrH","synthetic":true,"types":[]},{"text":"impl Send for Uartperiphid0","synthetic":true,"types":[]},{"text":"impl Send for Uartfbrd","synthetic":true,"types":[]},{"text":"impl Send for Uartimsc","synthetic":true,"types":[]},{"text":"impl Send for Uarticr","synthetic":true,"types":[]},{"text":"impl Send for Uartfr","synthetic":true,"types":[]},{"text":"impl Send for Uartifls","synthetic":true,"types":[]},{"text":"impl Send for Uartilpr","synthetic":true,"types":[]},{"text":"impl Send for Uartdmacr","synthetic":true,"types":[]},{"text":"impl Send for Uartcr","synthetic":true,"types":[]},{"text":"impl Send for Uartpcellid0","synthetic":true,"types":[]},{"text":"impl Send for Uartrsr","synthetic":true,"types":[]},{"text":"impl Send for UsbphyTrim","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp8","synthetic":true,"types":[]},{"text":"impl Send for SofRd","synthetic":true,"types":[]},{"text":"impl Send for UsbPwr","synthetic":true,"types":[]},{"text":"impl Send for EpStatusStallNak","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp10","synthetic":true,"types":[]},{"text":"impl Send for MainCtrl","synthetic":true,"types":[]},{"text":"impl Send for SieStatus","synthetic":true,"types":[]},{"text":"impl Send for NakPoll","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp13","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp7","synthetic":true,"types":[]},{"text":"impl Send for Inte","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp4","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp14","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp15","synthetic":true,"types":[]},{"text":"impl Send for Intr","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp11","synthetic":true,"types":[]},{"text":"impl Send for BuffStatus","synthetic":true,"types":[]},{"text":"impl Send for SofWr","synthetic":true,"types":[]},{"text":"impl Send for EpAbortDone","synthetic":true,"types":[]},{"text":"impl Send for UsbphyDirect","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp6","synthetic":true,"types":[]},{"text":"impl Send for BuffCpuShouldHandle","synthetic":true,"types":[]},{"text":"impl Send for Ints","synthetic":true,"types":[]},{"text":"impl Send for UsbMuxing","synthetic":true,"types":[]},{"text":"impl Send for IntEpCtrl","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp2","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp5","synthetic":true,"types":[]},{"text":"impl Send for EpStallArm","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp3","synthetic":true,"types":[]},{"text":"impl Send for EpAbort","synthetic":true,"types":[]},{"text":"impl Send for UsbphyDirectOverride","synthetic":true,"types":[]},{"text":"impl Send for SieCtrl","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp9","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp1","synthetic":true,"types":[]},{"text":"impl Send for Intf","synthetic":true,"types":[]},{"text":"impl Send for AddrEndp12","synthetic":true,"types":[]},{"text":"impl Send for ChipReset","synthetic":true,"types":[]},{"text":"impl Send for Vreg","synthetic":true,"types":[]},{"text":"impl Send for Bod","synthetic":true,"types":[]},{"text":"impl Send for Tick","synthetic":true,"types":[]},{"text":"impl Send for Reason","synthetic":true,"types":[]},{"text":"impl Send for Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Load","synthetic":true,"types":[]},{"text":"impl Send for Flush","synthetic":true,"types":[]},{"text":"impl Send for StreamAddr","synthetic":true,"types":[]},{"text":"impl Send for Stat","synthetic":true,"types":[]},{"text":"impl Send for Ctrl","synthetic":true,"types":[]},{"text":"impl Send for StreamCtr","synthetic":true,"types":[]},{"text":"impl Send for Msticr","synthetic":true,"types":[]},{"text":"impl Send for Ctrlr0","synthetic":true,"types":[]},{"text":"impl Send for SpiCtrlr0","synthetic":true,"types":[]},{"text":"impl Send for Rxflr","synthetic":true,"types":[]},{"text":"impl Send for Baudr","synthetic":true,"types":[]},{"text":"impl Send for Txflr","synthetic":true,"types":[]},{"text":"impl Send for Imr","synthetic":true,"types":[]},{"text":"impl Send for Isr","synthetic":true,"types":[]},{"text":"impl Send for Dmacr","synthetic":true,"types":[]},{"text":"impl Send for Icr","synthetic":true,"types":[]},{"text":"impl Send for Idr","synthetic":true,"types":[]},{"text":"impl Send for SsiVersionId","synthetic":true,"types":[]},{"text":"impl Send for Txoicr","synthetic":true,"types":[]},{"text":"impl Send for Dmatdlr","synthetic":true,"types":[]},{"text":"impl Send for Dmardlr","synthetic":true,"types":[]},{"text":"impl Send for Ssienr","synthetic":true,"types":[]},{"text":"impl Send for Risr","synthetic":true,"types":[]},{"text":"impl Send for TxdDriveEdge","synthetic":true,"types":[]},{"text":"impl Send for RxSampleDly","synthetic":true,"types":[]},{"text":"impl Send for Dr0","synthetic":true,"types":[]},{"text":"impl Send for Rxoicr","synthetic":true,"types":[]},{"text":"impl Send for Mwcr","synthetic":true,"types":[]},{"text":"impl Send for Rxuicr","synthetic":true,"types":[]},{"text":"impl Send for Ctrlr1","synthetic":true,"types":[]},{"text":"impl Send for Txftlr","synthetic":true,"types":[]},{"text":"impl Send for Ser","synthetic":true,"types":[]},{"text":"impl Send for Sr","synthetic":true,"types":[]},{"text":"impl Send for Rxftlr","synthetic":true,"types":[]},{"text":"impl Send for SpiCtrlr0TransType","synthetic":true,"types":[]},{"text":"impl Send for SpiCtrlr0InstL","synthetic":true,"types":[]},{"text":"impl Send for Ctrlr0Tmod","synthetic":true,"types":[]},{"text":"impl Send for Ctrlr0SpiFrf","synthetic":true,"types":[]},{"text":"impl Send for Status","synthetic":true,"types":[]},{"text":"impl Send for Count","synthetic":true,"types":[]},{"text":"impl Send for Ctrl","synthetic":true,"types":[]},{"text":"impl Send for Startup","synthetic":true,"types":[]},{"text":"impl Send for CtrlFreqRange","synthetic":true,"types":[]},{"text":"impl Send for CtrlEnable","synthetic":true,"types":[]},{"text":"impl Send for StatusFreqRange","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for Adc","synthetic":false,"types":[]},{"text":"impl Send for Busctrl","synthetic":false,"types":[]},{"text":"impl Send for Clocks","synthetic":false,"types":[]},{"text":"impl Send for Dma","synthetic":false,"types":[]},{"text":"impl&lt;T:&nbsp;Copy, A:&nbsp;Access&gt; Send for Reg&lt;T, A&gt;","synthetic":false,"types":[]},{"text":"impl Send for I2c0","synthetic":false,"types":[]},{"text":"impl Send for IoBank0","synthetic":false,"types":[]},{"text":"impl Send for IoQspi","synthetic":false,"types":[]},{"text":"impl Send for PadsBank0","synthetic":false,"types":[]},{"text":"impl Send for PadsQspi","synthetic":false,"types":[]},{"text":"impl Send for Pio0","synthetic":false,"types":[]},{"text":"impl Send for StateMachine","synthetic":false,"types":[]},{"text":"impl Send for Irq","synthetic":false,"types":[]},{"text":"impl Send for PllSys","synthetic":false,"types":[]},{"text":"impl Send for Ppb","synthetic":false,"types":[]},{"text":"impl Send for Psm","synthetic":false,"types":[]},{"text":"impl Send for Pwm","synthetic":false,"types":[]},{"text":"impl Send for Resets","synthetic":false,"types":[]},{"text":"impl Send for Rosc","synthetic":false,"types":[]},{"text":"impl Send for Rtc","synthetic":false,"types":[]},{"text":"impl Send for Sio","synthetic":false,"types":[]},{"text":"impl Send for Spi0","synthetic":false,"types":[]},{"text":"impl Send for Syscfg","synthetic":false,"types":[]},{"text":"impl Send for Sysinfo","synthetic":false,"types":[]},{"text":"impl Send for Tbman","synthetic":false,"types":[]},{"text":"impl Send for Timer","synthetic":false,"types":[]},{"text":"impl Send for Uart0","synthetic":false,"types":[]},{"text":"impl Send for UsbctrlRegs","synthetic":false,"types":[]},{"text":"impl Send for VregAndChipReset","synthetic":false,"types":[]},{"text":"impl Send for Watchdog","synthetic":false,"types":[]},{"text":"impl Send for XipCtrl","synthetic":false,"types":[]},{"text":"impl Send for XipSsi","synthetic":false,"types":[]},{"text":"impl Send for Xosc","synthetic":false,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Send for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Send for Void","synthetic":true,"types":[]}];
implementors["volatile_register"] = [{"text":"impl&lt;T&gt; Send for RO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for RW&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for WO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()