$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire 32 $ a [31:0] $end
  $var wire 32 % b [31:0] $end
  $var wire  1 & carry [0:0] $end
  $var wire  1 ( overflow $end
  $var wire 32 ) result [31:0] $end
  $var wire  1 # sub_add $end
  $var wire  1 ' zero $end
  $scope module ALU32_Test $end
   $var wire 32 $ a [31:0] $end
   $var wire 32 % b [31:0] $end
   $var wire 32 * b_withCin [31:0] $end
   $var wire  1 & carry [0:0] $end
   $var wire  1 ( overflow $end
   $var wire 32 ) result [31:0] $end
   $var wire  1 # sub_add $end
   $var wire  1 , testF1S2B1T1_expected_carry [0:0] $end
   $var wire  1 , testF1S2B1T1_expected_overflow $end
   $var wire 32 + testF1S2B1T1_expected_result [31:0] $end
   $var wire  1 , testF1S2B1T1_expected_zero $end
   $var wire  1 ' zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b01100011010101110101000010101010 $
b01100011010101110101000010101010 %
1&
0'
1(
b11000110101011101010000101010100 )
b01100011010101110101000010101010 *
b01000110101011101010000101010100 +
0,
#2
