

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28'
================================================================
* Date:           Sun Sep  7 15:35:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.240 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_2  |        1|        1|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    255|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     58|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|    313|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln164_fu_178_p2     |         +|   0|  0|  41|          34|           2|
    |add_ln166_1_fu_163_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln166_fu_153_p2     |         +|   0|  0|  42|          35|          35|
    |or_cond285_i_fu_219_p2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln164_fu_184_p2    |      icmp|   0|  0|  41|          34|          34|
    |icmp_ln167_fu_196_p2    |      icmp|   0|  0|  39|          32|           1|
    |move_type_2_fu_202_p3   |    select|   0|  0|  32|           1|          32|
    |row2_2_fu_211_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 255|         156|         156|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_r_1     |  13|          3|   34|        102|
    |move_type_fu_46          |   9|          2|   32|         64|
    |r_fu_54                  |   9|          2|   34|         68|
    |row2_fu_50               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         13|  134|        302|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln164_reg_269        |  34|   0|   34|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln164_reg_274       |   1|   0|    1|          0|
    |move_type_fu_46          |  32|   0|   32|          0|
    |r_fu_54                  |  34|   0|   34|          0|
    |row2_fu_50               |  32|   0|   32|          0|
    |trunc_ln167_reg_264      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|   0|  168|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28|  return value|
|zext_ln164_1            |   in|   32|     ap_none|                                                   zext_ln164_1|        scalar|
|idxprom4_i12_i_i_i      |   in|   17|     ap_none|                                             idxprom4_i12_i_i_i|        scalar|
|M_e_address0            |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce0                 |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q0                  |   in|   32|   ap_memory|                                                            M_e|         array|
|sext_ln164_1            |   in|   32|     ap_none|                                                   sext_ln164_1|        scalar|
|move_type_4_out         |  out|   32|      ap_vld|                                                move_type_4_out|       pointer|
|move_type_4_out_ap_vld  |  out|    1|      ap_vld|                                                move_type_4_out|       pointer|
|row2_4_out              |  out|   32|      ap_vld|                                                     row2_4_out|       pointer|
|row2_4_out_ap_vld       |  out|    1|      ap_vld|                                                     row2_4_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

