# ğŸ”Œ Day 1 â€“ 2-Input OR Gate (Verilog)

This is Day 1 of my **Verilog Coding Streak**, where I design, simulate, and analyze digital logic modules daily using **EDA Playground** with **Cadence Xcelium 23.09**.

## ğŸ“˜ What I Built

A simple **2-input OR gate** that performs logical OR on inputs `a` and `b`. The output is `1` whenever either or both inputs are `1`. This forms the basis of many larger combinational logic systems.

## ğŸ§ª Testbench & Simulation

The testbench applied all possible input combinations:
- 00
- 01
- 10
- 11

Simulation was run using `$monitor` and the results were validated through both terminal output and waveform visualization.


## ğŸ“Š Results

### âœ… Output Summary (From Console)
```
T=0  â†’ a=0, b=0 â†’ y=0
T=10 â†’ a=0, b=1 â†’ y=1
T=20 â†’ a=1, b=0 â†’ y=1
T=30 â†’ a=1, b=1 â†’ y=1

```

### ğŸ“‰ Waveform

![Waveform](Waveform.png)

The waveform clearly shows the correct output transitions according to the OR gate truth table.

---

## â–¶ï¸ Run the Code

Try it yourself on EDA Playground:  
ğŸ”— EDA Playground Link: https://edaplayground.com/x/XACJ

---

## ğŸ“ Project Structure

- `rtl/` â€“ Contains the OR gate module  
- `tb/` â€“ Contains the testbench  
- `waveform/` â€“ Dumped VCD files and screenshots  

## ğŸ§  Learnings

Even a basic gate like OR is fundamental in digital logic. Validating simple modules builds confidence and ensures solid HDL practices before diving into complex designs like multiplexers, counters, or FSMs.

## ğŸ“Œ License

This project is for learning and open-source contribution. Feel free to fork, test, or use as a reference.

#VLSI #Verilog #DigitalDesign #EDAPlayground #Cadence #RTLdesign #ORgate #Waveform #HardwareDesign #VerilogStreak #HDL

