# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_comp
# -- Compiling architecture dataflow of branch_comp
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture dataflow of controlUnit
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_5to32
# -- Compiling architecture behavior of decoder_5to32
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:02:46 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:46 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionMemory
# -- Compiling architecture behavioral of InstructionMemory
# -- Loading entity mem
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ImmGen
# -- Compiling architecture behavioral of ImmGen
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture structure of Full_Adder
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Full_Adder
# -- Compiling architecture structure of N_Full_Adder
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nAdd_Sub
# -- Compiling architecture structure of nAdd_Sub
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 11:02:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:47 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture regFile of RegisterFile
# End time: 11:02:48 on Oct 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:48 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_N
# -- Compiling architecture structure of Reg_N
# End time: 11:02:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:48 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 11:02:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:48 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProgramCounter
# -- Compiling architecture behavioral of ProgramCounter
# End time: 11:02:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:48 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:02:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_comp
# -- Compiling architecture dataflow of branch_comp
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture dataflow of controlUnit
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_5to32
# -- Compiling architecture behavior of decoder_5to32
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionMemory
# -- Compiling architecture behavioral of InstructionMemory
# -- Loading entity mem
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ImmGen
# -- Compiling architecture behavioral of ImmGen
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture structure of Full_Adder
# End time: 11:02:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:49 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Full_Adder
# -- Compiling architecture structure of N_Full_Adder
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nAdd_Sub
# -- Compiling architecture structure of nAdd_Sub
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture regFile of RegisterFile
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_N
# -- Compiling architecture structure of Reg_N
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:50 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 11:02:50 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:51 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProgramCounter
# -- Compiling architecture behavioral of ProgramCounter
# End time: 11:02:51 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:02:51 on Oct 31,2025
# vcom -reportprogress 30 -work work /home/ltolsen/cpre3810/misc/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:02:51 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -debugdb -voptargs=+acc work.riscv_processor
# vsim -debugdb -voptargs="+acc" work.riscv_processor 
# Start time: 11:03:10 on Oct 31,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.mem(rtl)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# Loading work.mux4t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add schematic sim:/riscv_processor
add schematic 
add schematic sim:
add schematic sim:/riscv_processor/IMem
add schematic sim:/riscv_processor/CU
add schematic sim:/riscv_processor
# ** Error: (vish-7) Failed to open info file "/home/ltolsen/cpre3810/misc/cpre3810-toolflow/containers/sim_container_0/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vish-7) Failed to open info file "/home/ltolsen/cpre3810/misc/cpre3810-toolflow/containers/sim_container_0/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vish-7) Failed to open info file "/home/ltolsen/cpre3810/misc/cpre3810-toolflow/containers/sim_container_0/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vish-7) Failed to open info file "/home/ltolsen/cpre3810/misc/cpre3810-toolflow/containers/sim_container_0/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vish-7) Failed to open info file "/home/ltolsen/cpre3810/misc/cpre3810-toolflow/containers/sim_container_0/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
add wave -position end vsim:/tb/MyRiscv/*
add wave -position end vsim:/tb/MyRiscv/RF/*
add wave -position end vsim1:/tb/MyRiscv/*
