
<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <meta name="robots" content="index, follow" />

  <link href="https://fonts.googleapis.com/css2?family=Source+Code+Pro:ital,wght@0,400;0,700;1,400&family=Source+Sans+Pro:ital,wght@0,300;0,400;0,700;1,400&display=swap" rel="stylesheet">

    <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/stylesheet/style.min.css">

    <link id="dark-theme-style" rel="stylesheet" type="text/css"
          media="(prefers-color-scheme: dark)"
    href="https://qian-gu.github.io/theme/stylesheet/dark-theme.min.css">

    <link id="pygments-dark-theme" rel="stylesheet" type="text/css"
              media="(prefers-color-scheme: dark)"
          href="https://qian-gu.github.io/theme/pygments/monokai.min.css">
    <link id="pygments-light-theme" rel="stylesheet" type="text/css"
              media="(prefers-color-scheme: light), (prefers-color-scheme: no-preference)"
          href="https://qian-gu.github.io/theme/pygments/monokai.min.css">


  <link rel="stylesheet"
        type="text/css"
        href="https://qian-gu.github.io/theme/stork/stork.css" />

  <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/font-awesome/css/fontawesome.css">
  <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/font-awesome/css/brands.css">
  <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/font-awesome/css/solid.css">

  <link rel="stylesheet" type="text/css" href="/static/custom.css">

  <link rel="shortcut icon" href="https://qian-gu.github.io/images/favicon_64x64.ico" type="image/x-icon">
  <link rel="icon" href="https://qian-gu.github.io/images/favicon_64x64.ico" type="image/x-icon">

  <!-- Chrome, Firefox OS and Opera -->
  <meta name="theme-color" content="#333333">
  <!-- Windows Phone -->
  <meta name="msapplication-navbutton-color" content="#333333">
  <!-- iOS Safari -->
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
  <!-- Microsoft EDGE -->
  <meta name="msapplication-TileColor" content="#333333">

  <link href="https://qian-gu.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Qian's Blog Atom">


<script type="text/javascript">
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-48826831-1', 'auto');
  ga('send', 'pageview');
</script>






 

<meta name="author" content="Qian Gu" />
<meta name="description" content="记录 fusesoc 用法" />
<meta name="keywords" content="IC-tools, fusesoc">


  <meta property="og:site_name" content="Qian's Blog"/>
  <meta property="og:title" content="Fusesoc 小结"/>
  <meta property="og:description" content="记录 fusesoc 用法"/>
  <meta property="og:locale" content="en"/>
  <meta property="og:url" content="https://qian-gu.github.io/posts/tools/fusesoc-summary.html"/>
  <meta property="og:type" content="article"/>
  <meta property="article:published_time" content="2021-10-30 16:25:00+08:00"/>
  <meta property="article:modified_time" content=""/>
  <meta property="article:author" content="https://qian-gu.github.io/author/qian-gu.html">
  <meta property="article:section" content="Tools"/>
  <meta property="article:tag" content="IC-tools"/>
  <meta property="article:tag" content="fusesoc"/>
  <meta property="og:image" content="https://qian-gu.github.io/images/logo.png">

  <title>Qian's Blog &ndash; Fusesoc 小结</title>

  <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  <script>
    (adsbygoogle = window.adsbygoogle || []).push({
      google_ad_client: "ca-pub-1821536199377100",
      enable_page_level_ads: true
    });
  </script>

</head>
<body >

<aside>
  <div>
    <a href="https://qian-gu.github.io/">
      <img src="https://qian-gu.github.io/images/logo.png" alt="Qian Gu" title="Qian Gu">
    </a>

    <h1>
      <a href="https://qian-gu.github.io/">Qian Gu</a>
    </h1>

    <p>Read >> Think >> Write</p>

    <div class="stork">
      <input class="stork-input" type="text" autocomplete="off" name="q" data-stork="sitesearch" placeholder="Search..." onclick="loadStorkIndex()"/>
      <div class="stork-output" data-stork="sitesearch-output"></div>
    </div>

    <nav>
      <ul class="list">


            <li>
              <a target="_blank"
                 href="https://qian-gu.github.io/pages/about-me.html#about-me">
                About Me
              </a>
            </li>

      </ul>
    </nav>

    <ul class="social">
      <li>
        <a class="sc-envelope"
rel="me"           href="mailto:guqian110@163.com"
           target="_blank">
          <i class="fa-solid fa-envelope"></i>
        </a>
      </li>
      <li>
        <a class="sc-github"
           href="https://github.com/qian-gu"
           target="_blank">
          <i class="fa-brands fa-github"></i>
        </a>
      </li>
      <li>
        <a class="sc-twitter"
           href="https://twitter.com/qian_gu"
           target="_blank">
          <i class="fa-brands fa-twitter"></i>
        </a>
      </li>
      <li>
        <a class="sc-rss"
           href="/feeds/all.atom.xml"
           target="_blank">
          <i class="fa-solid fa-rss"></i>
        </a>
      </li>
    </ul>
  </div>

</aside>
  <main>

<nav>
  <a href="https://qian-gu.github.io/">Home</a>

  <a href="/authors.html">Authors</a>
  <a href="/archives.html">Archives</a>
  <a href="/categories.html">Categories</a>
  <a href="/tags.html">Tags</a>

  <a href="https://qian-gu.github.io/feeds/all.atom.xml">Atom</a>

</nav>

<article class="single">
  <header>
      
    <h1 id="fusesoc-summary">Fusesoc 小结</h1>
    <p>
      Posted on 2021-10-30 16:25 in <a href="https://qian-gu.github.io/category/tools.html">Tools</a>

    </p>
    <div class="tag-cloud">
      <p>
        <a href="https://qian-gu.github.io/tag/ic-tools.html">IC-tools</a>
        <a href="https://qian-gu.github.io/tag/fusesoc.html">fusesoc</a>
      </p>
    </div>
  </header>


  <div class="related-posts">
    <h4>Part 1 of the Open IC Tools & Library series</h4>
       <h5>Next articles</h5>
       <ul>
           <li><a href="https://qian-gu.github.io/posts/tools/iverilog-verilator-and-gtkwave.html">开源 IC 工具/库 —— iverilog、verilator 和 gtkwave</a></li>
       </ul>
  </div>

  <div>
    <p>最近看到很多开源项目都在用 fusesoc 来管理，花了半天时间学习了一下，简单记录一下笔记。</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>下面的内容作为学习笔记，主要节选翻译自 Fusesoc 的官方文档，最新的完整内容见官网。</p>
</div>
<h1 id="what-is-fusesoc">What is Fusesoc</h1>
<p><a href="https://github.com/olofk/fusesoc">Fusesoc</a> 是一个用 python 写的 HDL 管理工具，用一句话解释就是：<strong>HDL 版的 pip + make</strong>，它主要解决 IP core 重用时复杂繁琐的常规性工作，更轻松地实现下面目标：</p>
<ul>
<li>重用已有的 IP core</li>
<li>为 compile-time 和 run-time 生成配置文件</li>
<li>在多个 simulator 上跑回归</li>
<li>在不同平台间移植设计</li>
<li>让别人复用你的设计</li>
<li>配置 CI</li>
</ul>
<p>一个设计中包含多个 core，而且可能会有不同的 target，比如仿真、lint、综合等，而且每个 target 也会有多种工具可用，fusesoc 的目标就是把这些 dirty job 管理起来，使得支持 fusesoc 的 IP 相互之间可以轻松地复用。</p>
<p>Fusesoc 还有以下特点：</p>
<ul>
<li><strong>非入侵</strong>：因为 fusesoc 本质上是用特定的描述文件来描述 IP core，这个描述文件不会影响到 IP 本身</li>
<li><strong>模块化</strong>：可以为你的工程创建一个 end-to-end 的 flow</li>
<li><strong>可扩展</strong>：想支持任何一种新的 EDA 工具时，只需要增加 100 行左右的内容来描述它的用法即可（命令 + 参数）</li>
<li><strong>兼容标准</strong>：兼容其他工具的标准格式</li>
<li><strong>资源丰富</strong>：标准库目前包含 100 多个 IP（包括 CPU，peripheral, interconnect, SoC 和 util），还可以添加自定义库</li>
<li><strong>开源免费</strong>：既可以管理开源项目，也可以用到公司内部项目</li>
<li><strong>实战验证</strong>：许多开源项目实际使用验证过</li>
</ul>
<p>因为 fusesoc 本身是一个 python package，所以我们可以直接用 pip 来安装：</p>
<div class="highlight"><pre><span></span><code><span class="ch">#!bash</span>
pip3<span class="w"> </span>install<span class="w"> </span>fusesoc
fusesoc<span class="w"> </span>--version
</code></pre></div>

<h1 id="how-to-use">How to use</h1>
<h2 id="concept">Concept</h2>
<p>要使用 fusesoc 首先就要理解它定义的几个概念，然后就可以用 <code>fusesoc -h</code> 来看具体的命令行选项和用法了。</p>
<h3 id="core"><code>core</code></h3>
<p>工程管理的第一个问题就是解决依赖。</p>
<p>就像 pip 管理 package 一样，fusesoc 以 <code>core</code> 作为基本单元。core 指的就是 IP core 设计本身，比如一个 FIFO。每个 core 都有一个 <code>.core</code> 文件来描述它，fusesoc 就是通过这个文件来查找、确定某个 core。</p>
<p>一个 core 可以依赖于另外一个 core，比如一个 FIFO core 依赖于一个 SRAM core。SoC 中有很多 IP core，我们只需要指定顶层 core 即可，剩下的依赖分析都交给 fusesoc 来完成即可。一般 core 有两种组织方式：</p>
<ul>
<li>core 代码和 .core 文件保存在一个 repo 下</li>
<li>core 代码和 .core 文件分两个 repo</li>
</ul>
<p>fusesoc standard library 就是按照第二种方式管理的，标准库只是 .core 文件的集合，每个 .core 文件内描述了 core 代码在服务器上的路径。</p>
<h3 id="core-library"><code>core library</code></h3>
<p>当我们指定顶层 core 后，它依赖的底层 core 代码甚至是底层 .core 文件都不在本地，fusesoc 是如何解决依赖的呢？答案就是 <code>core library</code>。与软件类似，fusesoc 根据配置文件 <code>fusesoc.conf</code> 中的 core library 信息来查找所有的 core，所以我们使用某个 core 的第一步就是 “ 安装 ” 包含这个 core 的 library。以 fusesoc 标准库为例：</p>
<div class="highlight"><pre><span></span><code><span class="err">#</span><span class="p">!</span><span class="nx">shell</span>
<span class="nx">fusesoc</span><span class="w"> </span><span class="kn">library</span><span class="w"> </span><span class="nx">add</span><span class="w"> </span><span class="nx">fusesoc</span><span class="o">-</span><span class="nx">cores</span><span class="w"> </span><span class="nx">https</span><span class="p">:</span><span class="c1">//github.com/fusesoc/fusesoc-cores</span>
<span class="err">#</span><span class="w"> </span><span class="nx">show</span><span class="w"> </span><span class="nx">all</span><span class="w"> </span><span class="nx">libraries</span>
<span class="nx">fusesoc</span><span class="w"> </span><span class="kn">library</span><span class="w"> </span><span class="nx">list</span>
<span class="err">#</span><span class="w"> </span><span class="nx">show</span><span class="w"> </span><span class="nx">all</span><span class="w"> </span><span class="nx">cores</span>
<span class="nx">fusesoc</span><span class="w"> </span><span class="nx">core</span><span class="w"> </span><span class="nx">list</span>
</code></pre></div>

<p>如果这个 library 是远程库（如标准库），这个命令会将其 clone 到当前目录下；如果这个 library 是本地库，则会将其路径添加到配置文件中。</p>
<p>如前面所述，有些 library 可能采用和标准库类似的组织方式，library repo 并不包含 core 代码，而仅仅是 .core 文件集合。所以 <code>fusesoc library add</code> 命令只是 clone 了 .core 文件，对应的 core 代码并没有下载下来，我们可以看到 <code>fusesoc core list</code> 显示 core 状态是 empty。在 build 过程中 fusesoc 会根据 .core 文件中 <code>provider</code> 字段的地址将 core 代码 clone 到 <code>~/.cache/</code> 目录下面。</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>如后面 custom 部分所述，我们可以修改配置文件，指定 clone 和 build 的路径。</p>
</div>
<h3 id="fusesocconf"><code>fusesoc.conf</code></h3>
<p>fusesoc 查找 fusesoc.conf 文件的顺序：</p>
<ol>
<li>首先在当前目录找</li>
<li>然后在 <code>$XDG-CONFIG-HOME/fusesoc</code> 下找</li>
<li>最后在 <code>/etc/fusesoc</code> 下找</li>
</ol>
<p>也可以直接通过命令行选项 <code>--config</code> 指定使用某个 fusesoc.conf 文件。</p>
<p>fusesoc 查找 core 的顺序：</p>
<p>当 fusesoc 查找到 fusesoc.conf 后，根据文件中 <code>[main]</code> 的 <code>cores-root</code> 字段来搜索所有的合法 core 文件，并将其加入内存数据库中。<code>cores-root</code> 字段可以添加多个目录，用空格隔开。也可以通过命令行参数 <code>--cores-root</code> 指定搜索目录。fusesoc 查找 core 时按照目录列表顺序搜索，且命令行指定目录位于目录列表的最后。当遇到同名（相同 VLNV，Vender-Library-Name-Version） core 时，后解析到的会覆盖之前的。可以利用这个机制来实现同名 core 的重载：</p>
<ul>
<li>用 <code>cores-root</code> 字段内容顺序来指定某个 lib 重载另外一个 lib 的同名 core</li>
<li>用命令行参数 <code>--cores-root</code> 来指定 lib 路径</li>
</ul>
<h3 id="build-system"><code>build system</code></h3>
<p>解决依赖后，工程管理的第二个问题就是调用 EDA 工具。</p>
<p>fusesoc 内部的 <code>build system</code> 从顶层 core 文件开始分析，解决所有依赖后整理出完整的 filelist，然后将后续工作交给真正的 EDA 工具来完成。毕竟，fusesoc 只是一个工程管理工具。显然不同的 EDA 工具用法是不一样的，如何将整理好的 filelist 根据目标调用不同的 EDA 工具，传递该工具的特定参数，这个过程是和 EDA 工具强绑定的。比如：</p>
<ul>
<li>如果想调用 verilator 跑仿真：build system 会创建一个 makefile，然后调用 verilator</li>
<li>如果想为 Xilinx 生成 bit：build system 会创建一个 vivado 工程文件，然后调用 vivado 完成综合 - 布局布线 - 生成 bit</li>
</ul>
<p>这些 dirty job 都由 fusesoc 帮我们做了，而且 fusesoc 本身是可扩展的，可以轻松支持新的 EDA 工具。<code>build system</code> 包含 3 个概念：<code>tool flow</code>， <code>target</code>，<code>build stage</code>。</p>
<h3 id="tool-flow"><code>tool flow</code></h3>
<p><code>tool flow</code> 就是某个特定的 EDA 工具分析运行的过程。verilator 和 vcs，vivado 都是一种 tool。显然不同 tool 需要不同的命令来调用，fusesoc 的目标就是对用户隐藏这些工具之间的差异，尽量简化调用过程。</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>实际上是将 IP core 用户的工作量转嫁给了 IP core 的提供者，因为一个 IP 要想让别人复用自己的设计，就要提供对应的 .core 文件，提供者在这个文件里描述每一种 target 下每种 tool 使用哪些文件，传入什么样的参数等等。</p>
</div>
<h3 id="target"><code>target</code></h3>
<p>对于同一个 IP，我们可以做不同的任务，比如仿真、综合、lint 等，这些任务对应的 filelist 和参数传递等也不相同，fusesoc 把这些相关配置叫做 <code>target</code>，一般来说常规的任务有 <code>sim</code>， <code>synth</code>，<code>lint</code> 等。</p>
<h3 id="build-stage"><code>build stage</code></h3>
<p>fusesco 把 build 过程分为 3 个 stage:</p>
<ul>
<li><code>setup</code>：把所有 IP 攒到一起，解决所有依赖问题<ul>
<li>从顶层 core 开始生成一棵依赖树</li>
<li>把调用 <code>generator</code> 生成的 core 添加到依赖树中</li>
<li>解析依赖树，生成一个 flattened 描述，将其写入一个 EDAM 文件</li>
<li>调用某个特定的 tool flow</li>
</ul>
</li>
<li><code>bulid</code>：运行 tool flow 直到输出期望的文件</li>
<li><code>run</code>：执行 build 阶段的输出，对于 sim 来说就是运行仿真，对于 lint 来说就是调用 lint 工具，对于 FPGA flow 来说就是用生成 bitstream 对 FPGA 进行编程</li>
</ul>
<h2 id="building">Building</h2>
<p>Build 过程就是 fusesoc 调用 tool flow 产生一些输出，然后执行这些输出文件。所以 target 和 tool flow 不同时，fusesoc 执行的任务也不同。fusesoc 执行 build 分为两步：</p>
<ol>
<li>为 IP 写 <code>.core</code> 文件</li>
<li>使用 <code>fusesoc run</code> 命令来调用 fusesoc</li>
</ol>
<p>下面记录两个实验。</p>
<h1 id="example-1">Example 1</h1>
<p>参考官方的 <code>tests/userguide/blinky</code>，写了一个 counter 的实验例子。</p>
<p>首先新建一个目录 <code>~/workspace/mycores/counter</code>，在下面完成 counter 的 rtl 和 tb，以及 <code>.core</code> 文件，目录结构如下</p>
<div class="highlight"><pre><span></span><code>#!text
~/workspace/mycores/counter
├── counter.core
├── rtl
│   └── counter.sv
└── tb
    └── tb-counter.sv

2 directories, 3 files
</code></pre></div>

<p>其中 counter.sv 和 tb-counter.sv 内容很简单</p>
<div class="highlight"><pre><span></span><code>#<span class="o">!</span><span class="nv">systemverilog</span>
<span class="o">//</span><span class="w"> </span><span class="nv">counter</span>.<span class="nv">sv</span>
<span class="nv">module</span><span class="w"> </span><span class="nv">counter</span><span class="w"> </span>#<span class="ss">(</span>
<span class="w">  </span><span class="nv">parameter</span><span class="w"> </span><span class="nv">DW</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">8</span>
<span class="ss">)</span><span class="w"> </span><span class="ss">(</span>
<span class="w">  </span><span class="nv">input</span><span class="w">  </span><span class="nv">logic</span><span class="w">            </span><span class="nv">clk</span>,
<span class="w">  </span><span class="nv">input</span><span class="w">  </span><span class="nv">logic</span><span class="w">            </span><span class="nv">rst</span><span class="o">-</span><span class="nv">n</span>,
<span class="w">  </span><span class="nv">input</span><span class="w">  </span><span class="nv">logic</span><span class="w">            </span><span class="nv">en</span>,
<span class="w">  </span><span class="nv">output</span><span class="w"> </span><span class="nv">logic</span><span class="w"> </span>[<span class="nv">DW</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span>:<span class="w"> </span><span class="mi">0</span>]<span class="w"> </span><span class="nv">cnt</span>
<span class="ss">)</span><span class="c1">;</span>

<span class="w">  </span><span class="nv">always</span><span class="o">-</span><span class="nv">ff</span><span class="w"> </span>@<span class="ss">(</span><span class="nv">posedge</span><span class="w"> </span><span class="nv">clk</span><span class="w"> </span><span class="nv">or</span><span class="w"> </span><span class="nv">negedge</span><span class="w"> </span><span class="nv">rst</span><span class="o">-</span><span class="nv">n</span><span class="ss">)</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="ss">(</span><span class="o">!</span><span class="nv">rst</span><span class="o">-</span><span class="nv">n</span><span class="ss">)</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">        </span><span class="nv">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="err">&#39;0;</span>
<span class="err">    end else if (en) begin</span>
<span class="w">        </span><span class="nv">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="nv">cnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="err">&#39;b1;</span>
<span class="err">    end</span>
<span class="err">  end</span>

<span class="err">endmodule</span>
</code></pre></div>

<div class="highlight"><pre><span></span><code><span class="c1">#!systemverilog</span>
<span class="o">//</span><span class="w"> </span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="o">.</span><span class="n">sv</span>
<span class="err">`</span><span class="n">timescale</span><span class="w"> </span><span class="mi">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">1</span><span class="n">ns</span>

<span class="n">module</span><span class="w"> </span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="p">;</span>

<span class="w">  </span><span class="n">parameter</span><span class="w"> </span><span class="n">DW</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">8</span><span class="p">;</span>
<span class="w">  </span><span class="n">parameter</span><span class="w"> </span><span class="n">FREQ</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="o">-</span><span class="mi">000</span><span class="o">-</span><span class="mi">000</span><span class="p">;</span>

<span class="w">  </span><span class="n">localparam</span><span class="w"> </span><span class="n">PERIOD</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="o">-</span><span class="mi">000</span><span class="o">-</span><span class="mi">000</span><span class="o">-</span><span class="mi">000</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">FREQ</span><span class="p">;</span>
<span class="w">  </span><span class="n">localparam</span><span class="w"> </span><span class="n">HALF</span><span class="o">-</span><span class="n">PERIOD</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">PERIOD</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>

<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>
<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>
<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b0;</span>
<span class="w">  </span><span class="n">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DW</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">cnt</span><span class="p">;</span>

<span class="w">  </span><span class="n">counter</span><span class="w"> </span><span class="c1">#(</span>
<span class="w">    </span><span class="o">.</span><span class="n">DW</span><span class="p">(</span><span class="n">DW</span><span class="p">)</span>
<span class="w">  </span><span class="p">)</span><span class="w"> </span><span class="n">U</span><span class="o">-</span><span class="n">COUNTER</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="o">.</span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">en</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">cnt</span>
<span class="w">  </span><span class="p">);</span>

<span class="w">  </span><span class="n">always</span><span class="w"> </span><span class="c1">#(HALF-PERIOD) clk = ~clk;</span>

<span class="w">  </span><span class="n">initial</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="o">$</span><span class="n">dumpfile</span><span class="p">(</span><span class="s2">&quot;sim.vcd&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="o">$</span><span class="n">dumpvars</span><span class="p">;</span>
<span class="w">    </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">    </span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b0;</span>
<span class="w">    </span><span class="c1">#(2*PERIOD);</span>
<span class="w">    </span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>

<span class="w">    </span><span class="c1">#(3*PERIOD);</span>

<span class="w">    </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>

<span class="w">    </span><span class="c1">#(10*PERIOD);</span>

<span class="w">    </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b0;</span>

<span class="w">    </span><span class="c1">#(20*PERIOD);</span>

<span class="w">    </span><span class="o">$</span><span class="n">display</span><span class="p">(</span><span class="s2">&quot;Testbench finshed OK&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="o">$</span><span class="n">finish</span><span class="p">;</span>

<span class="w">  </span><span class="n">end</span>

<span class="n">endmodule</span>
</code></pre></div>

<p>counter.core 文件：</p>
<div class="highlight"><pre><span></span><code><span class="c1">#!yaml</span>
<span class="n">CAPI</span><span class="o">=</span><span class="mi">2</span><span class="p">:</span>

<span class="n">name</span><span class="p">:</span><span class="w"> </span><span class="n">qian</span><span class="p">:</span><span class="n">examples</span><span class="p">:</span><span class="n">counter</span><span class="p">:</span><span class="mf">1.0</span><span class="o">.</span><span class="mi">0</span>
<span class="n">description</span><span class="p">:</span><span class="w"> </span><span class="n">Counter</span><span class="p">,</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">example</span><span class="w"> </span><span class="n">core</span>

<span class="n">filesets</span><span class="p">:</span>
<span class="w">  </span><span class="n">rtl</span><span class="p">:</span>
<span class="w">    </span><span class="n">files</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">rtl</span><span class="o">/</span><span class="n">counter</span><span class="o">.</span><span class="n">sv</span>
<span class="w">    </span><span class="n">file</span><span class="o">-</span><span class="n">type</span><span class="p">:</span><span class="w"> </span><span class="n">systemVerilogSource</span>

<span class="w">  </span><span class="n">tb</span><span class="p">:</span>
<span class="w">    </span><span class="n">files</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">tb</span><span class="o">/</span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="o">.</span><span class="n">sv</span>
<span class="w">    </span><span class="n">file</span><span class="o">-</span><span class="n">type</span><span class="p">:</span><span class="w"> </span><span class="n">systemVerilogSource</span>

<span class="n">targets</span><span class="p">:</span>
<span class="w">  </span><span class="n">default</span><span class="p">:</span><span class="w"> </span><span class="o">&amp;</span><span class="n">default</span>
<span class="w">    </span><span class="n">filesets</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">rtl</span>
<span class="w">    </span><span class="n">toplevel</span><span class="p">:</span><span class="w"> </span><span class="n">counter</span>
<span class="w">    </span><span class="n">parameters</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">DW</span>

<span class="w">  </span><span class="n">sim</span><span class="p">:</span>
<span class="w">    </span><span class="o">&lt;&lt;</span><span class="p">:</span><span class="w"> </span><span class="o">*</span><span class="n">default</span>
<span class="w">    </span><span class="n">description</span><span class="p">:</span><span class="w"> </span><span class="n">Simulate</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">design</span>
<span class="w">    </span><span class="n">default</span><span class="o">-</span><span class="k">tool</span><span class="p">:</span><span class="w"> </span><span class="n">icarus</span>
<span class="w">    </span><span class="n">filesets</span><span class="o">-</span><span class="n">append</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">tb</span>
<span class="w">    </span><span class="n">toplevel</span><span class="p">:</span><span class="w"> </span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span>
<span class="w">    </span><span class="n">tools</span><span class="p">:</span>
<span class="w">      </span><span class="n">icarus</span><span class="p">:</span>
<span class="w">        </span><span class="n">iverilog</span><span class="o">-</span><span class="n">options</span><span class="p">:</span>
<span class="w">          </span><span class="o">-</span><span class="w"> </span><span class="o">-</span><span class="n">g2012</span>

<span class="n">parameters</span><span class="p">:</span>
<span class="w">  </span><span class="n">DW</span><span class="p">:</span>
<span class="w">    </span><span class="n">datatype</span><span class="w">    </span><span class="p">:</span><span class="w"> </span><span class="nb nb-Type">int</span>
<span class="w">    </span><span class="n">description</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="n">counter</span><span class="w"> </span><span class="n">width</span>
<span class="w">    </span><span class="n">paramtype</span><span class="w">   </span><span class="p">:</span><span class="w"> </span><span class="n">vlogparam</span>
</code></pre></div>

<div class="admonition note">
<p class="admonition-title">Note</p>
<ul>
<li>core 文件的语法是 YAML，fuesesoc 的 user guide 里面提供了一个快速入门的教程：<a href="https://learnxinyminutes.com/docs/yaml/">Learn X in Y minutes</a></li>
<li>core 文件内容需要遵守 user guide 中的 <code>CAPI2</code> 的语法规则</li>
</ul>
</div>
<p>在 <code>~/workspace</code> 目录下面使用执行：</p>
<div class="highlight"><pre><span></span><code><span class="ch">#!bash</span>
fusesoc<span class="w"> </span>--cores-root<span class="o">=</span>mycores<span class="w"> </span>run<span class="w"> </span>--target<span class="o">=</span>sim<span class="w"> </span>--setup<span class="w"> </span>--build<span class="w"> </span>--run<span class="w"> </span>qian:examples:counter
</code></pre></div>

<p>我们用 <code>--cores-root</code> 指定 core 的搜索目录，用 <code>--target=sim</code> 指定执行 sim flow，<code>--setup --build --run</code> 指定执行完整的 build 3 个步骤，最后的 <code>qian:examples:counter</code> 是我们在 .core 文件中为 counter 起的名字。</p>
<p>fusesoc 执行完成后会产生一个 build 目录，在 <code>build/qian-examples-counter-1.0.0/sim-icarus</code> 下就可以看到结果了，用 <code>gtkwave sim.vcd</code> 可以看波形。</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul>
<li>fusesoc 读取 core 文件后，解析生成 build 下的 makefile， 使用它来调用 EDA 工具</li>
<li>因为 iverilog 对 sv 的支持不完整，所以如果设计使用的 sv，先确认 iverilog 的版本及对 sv 的支持程度（使用源码本地编译可以得到最新的 iverilog）</li>
</ul>
</div>
<h1 id="example-2">Example 2</h1>
<p>一种更常见的场景是我们想复用别人的设计，比如说我们想设计一个 counter-blinky 的 core，它依赖于我们刚才写 counter 和 fusesoc 官方 library 中的 blinky 模块。</p>
<p>要使用 fusesoc 的官方 library，所以第一步就是添加这个 library：</p>
<div class="highlight"><pre><span></span><code><span class="err">#</span><span class="p">!</span><span class="nx">shell</span>
<span class="nx">fusesoc</span><span class="w"> </span><span class="kn">library</span><span class="w"> </span><span class="nx">add</span><span class="w"> </span><span class="nx">fusesoc</span><span class="o">-</span><span class="nx">cores</span><span class="w"> </span><span class="nx">https</span><span class="p">:</span><span class="c1">//github.com/fusesoc/fusesoc-cores</span>
</code></pre></div>

<p>这个命令会 clone 指定的 library 到当前目录下，并产生一个 <code>fusesoc.conf</code> 文件，里面保存了这个 library 的配置信息。完成下载后，使用 <code>fusesoc core list</code> 就可以查看该 library 中包含了哪些 core，并且可以看到对应 core 的状态为 empty 还是 downloaded，empty 表示还没下载该 core 的设计文件。如果设计需要用到某个 core，则 fusesoc 在 build 过程中会自动下载，我们也可以手动下载：</p>
<div class="highlight"><pre><span></span><code><span class="ch">#!bash</span>
fusesoc<span class="w"> </span>fetch<span class="w"> </span>fusesoc:utils:blinky:0
</code></pre></div>

<p>下载好要用的 blinky core 后我们就可以开始写自己的 counter-blinky 了，在 counter 平级新建一个 counter-blinky 的目录如下：</p>
<div class="highlight"><pre><span></span><code>#!text
~/workspace/mycores/counter-blinky
├── counter-blinky.core
├── rtl
│   └── counter-blinky.sv
└── tb
    └── tb-counter-blinky.sv

2 directories, 3 files
</code></pre></div>

<p>其中 counter-blinky.sv 和 tb-counter-blinky.sv 的内容：</p>
<div class="highlight"><pre><span></span><code>#!systemverilog
// counter-blinky.sv
counter-blinky #(
  parameter DW = 8,
  parameter clk-freq-hz = 1-0000-000
) (
  input  logic            clk,
  input  logic            rst-n,
  input  logic            en,
  output logic [DW-1 : 0] cnt,
  output logic            q
);

  counter #(
    .DW(DW)
  ) U-COUNTER (
    .clk,
    .rst-n,
    .en,
    .cnt
  );

  blinky #(
    .clk-freq-hz(clk-freq-hz)
  ) U-BLINKY (
      .clk,
      .q
  );

endmodule
</code></pre></div>

<div class="highlight"><pre><span></span><code><span class="c1">#!systemverilog</span>
<span class="o">//</span><span class="w"> </span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span><span class="o">.</span><span class="n">sv</span>
<span class="err">`</span><span class="n">timescale</span><span class="w"> </span><span class="mi">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">1</span><span class="n">ns</span>

<span class="n">module</span><span class="w"> </span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span><span class="p">;</span>

<span class="w">  </span><span class="n">parameter</span><span class="w"> </span><span class="n">DW</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">8</span><span class="p">;</span>
<span class="w">  </span><span class="n">parameter</span><span class="w"> </span><span class="n">FREQ</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="o">-</span><span class="mi">000</span><span class="o">-</span><span class="mi">000</span><span class="p">;</span>

<span class="w">  </span><span class="n">localparam</span><span class="w"> </span><span class="n">PERIOD</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="o">-</span><span class="mi">000</span><span class="o">-</span><span class="mi">000</span><span class="o">-</span><span class="mi">000</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">FREQ</span><span class="p">;</span>
<span class="w">  </span><span class="n">localparam</span><span class="w"> </span><span class="n">HALF</span><span class="o">-</span><span class="n">PERIOD</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">PERIOD</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>

<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>
<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>
<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b0;</span>
<span class="w">  </span><span class="n">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DW</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">cnt</span><span class="p">;</span>
<span class="w">  </span><span class="n">logic</span><span class="w">            </span><span class="n">q</span><span class="p">;</span>

<span class="w">  </span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span><span class="w"> </span><span class="c1">#(</span>
<span class="w">    </span><span class="o">.</span><span class="n">DW</span><span class="p">(</span><span class="n">DW</span><span class="p">),</span>
<span class="w">    </span><span class="o">.</span><span class="n">clk</span><span class="o">-</span><span class="n">freq</span><span class="o">-</span><span class="n">hz</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span>
<span class="w">  </span><span class="p">)</span><span class="w"> </span><span class="n">U</span><span class="o">-</span><span class="n">COUNTER</span><span class="o">-</span><span class="n">BLINKY</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="o">.</span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">en</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">cnt</span><span class="p">,</span>
<span class="w">    </span><span class="o">.</span><span class="n">q</span>
<span class="w">  </span><span class="p">);</span>

<span class="w">  </span><span class="n">always</span><span class="w"> </span><span class="c1">#(HALF-PERIOD) clk = ~clk;</span>

<span class="w">  </span><span class="n">initial</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="o">$</span><span class="n">dumpfile</span><span class="p">(</span><span class="s2">&quot;sim.vcd&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="o">$</span><span class="n">dumpvars</span><span class="p">;</span>
<span class="w">    </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">    </span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b0;</span>
<span class="w">    </span><span class="c1">#(2*PERIOD);</span>
<span class="w">    </span><span class="n">rst</span><span class="o">-</span><span class="n">n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>

<span class="w">    </span><span class="c1">#(3*PERIOD);</span>

<span class="w">    </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b1;</span>

<span class="w">    </span><span class="c1">#(100*PERIOD);</span>

<span class="w">    </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="s1">&#39;b0;</span>

<span class="w">    </span><span class="c1">#(20*PERIOD);</span>

<span class="w">    </span><span class="o">$</span><span class="n">display</span><span class="p">(</span><span class="s2">&quot;Testbench finshed OK&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="o">$</span><span class="n">finish</span><span class="p">;</span>

<span class="w">  </span><span class="n">end</span>

<span class="n">endmodule</span>
</code></pre></div>

<p>counter-blinky.core 文件：</p>
<div class="highlight"><pre><span></span><code><span class="c1">#!yaml</span>
<span class="n">CAPI</span><span class="o">=</span><span class="mi">2</span><span class="p">:</span>

<span class="n">name</span><span class="p">:</span><span class="w"> </span><span class="n">qian</span><span class="p">:</span><span class="n">examples</span><span class="p">:</span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span><span class="p">:</span><span class="mf">1.0</span><span class="o">.</span><span class="mi">0</span>
<span class="n">description</span><span class="p">:</span><span class="w"> </span><span class="n">Counter</span><span class="o">-</span><span class="n">blinky</span><span class="p">,</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">example</span><span class="w"> </span><span class="n">core</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="n">dependencies</span>

<span class="n">filesets</span><span class="p">:</span>
<span class="w">  </span><span class="n">rtl</span><span class="p">:</span>
<span class="w">    </span><span class="n">files</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">rtl</span><span class="o">/</span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span><span class="o">.</span><span class="n">sv</span>
<span class="w">    </span><span class="n">file</span><span class="o">-</span><span class="n">type</span><span class="p">:</span><span class="w"> </span><span class="n">systemVerilogSource</span>
<span class="w">    </span><span class="n">depend</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">qian</span><span class="p">:</span><span class="n">examples</span><span class="p">:</span><span class="n">counter</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">fusesoc</span><span class="p">:</span><span class="n">utils</span><span class="p">:</span><span class="n">blinky</span><span class="p">:</span><span class="mi">0</span>

<span class="w">  </span><span class="n">tb</span><span class="p">:</span>
<span class="w">    </span><span class="n">files</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">tb</span><span class="o">/</span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span><span class="o">.</span><span class="n">sv</span>
<span class="w">    </span><span class="n">file</span><span class="o">-</span><span class="n">type</span><span class="p">:</span><span class="w"> </span><span class="n">systemVerilogSource</span>

<span class="n">targets</span><span class="p">:</span>
<span class="w">  </span><span class="n">default</span><span class="p">:</span><span class="w"> </span><span class="o">&amp;</span><span class="n">default</span>
<span class="w">    </span><span class="n">filesets</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">rtl</span>
<span class="w">    </span><span class="n">toplevel</span><span class="p">:</span><span class="w"> </span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span>
<span class="w">    </span><span class="n">parameters</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">DW</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">clk</span><span class="o">-</span><span class="n">freq</span><span class="o">-</span><span class="n">hz</span>

<span class="w">  </span><span class="n">sim</span><span class="p">:</span>
<span class="w">    </span><span class="o">&lt;&lt;</span><span class="p">:</span><span class="w"> </span><span class="o">*</span><span class="n">default</span>
<span class="w">    </span><span class="n">description</span><span class="p">:</span><span class="w"> </span><span class="n">Simulate</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">design</span>
<span class="w">    </span><span class="n">default</span><span class="o">-</span><span class="k">tool</span><span class="p">:</span><span class="w"> </span><span class="n">icarus</span>
<span class="w">    </span><span class="n">filesets</span><span class="o">-</span><span class="n">append</span><span class="p">:</span>
<span class="w">      </span><span class="o">-</span><span class="w"> </span><span class="n">tb</span>
<span class="w">    </span><span class="n">toplevel</span><span class="p">:</span><span class="w"> </span><span class="n">tb</span><span class="o">-</span><span class="n">counter</span><span class="o">-</span><span class="n">blinky</span>
<span class="w">    </span><span class="n">tools</span><span class="p">:</span>
<span class="w">      </span><span class="n">icarus</span><span class="p">:</span>
<span class="w">        </span><span class="n">iverilog</span><span class="o">-</span><span class="n">options</span><span class="p">:</span>
<span class="w">          </span><span class="o">-</span><span class="w"> </span><span class="o">-</span><span class="n">g2012</span>

<span class="n">parameters</span><span class="p">:</span>
<span class="w">  </span><span class="n">DW</span><span class="p">:</span>
<span class="w">    </span><span class="n">datatype</span><span class="w">    </span><span class="p">:</span><span class="w"> </span><span class="nb nb-Type">int</span>
<span class="w">    </span><span class="n">description</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="n">counter</span><span class="w"> </span><span class="n">width</span>
<span class="w">    </span><span class="n">paramtype</span><span class="w">   </span><span class="p">:</span><span class="w"> </span><span class="n">vlogparam</span>
<span class="w">  </span><span class="n">clk</span><span class="o">-</span><span class="n">freq</span><span class="o">-</span><span class="n">hz</span><span class="p">:</span>
<span class="w">    </span><span class="n">datatype</span><span class="w">    </span><span class="p">:</span><span class="w"> </span><span class="nb nb-Type">int</span>
<span class="w">    </span><span class="n">description</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="n">frequency</span><span class="w"> </span><span class="ow">in</span><span class="w"> </span><span class="n">hz</span>
<span class="w">    </span><span class="n">paramtype</span><span class="w">   </span><span class="p">:</span><span class="w"> </span><span class="n">vlogparam</span>
</code></pre></div>

<p>用下面的命令进行 build：</p>
<div class="highlight"><pre><span></span><code><span class="ch">#!bash</span>
fusesoc<span class="w"> </span>--cores-root<span class="o">=</span>mycores<span class="w"> </span>run<span class="w"> </span>--target<span class="o">=</span>sim<span class="w"> </span>--setup<span class="w"> </span>--build<span class="w"> </span>--run<span class="w"> </span>qian:examples:counter-blinky
</code></pre></div>

<p>然后就可以到 build 下查看波形，进行 debug 了。</p>
<h1 id="custom">Custom</h1>
<p>我们可以通过对 fusesoc.conf 文件的修改，实现自定义配置。</p>
<div class="highlight"><pre><span></span><code><span class="k">[main]</span>
<span class="na">cores-root</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">~/workspace/mycores</span>
<span class="na">build-root</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">~/workspace/build</span>
<span class="na">cache-root</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">~/workspace/remote</span>
</code></pre></div>

<p>conf 文件里面加入这些配置后，因为 <code>cores-root</code> 已经包含了本地目录，所以我们下面的命令中就不需要手动指定了：</p>
<div class="highlight"><pre><span></span><code><span class="ch">#!bash</span>
fusesoc<span class="w"> </span>--config<span class="w"> </span>fusesoc.conf<span class="w"> </span>run<span class="w"> </span>--target<span class="o">=</span>sim<span class="w"> </span>--setup<span class="w"> </span>--build<span class="w"> </span>--run<span class="w"> </span>qian:examples:counter-blinky
</code></pre></div>

<p>同时，build 完成后可以看到自动下载的 blinky 保存到了我们指定的 <code>cache-root</code> 目录下面。</p>
<p>运行时提示 cores-root 这个选项已经被弃用了，应该使用添加 library 的方式，查看 <code>fusesoc library add -h</code> 后再实验一下：</p>
<div class="highlight"><pre><span></span><code><span class="ch">#!bash</span>
fusesoc<span class="w"> </span>library<span class="w"> </span>add<span class="w"> </span>mycores<span class="w"> </span>~/workspace/mycores
fusesoc<span class="w"> </span>library<span class="w"> </span>list
</code></pre></div>

<p>可以看到已经成功添加了本地目录 <code>~/workspace/mycores</code> 为本地 library，打开 <code>fusesoc.conf</code> 可以看到相关的记录。以后使用这个目录下的 core 就不再需要在命令行手动指定路径了。</p>
<h1 id="more">More</h1>
<p>Fusesoc 的这个想法显然是从 <code>pip</code>， <code>npm</code> 借鉴过来的，现在硬件开源领域越来越多地借鉴软件领域的成功经验，比如 RISC-V、 fusesoc、硬件敏捷开发、chisel/spanil HDL、chipalliance 等等，如果将来硬件开发能像软件一样蓬勃发展，想想都是一件激动人心的事情。</p>
  </div>


  <div class="neighbors">
    <a class="btn float-left" href="https://qian-gu.github.io/posts/ic/verilog-and-systemverilog-gotchas-notes.html" title="《Verilog and SystemVerilog gotchas》笔记">
      <i class="fa fa-angle-left"></i> Previous Post
    </a>
    <a class="btn float-right" href="https://qian-gu.github.io/posts/ic/ca-cache.html" title="Computer Architecture 笔记 —— Cache">
      Next Post <i class="fa fa-angle-right"></i>
    </a>
  </div>

  <div class="related-posts">
    <h4>You might enjoy</h4>
    <ul class="related-posts">
      <li><a href="https://qian-gu.github.io/posts/tools/iverilog-verilator-and-gtkwave.html">开源 IC 工具/库 —— iverilog、verilator 和 gtkwave</a></li>
    </ul>
  </div>

    <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
    <ins class="adsbygoogle ads-responsive"
         data-ad-client="ca-pub-1821536199377100"
         data-ad-slot="4843941849"></ins>
    <script>
      (adsbygoogle = window.adsbygoogle || []).push({});
    </script>

<!-- Disqus -->
<div id="disqus_thread"></div>
<script type="text/javascript">
    var disqus_shortname = 'ChienGu';
    (function() {
        var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
        dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
        (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
    })();
</script>
<noscript>
    Please enable JavaScript to view comments.
</noscript>
<!-- End Disqus -->
</article>

<footer>
<p>
  &copy; 2023  - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/deed.en_US" target="_blank">Creative Commons Attribution-ShareAlike</a>
</p>
<p>
Built with <a href="http://getpelican.com" target="_blank">Pelican</a> using <a href="http://bit.ly/flex-pelican" target="_blank">Flex</a> theme
  <span class="footer-separator">|</span>
  Switch to the <a href="javascript:void(0)" onclick="theme.switch(`dark`)">dark</a> | <a href="javascript:void(0)" onclick="theme.switch(`light`)">light</a> | <a href="javascript:void(0)" onclick="theme.switch(`browser`)">browser</a> theme
  <script id="dark-theme-script"
          src="https://qian-gu.github.io/theme/dark-theme/dark-theme.min.js"
          data-enable-auto-detect-theme="True"
          data-default-theme="ligtht"
          type="text/javascript">
  </script>
</p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
           src="https://i.creativecommons.org/l/by-sa/4.0/80x15.png"
         width="80"
         height="15"/>
  </a>
</p></footer>  </main>

<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " Qian's Blog ",
  "url" : "https://qian-gu.github.io",
  "image": "https://qian-gu.github.io/images/logo.png",
  "description": "Qian's Thoughts and Writings"
}
</script><a href="https://github.com/qian-gu/qian-gu.github.io" target="_blank" class="github-corner" aria-label="View source on Github">
    <svg width="80"
         height="80"
         viewBox="0 0 250 250"
         style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;"
         aria-hidden="true">
        <path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path>
        <path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2"
              fill="currentColor"
              style="transform-origin: 130px 106px;"
              class="octo-arm">
        </path>
        <path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z"
              fill="currentColor"
              class="octo-body">
        </path>
    </svg>
</a>
  <script>
    window.loadStorkIndex = function () {
      stork.initialize("https://qian-gu.github.io/theme/stork/stork.wasm")
      stork.register("sitesearch", "https://qian-gu.github.io/search-index.st", { showProgress: false });
    }
  </script>
  <script src="https://qian-gu.github.io/theme/stork/stork.js"></script>

</body>
</html>