// Seed: 432229186
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output reg id_4
);
  initial id_4 = 1;
  always @* begin
    id_4 <= 1'b0;
  end
  logic id_5, id_6, id_7;
  logic id_8;
  logic id_9;
  reg   id_10;
  always @(1'b0 or negedge id_0) begin
    id_10 <= 1'h0;
  end
  logic id_11;
endmodule
