
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41  192804.0      1.05     380.0   12631.5                          
    0:00:41  192804.0      1.05     380.0   12631.5                          
    0:00:42  193139.1      1.05     380.0   12631.5                          
    0:00:42  193466.3      1.05     380.0   12631.5                          
    0:00:42  193793.5      1.05     380.0   12631.5                          
    0:00:42  194120.7      1.05     380.0   12631.5                          
    0:00:42  194447.9      1.05     380.0   12631.5                          
    0:01:01  189162.7      0.47     106.1    2967.2                          
    0:01:02  189162.7      0.47     106.1    2967.2                          
    0:01:02  189162.7      0.47     106.1    2967.2                          
    0:01:02  189162.4      0.47     106.1    2967.2                          
    0:01:03  189162.4      0.47     106.1    2967.2                          
    0:01:23  152062.1      0.49      81.6       0.0                          
    0:01:26  151951.4      0.49      78.9       0.0                          
    0:01:30  151956.0      0.48      77.4       0.0                          
    0:01:34  151963.4      0.46      76.1       0.0                          
    0:01:35  151974.0      0.45      75.2       0.0                          
    0:01:36  151978.8      0.44      74.4       0.0                          
    0:01:37  151986.3      0.43      73.6       0.0                          
    0:01:37  151994.0      0.43      73.0       0.0                          
    0:01:38  151998.2      0.43      72.6       0.0                          
    0:01:39  152003.0      0.42      72.1       0.0                          
    0:01:40  152008.4      0.39      71.0       0.0                          
    0:01:40  152017.7      0.39      70.3       0.0                          
    0:01:41  152018.2      0.38      69.6       0.0                          
    0:01:42  151847.7      0.38      69.6       0.0                          
    0:01:42  151847.7      0.38      69.6       0.0                          
    0:01:42  151847.7      0.38      69.6       0.0                          
    0:01:42  151847.7      0.38      69.6       0.0                          
    0:01:42  151847.7      0.38      69.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  151847.7      0.38      69.6       0.0                          
    0:01:42  151869.2      0.37      68.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:42  151895.3      0.36      67.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  151909.4      0.36      66.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  151921.6      0.36      65.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:43  151937.6      0.36      64.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  151958.9      0.36      62.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:43  151988.4      0.35      61.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:43  151997.5      0.34      61.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152022.5      0.34      59.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152034.2      0.34      59.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152049.1      0.34      58.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152065.0      0.34      57.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152086.3      0.33      56.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152095.6      0.33      55.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152111.0      0.33      54.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152120.6      0.33      54.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152133.6      0.32      53.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152148.5      0.32      53.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152161.3      0.32      53.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152181.8      0.32      52.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152191.9      0.32      51.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152217.7      0.32      50.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152230.5      0.31      50.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152247.5      0.31      49.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152266.6      0.30      48.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152285.0      0.30      48.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152298.8      0.30      47.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152312.1      0.30      47.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152336.1      0.29      47.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152349.1      0.29      46.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:45  152364.3      0.29      45.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152379.7      0.29      44.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152399.1      0.28      44.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152419.1      0.28      43.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152437.4      0.28      42.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152447.5      0.28      42.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152452.6      0.28      42.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152456.3      0.28      42.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:46  152467.2      0.27      42.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152483.7      0.27      41.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152494.9      0.27      41.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152510.3      0.27      41.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152521.2      0.27      40.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152534.5      0.27      40.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152555.0      0.27      40.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152563.8      0.26      40.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:47  152575.2      0.26      39.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152590.9      0.26      39.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152615.4      0.26      39.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152631.3      0.26      38.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152646.0      0.26      38.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152673.1      0.25      37.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152682.7      0.25      37.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152693.3      0.25      36.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152705.3      0.25      36.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:48  152718.8      0.25      36.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152732.1      0.25      36.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152740.9      0.25      36.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:48  152758.7      0.25      35.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152775.0      0.25      35.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152790.4      0.24      34.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:48  152800.2      0.24      34.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  152814.1      0.24      33.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152832.2      0.24      33.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152840.4      0.24      32.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152861.4      0.24      31.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152874.7      0.24      31.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152881.4      0.23      30.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152885.4      0.23      30.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152896.0      0.23      30.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152912.0      0.23      29.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152934.8      0.23      28.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152938.6      0.22      28.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152947.9      0.22      28.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152962.0      0.22      28.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  152975.0      0.22      27.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152982.7      0.21      27.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152996.8      0.21      27.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153007.5      0.21      26.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153027.1      0.21      26.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153036.2      0.21      26.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153039.9      0.21      25.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153052.4      0.21      25.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153060.9      0.21      25.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153072.9      0.20      25.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153085.1      0.20      25.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153100.3      0.20      25.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153103.5      0.20      24.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153107.2      0.20      24.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153115.7      0.20      24.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153126.6      0.20      24.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153137.0      0.20      24.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153153.5      0.20      24.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153163.1      0.20      23.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153180.1      0.19      23.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153190.5      0.19      23.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153197.4      0.19      23.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153206.4      0.19      23.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153221.6      0.19      23.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153229.8      0.19      23.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153242.9      0.19      23.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153247.9      0.19      23.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153250.8      0.19      23.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153262.3      0.19      22.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153268.4      0.19      22.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153276.1      0.19      22.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153281.7      0.19      22.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153289.1      0.19      22.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153292.6      0.19      22.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153298.7      0.19      22.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:53  153303.5      0.19      21.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153313.1      0.18      21.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153318.9      0.18      21.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153327.5      0.18      21.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153341.3      0.18      20.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:53  153347.7      0.18      20.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153351.4      0.18      20.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153356.7      0.18      20.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153362.3      0.18      20.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153365.5      0.18      20.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153371.9      0.17      20.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153376.4      0.17      19.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153384.9      0.17      19.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153403.0      0.17      19.7      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153404.6      0.17      19.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153409.6      0.17      19.4      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153420.8      0.17      19.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153425.6      0.17      19.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153432.3      0.17      19.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153440.5      0.17      18.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153444.0      0.17      18.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153451.7      0.17      18.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153462.3      0.17      18.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153465.2      0.17      18.2      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153471.9      0.17      17.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153473.8      0.16      17.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153477.5      0.16      17.8      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153483.1      0.16      17.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153492.4      0.16      17.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153502.7      0.16      17.1      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153506.7      0.16      17.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153519.8      0.16      16.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153526.2      0.16      16.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153534.4      0.16      16.6      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:56  153540.8      0.15      16.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153544.5      0.15      16.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153552.5      0.15      16.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153557.0      0.15      15.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153567.1      0.15      15.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153570.8      0.15      15.7      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153577.8      0.14      15.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153583.6      0.14      15.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153593.2      0.14      15.2      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153598.0      0.14      15.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153606.5      0.14      15.0      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153611.0      0.14      14.9      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153616.1      0.14      14.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153623.5      0.14      14.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153629.4      0.14      14.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153636.5      0.14      14.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153643.2      0.13      14.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153650.4      0.13      14.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153655.2      0.13      14.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153664.5      0.13      13.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153671.7      0.13      13.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153672.7      0.13      13.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153675.1      0.13      13.5      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153681.0      0.13      13.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153687.6      0.13      13.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153691.3      0.13      13.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153699.3      0.13      13.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153708.4      0.12      13.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153710.8      0.12      12.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153715.8      0.12      12.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153721.4      0.12      12.8      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153723.8      0.12      12.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153738.7      0.12      12.5      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153742.1      0.12      12.4      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153747.7      0.12      12.3      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153754.9      0.12      12.3      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153758.1      0.12      12.2      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153764.0      0.12      12.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153768.5      0.12      12.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153774.9      0.12      12.0      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153776.7      0.12      12.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153778.9      0.12      11.9      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153782.3      0.12      11.9      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153785.2      0.12      11.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153787.1      0.12      11.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153788.4      0.11      11.7      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153792.7      0.11      11.6      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153795.9      0.11      11.6      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153801.5      0.11      11.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153803.3      0.11      11.4      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153807.3      0.11      11.3      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153811.0      0.11      11.3      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153812.1      0.11      11.3      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153819.6      0.11      11.1      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153823.8      0.11      11.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153825.4      0.11      11.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153829.4      0.11      10.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153832.6      0.11      10.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153839.5      0.11      10.8      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153847.2      0.11      10.8      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:01  153850.9      0.11      10.7      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:01  153855.5      0.11      10.6      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  153860.5      0.11      10.6      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:01  153864.2      0.11      10.5      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153870.1      0.11      10.4      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153877.8      0.10      10.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:01  153879.7      0.10      10.4      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:02  153883.4      0.10      10.4      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:02  153887.6      0.10      10.3      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  153892.2      0.10      10.2      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:03  153892.2      0.10      10.2      48.4                          
    0:02:05  150774.1      0.10      10.2      48.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:05  150774.1      0.10      10.2      48.4                          
    0:02:06  150761.3      0.10      10.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  150764.0      0.10      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150770.7      0.10      10.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150777.6      0.10      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150785.3      0.10       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150794.3      0.10       9.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150805.5      0.10       9.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  150808.2      0.10       9.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150818.3      0.10       9.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  150820.7      0.10       9.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150838.8      0.10       9.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  150845.1      0.10       9.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  150851.0      0.10       9.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  150859.8      0.10       9.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  150866.4      0.10       8.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  150866.7      0.10       8.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150867.2      0.10       8.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150869.6      0.10       8.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  150886.1      0.10       8.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150893.0      0.10       8.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150916.7      0.10       8.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150918.8      0.10       8.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150923.1      0.10       8.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150934.2      0.10       8.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150943.6      0.09       8.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150951.0      0.09       8.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150955.0      0.09       8.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150958.2      0.09       8.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150964.3      0.09       8.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150971.0      0.09       7.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150975.2      0.09       7.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  150980.5      0.09       7.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150984.0      0.09       7.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150986.9      0.09       7.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150987.7      0.09       7.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150992.5      0.09       7.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151006.6      0.09       7.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:08  151010.1      0.09       7.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151014.8      0.09       7.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151018.0      0.09       7.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:09  151022.6      0.09       7.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151026.6      0.09       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151039.1      0.09       7.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151046.5      0.09       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151048.9      0.09       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151049.2      0.09       7.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151049.2      0.09       7.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151049.2      0.09       7.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151052.6      0.08       7.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151057.9      0.08       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151061.1      0.08       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151067.0      0.08       7.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151066.5      0.08       7.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151070.7      0.08       7.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151079.8      0.08       7.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151079.8      0.08       7.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151088.5      0.08       6.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151094.1      0.08       6.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151095.2      0.08       6.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151102.4      0.08       6.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151105.8      0.08       6.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151111.7      0.08       6.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151113.8      0.08       6.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151115.4      0.08       6.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151126.6      0.08       6.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151127.4      0.08       6.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151130.6      0.08       6.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151135.3      0.08       6.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:11  151136.1      0.08       6.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:11  151136.1      0.08       6.5       0.0                          
    0:02:12  151136.1      0.08       6.5       0.0                          
    0:02:17  148683.4      0.12       6.6       0.0                          
    0:02:19  146908.3      0.12       6.6       0.0                          
    0:02:19  146885.5      0.12       6.6       0.0                          
    0:02:19  146880.1      0.12       6.6       0.0                          
    0:02:20  146873.2      0.12       6.6       0.0                          
    0:02:20  146873.2      0.12       6.6       0.0                          
    0:02:21  146875.9      0.08       6.4       0.0                          
    0:02:22  146617.1      0.09       6.6       0.0                          
    0:02:22  146610.2      0.09       6.6       0.0                          
    0:02:23  146610.2      0.09       6.6       0.0                          
    0:02:23  146610.2      0.09       6.6       0.0                          
    0:02:23  146610.2      0.09       6.6       0.0                          
    0:02:23  146610.2      0.09       6.6       0.0                          
    0:02:23  146610.2      0.09       6.6       0.0                          
    0:02:23  146613.6      0.08       6.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:23  146617.3      0.08       6.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  146649.3      0.08       6.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  146684.1      0.08       6.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  146688.6      0.07       6.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:24  146694.7      0.07       6.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:24  146704.1      0.07       5.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146711.5      0.07       5.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:25  146713.4      0.07       5.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:25  146729.1      0.07       5.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146736.5      0.07       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:25  146745.8      0.07       5.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:25  146749.3      0.07       5.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146755.9      0.07       5.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:25  146766.6      0.07       5.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146771.9      0.07       5.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146776.1      0.07       5.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146779.3      0.07       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:25  146783.6      0.07       4.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:25  146786.8      0.07       4.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146793.7      0.07       4.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146795.6      0.07       4.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146796.4      0.07       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146802.7      0.07       4.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:26  146806.5      0.07       4.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:26  146810.2      0.06       4.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146813.6      0.06       4.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146817.9      0.06       4.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146829.1      0.06       4.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146836.0      0.06       4.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146845.3      0.06       4.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146849.8      0.06       4.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146852.7      0.06       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146857.5      0.06       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146870.0      0.06       4.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146872.4      0.06       4.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146874.3      0.06       4.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:27  146880.7      0.06       4.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146887.3      0.06       4.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146898.8      0.06       4.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146905.7      0.06       3.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146913.1      0.06       3.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146915.5      0.06       3.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:27  146920.0      0.06       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146922.4      0.06       3.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146925.9      0.05       3.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146930.4      0.05       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:28  146936.0      0.05       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146943.2      0.05       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146952.2      0.05       3.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146952.2      0.05       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:28  146952.0      0.05       3.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146957.5      0.05       3.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146959.1      0.05       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146965.0      0.05       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146969.0      0.05       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146978.3      0.05       3.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146980.7      0.05       3.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146983.1      0.05       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146992.4      0.05       3.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146998.0      0.05       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147002.5      0.05       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:29  147008.9      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:29  147008.6      0.05       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147010.5      0.05       3.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  147014.2      0.05       3.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  147016.9      0.05       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147020.9      0.05       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147022.5      0.05       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147025.1      0.05       3.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147029.6      0.05       3.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147031.8      0.05       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147032.8      0.05       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147035.5      0.05       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147046.4      0.04       2.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147048.3      0.04       2.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147050.4      0.04       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147056.0      0.04       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147059.2      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147062.6      0.04       2.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147065.5      0.04       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:31  147071.9      0.04       2.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  147073.8      0.04       2.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:31  147075.7      0.04       2.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:31  147079.4      0.04       2.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  147083.4      0.04       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147084.7      0.04       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147088.2      0.04       2.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147090.5      0.04       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147090.8      0.04       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:32  147085.2      0.04       2.6       0.0                          
    0:02:34  146982.8      0.04       2.6       0.0                          
    0:02:34  146978.0      0.04       2.6       0.0                          
    0:02:34  146970.6      0.04       2.6       0.0                          
    0:02:34  146960.7      0.04       2.6       0.0                          
    0:02:34  146949.8      0.04       2.6       0.0                          
    0:02:34  146941.6      0.04       2.6       0.0                          
    0:02:34  146938.1      0.04       2.6       0.0                          
    0:02:34  146933.3      0.04       2.6       0.0                          
    0:02:35  146924.8      0.04       2.6       0.0                          
    0:02:35  146883.9      0.04       2.6       0.0                          
    0:02:35  146731.4      0.04       2.6       0.0                          
    0:02:36  146578.2      0.04       2.6       0.0                          
    0:02:36  146425.8      0.04       2.6       0.0                          
    0:02:36  146273.4      0.04       2.6       0.0                          
    0:02:37  146120.2      0.04       2.6       0.0                          
    0:02:37  145967.8      0.04       2.6       0.0                          
    0:02:37  145836.6      0.04       2.6       0.0                          
    0:02:38  145730.0      0.04       2.6       0.0                          
    0:02:38  145693.3      0.04       2.6       0.0                          
    0:02:38  145670.9      0.04       2.6       0.0                          
    0:02:39  145648.6      0.04       2.6       0.0                          
    0:02:39  145645.9      0.04       2.6       0.0                          
    0:02:39  145645.4      0.04       2.6       0.0                          
    0:02:39  145644.8      0.04       2.6       0.0                          
    0:02:39  145644.0      0.04       2.6       0.0                          
    0:02:40  145642.2      0.04       2.6       0.0                          
    0:02:40  145641.4      0.04       2.6       0.0                          
    0:02:40  145637.7      0.04       2.6       0.0                          
    0:02:41  145636.9      0.04       2.6       0.0                          
    0:02:42  145636.9      0.04       2.6       0.0                          
    0:02:43  145599.4      0.05       2.7       0.0                          
    0:02:43  145598.6      0.05       2.7       0.0                          
    0:02:43  145598.6      0.05       2.7       0.0                          
    0:02:43  145598.6      0.05       2.7       0.0                          
    0:02:43  145598.6      0.05       2.7       0.0                          
    0:02:43  145598.6      0.05       2.7       0.0                          
    0:02:43  145598.6      0.05       2.7       0.0                          
    0:02:43  145607.1      0.04       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:44  145609.7      0.04       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145610.0      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145610.3      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145611.3      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:44  145612.7      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145618.0      0.04       2.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  145624.1      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145627.5      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145634.2      0.04       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145639.0      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:44  145645.9      0.04       2.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145647.0      0.04       2.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145655.5      0.04       2.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145658.4      0.04       2.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145661.9      0.04       2.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145668.8      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:45  145673.6      0.04       2.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145677.6      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:45  145683.1      0.04       2.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  145685.3      0.04       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:45  145689.8      0.04       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:45  145689.8      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145693.8      0.04       2.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145697.8      0.04       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:46  145699.9      0.04       2.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  145704.7      0.03       2.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  145707.9      0.03       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145710.3      0.03       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145711.1      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145712.4      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145712.4      0.03       2.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  145715.1      0.03       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:46  145718.0      0.03       2.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  145721.4      0.03       2.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  145722.2      0.03       2.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  145723.3      0.03       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:47  145723.3      0.03       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:47  145725.2      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:47  145733.4      0.03       1.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  145736.1      0.03       1.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  145738.7      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145740.6      0.03       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145742.2      0.03       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145744.9      0.03       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145755.5      0.03       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  145756.6      0.03       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145762.1      0.03       1.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145762.9      0.03       1.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:48  145763.2      0.03       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145765.1      0.03       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145767.7      0.03       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:48  145768.3      0.03       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  145769.6      0.03       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145774.6      0.03       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145778.6      0.03       1.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145780.2      0.03       1.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  145786.9      0.03       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145788.7      0.03       1.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  145789.8      0.03       1.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  145791.9      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145793.5      0.03       1.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  145796.7      0.03       1.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  145800.4      0.03       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145803.1      0.03       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:49  145804.2      0.03       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:50  145807.1      0.03       1.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  145807.1      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:50  145814.5      0.03       1.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:50  145815.3      0.03       1.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  145816.7      0.03       1.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  145816.1      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:50  145816.1      0.03       1.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  145818.5      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:50  145822.5      0.03       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  145823.3      0.03       1.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  145824.4      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:50  145826.3      0.03       1.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  145828.6      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145830.2      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145832.4      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145837.4      0.02       1.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145838.8      0.02       1.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:51  145843.0      0.02       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145848.3      0.02       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145850.7      0.02       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145850.7      0.02       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  145854.2      0.02       1.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  145862.7      0.02       1.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  145862.4      0.02       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145863.0      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145863.5      0.02       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145866.7      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145868.3      0.02       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145870.9      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145870.9      0.02       1.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:52  145878.1      0.02       1.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  145878.4      0.02       1.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  145882.9      0.02       1.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  145884.5      0.02       1.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145887.2      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145890.9      0.02       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145894.9      0.02       1.1       0.0 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:53  145897.3      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:53  145899.7      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:53  145902.9      0.02       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145906.6      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145911.4      0.02       1.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145915.1      0.02       1.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145917.2      0.02       1.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145917.0      0.02       1.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  145921.2      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145922.0      0.02       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145928.7      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:54  145933.4      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145935.8      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:54  145938.5      0.02       1.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:54  145940.6      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145941.4      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145945.4      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:54  145949.4      0.02       0.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  145952.3      0.02       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145956.9      0.02       0.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  145959.3      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145961.9      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:54  145963.8      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:55  145965.4      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145969.6      0.02       0.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  145972.3      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145974.9      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:55  145977.3      0.02       0.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  145982.7      0.02       0.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  145985.6      0.02       0.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:55  145987.7      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145988.5      0.02       0.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  145990.4      0.02       0.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145993.6      0.02       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  145996.8      0.01       0.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  146004.2      0.01       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146005.8      0.01       0.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  146008.2      0.01       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146013.0      0.01       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146015.9      0.01       0.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146018.0      0.01       0.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146020.7      0.01       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:56  146023.4      0.01       0.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:57  146028.1      0.01       0.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/path/Mat_a_Mem/Incr/clr': 1643 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:51:01 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              62888.252493
Buf/Inv area:                     3797.416009
Noncombinational area:           83139.893127
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146028.145620
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:51:09 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  50.7005 mW   (93%)
  Net Switching Power  =   3.8839 mW    (7%)
                         ---------
Total Dynamic Power    =  54.5844 mW  (100%)

Cell Leakage Power     =   3.0816 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.9146e+04          588.8535        1.4020e+06        5.1136e+04  (  88.68%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5526e+03        3.2950e+03        1.6796e+06        6.5272e+03  (  11.32%)
--------------------------------------------------------------------------------------------------
Total          5.0699e+04 uW     3.8838e+03 uW     3.0816e+06 nW     5.7663e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:51:09 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[19].path/path/genblk1.add_in_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[19].path/Mat_a_Mem/Mem/U565/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out[12] (memory_b16_SIZE20_LOGSIZE5_2)
                                                          0.00       0.23 f
  path/genblk1[19].path/Mat_a_Mem/data_out[12] (seqMemory_b16_SIZE20_2)
                                                          0.00       0.23 f
  path/genblk1[19].path/path/in0[12] (mac_b16_g1_1)       0.00       0.23 f
  path/genblk1[19].path/path/mult_21/a[12] (mac_b16_g1_1_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[19].path/path/mult_21/U1018/Z (XOR2_X1)
                                                          0.07       0.31 r
  path/genblk1[19].path/path/mult_21/U764/ZN (NAND2_X1)
                                                          0.04       0.35 f
  path/genblk1[19].path/path/mult_21/U1220/ZN (OAI22_X1)
                                                          0.05       0.40 r
  path/genblk1[19].path/path/mult_21/U305/CO (HA_X1)      0.07       0.47 r
  path/genblk1[19].path/path/mult_21/U297/S (FA_X1)       0.11       0.58 f
  path/genblk1[19].path/path/mult_21/U295/S (FA_X1)       0.14       0.72 r
  path/genblk1[19].path/path/mult_21/U294/S (FA_X1)       0.12       0.84 f
  path/genblk1[19].path/path/mult_21/U1210/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[19].path/path/mult_21/U1209/ZN (OAI21_X1)
                                                          0.04       0.92 f
  path/genblk1[19].path/path/mult_21/U1178/ZN (AOI21_X1)
                                                          0.06       0.97 r
  path/genblk1[19].path/path/mult_21/U1328/ZN (OAI21_X1)
                                                          0.03       1.00 f
  path/genblk1[19].path/path/mult_21/U851/ZN (AOI21_X1)
                                                          0.04       1.05 r
  path/genblk1[19].path/path/mult_21/U1327/ZN (OAI21_X1)
                                                          0.03       1.08 f
  path/genblk1[19].path/path/mult_21/U894/ZN (AOI21_X1)
                                                          0.04       1.12 r
  path/genblk1[19].path/path/mult_21/U1263/ZN (OAI21_X1)
                                                          0.03       1.15 f
  path/genblk1[19].path/path/mult_21/U1244/ZN (AOI21_X1)
                                                          0.04       1.20 r
  path/genblk1[19].path/path/mult_21/U1304/ZN (OAI21_X1)
                                                          0.03       1.23 f
  path/genblk1[19].path/path/mult_21/U900/ZN (AOI21_X1)
                                                          0.04       1.27 r
  path/genblk1[19].path/path/mult_21/U1326/ZN (OAI21_X1)
                                                          0.04       1.31 f
  path/genblk1[19].path/path/mult_21/U871/ZN (NAND2_X1)
                                                          0.04       1.35 r
  path/genblk1[19].path/path/mult_21/U873/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[19].path/path/mult_21/U812/ZN (NAND2_X1)
                                                          0.03       1.42 r
  path/genblk1[19].path/path/mult_21/U804/ZN (NAND3_X1)
                                                          0.05       1.47 f
  path/genblk1[19].path/path/mult_21/U698/ZN (NAND2_X1)
                                                          0.04       1.50 r
  path/genblk1[19].path/path/mult_21/U806/ZN (NAND3_X1)
                                                          0.03       1.54 f
  path/genblk1[19].path/path/mult_21/U818/ZN (NAND2_X1)
                                                          0.03       1.57 r
  path/genblk1[19].path/path/mult_21/U805/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[19].path/path/mult_21/U879/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[19].path/path/mult_21/U880/ZN (NAND3_X1)
                                                          0.04       1.68 f
  path/genblk1[19].path/path/mult_21/U884/ZN (NAND2_X1)
                                                          0.03       1.71 r
  path/genblk1[19].path/path/mult_21/U886/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[19].path/path/mult_21/U52/S (FA_X1)        0.13       1.87 r
  path/genblk1[19].path/path/mult_21/product[30] (mac_b16_g1_1_DW_mult_tc_1)
                                                          0.00       1.87 r
  path/genblk1[19].path/path/genblk1.add_in_reg[30]/D (DFF_X2)
                                                          0.01       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[19].path/path/genblk1.add_in_reg[30]/CK (DFF_X2)
                                                          0.00       1.90 r
  library setup time                                     -0.03       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
