
*** Running vivado
    with args -log comblock_fifo_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source comblock_fifo_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source comblock_fifo_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danie/Documents/Repaso_VIVADO/core-comblock-master/src/comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top comblock_fifo_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_c_counter_binary_0_0/comblock_fifo_c_counter_binary_0_0.dcp' for cell 'comblock_fifo_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_comblock_0_0/comblock_fifo_comblock_0_0.dcp' for cell 'comblock_fifo_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_processing_system7_0_0/comblock_fifo_processing_system7_0_0.dcp' for cell 'comblock_fifo_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_rst_ps7_0_100M_0/comblock_fifo_rst_ps7_0_100M_0.dcp' for cell 'comblock_fifo_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_xbar_0/comblock_fifo_xbar_0.dcp' for cell 'comblock_fifo_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_auto_pc_0/comblock_fifo_auto_pc_0.dcp' for cell 'comblock_fifo_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_auto_pc_1/comblock_fifo_auto_pc_1.dcp' for cell 'comblock_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_processing_system7_0_0/comblock_fifo_processing_system7_0_0.xdc] for cell 'comblock_fifo_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_processing_system7_0_0/comblock_fifo_processing_system7_0_0.xdc] for cell 'comblock_fifo_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_rst_ps7_0_100M_0/comblock_fifo_rst_ps7_0_100M_0_board.xdc] for cell 'comblock_fifo_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_rst_ps7_0_100M_0/comblock_fifo_rst_ps7_0_100M_0_board.xdc] for cell 'comblock_fifo_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_rst_ps7_0_100M_0/comblock_fifo_rst_ps7_0_100M_0.xdc] for cell 'comblock_fifo_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.srcs/sources_1/bd/comblock_fifo/ip/comblock_fifo_rst_ps7_0_100M_0/comblock_fifo_rst_ps7_0_100M_0.xdc] for cell 'comblock_fifo_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 760.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 760.758 ; gain = 430.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 784.770 ; gain = 24.012

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a297f47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1319.512 ; gain = 534.742

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20d5533dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 103 cells and removed 164 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15091127f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 126 cells and removed 372 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1655cbf14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 400 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1655cbf14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1655cbf14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1655cbf14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             103  |             164  |                                              0  |
|  Constant propagation         |             126  |             372  |                                              0  |
|  Sweep                        |               0  |             400  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1463.051 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14a484c24

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1463.051 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a484c24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1463.051 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a484c24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.051 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.051 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14a484c24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1463.051 ; gain = 702.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1463.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.runs/impl_1/comblock_fifo_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file comblock_fifo_wrapper_drc_opted.rpt -pb comblock_fifo_wrapper_drc_opted.pb -rpx comblock_fifo_wrapper_drc_opted.rpx
Command: report_drc -file comblock_fifo_wrapper_drc_opted.rpt -pb comblock_fifo_wrapper_drc_opted.pb -rpx comblock_fifo_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.runs/impl_1/comblock_fifo_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.051 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b1a56c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1463.051 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e88afae2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: de3e9db6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: de3e9db6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: de3e9db6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5ebad9f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.051 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: caf680ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.051 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1554583f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.051 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1554583f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 74ce0cfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 96d7073a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9d700bd0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 122e30faf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16af40e0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f9119aba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 8204d59f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11777d9fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.051 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11777d9fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.051 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1089503a4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1089503a4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.069. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1154b1e0f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258
Phase 4.1 Post Commit Optimization | Checksum: 1154b1e0f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1154b1e0f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1154b1e0f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1475.309 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: de32256b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258
Phase 4 Post Placement Optimization and Clean-Up | Checksum: de32256b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258
Ending Placer Task | Checksum: 7dfde9da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.309 ; gain = 12.258
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1475.309 ; gain = 12.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1475.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1485.250 ; gain = 9.941
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.runs/impl_1/comblock_fifo_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file comblock_fifo_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1485.250 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file comblock_fifo_wrapper_utilization_placed.rpt -pb comblock_fifo_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file comblock_fifo_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1485.250 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1f187df1 ConstDB: 0 ShapeSum: 5ee56be9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a2c68e09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1583.395 ; gain = 98.063
Post Restoration Checksum: NetGraph: 4c07a29a NumContArr: 56beeb6f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a2c68e09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.629 ; gain = 126.297

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a2c68e09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1619.473 ; gain = 134.141

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a2c68e09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1619.473 ; gain = 134.141
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 219692c45

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1642.723 ; gain = 157.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.164  | TNS=0.000  | WHS=-0.205 | THS=-30.025|

Phase 2 Router Initialization | Checksum: 179cf81eb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1642.723 ; gain = 157.391

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2249
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2249
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16ab8ebe2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17534103c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.910  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14b54164d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.910  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f482f175

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391
Phase 4 Rip-up And Reroute | Checksum: f482f175

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f482f175

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f482f175

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391
Phase 5 Delay and Skew Optimization | Checksum: f482f175

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ab6f9f42

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.924  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ec51611d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.723 ; gain = 157.391
Phase 6 Post Hold Fix | Checksum: ec51611d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.297711 %
  Global Horizontal Routing Utilization  = 0.490788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 120c38243

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 120c38243

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b939619a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.723 ; gain = 157.391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.924  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b939619a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.723 ; gain = 157.391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.723 ; gain = 157.391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1642.723 ; gain = 157.473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1642.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1657.250 ; gain = 14.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.runs/impl_1/comblock_fifo_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file comblock_fifo_wrapper_drc_routed.rpt -pb comblock_fifo_wrapper_drc_routed.pb -rpx comblock_fifo_wrapper_drc_routed.rpx
Command: report_drc -file comblock_fifo_wrapper_drc_routed.rpt -pb comblock_fifo_wrapper_drc_routed.pb -rpx comblock_fifo_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.runs/impl_1/comblock_fifo_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file comblock_fifo_wrapper_methodology_drc_routed.rpt -pb comblock_fifo_wrapper_methodology_drc_routed.pb -rpx comblock_fifo_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file comblock_fifo_wrapper_methodology_drc_routed.rpt -pb comblock_fifo_wrapper_methodology_drc_routed.pb -rpx comblock_fifo_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/danie/Documents/Repaso_VIVADO/comblock_fifo/comblock_fifo.runs/impl_1/comblock_fifo_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file comblock_fifo_wrapper_power_routed.rpt -pb comblock_fifo_wrapper_power_summary_routed.pb -rpx comblock_fifo_wrapper_power_routed.rpx
Command: report_power -file comblock_fifo_wrapper_power_routed.rpt -pb comblock_fifo_wrapper_power_summary_routed.pb -rpx comblock_fifo_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file comblock_fifo_wrapper_route_status.rpt -pb comblock_fifo_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file comblock_fifo_wrapper_timing_summary_routed.rpt -pb comblock_fifo_wrapper_timing_summary_routed.pb -rpx comblock_fifo_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file comblock_fifo_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file comblock_fifo_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file comblock_fifo_wrapper_bus_skew_routed.rpt -pb comblock_fifo_wrapper_bus_skew_routed.pb -rpx comblock_fifo_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force comblock_fifo_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./comblock_fifo_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2082.609 ; gain = 418.199
INFO: [Common 17-206] Exiting Vivado at Tue May 26 03:10:13 2020...
