// Seed: 552203158
module module_0;
  assign id_0 = id_0;
  initial id_0 = 1;
  reg id_1;
  initial id_1 <= id_0;
  logic id_2;
  assign id_1 = 1;
  type_13(
      1, id_3[1], 1
  );
  reg   id_4;
  logic id_5;
  logic id_6;
  logic id_7 = 1 && 1;
  assign id_1 = id_4;
  logic id_8, id_9;
  type_18 id_10 (.id_0(id_4 == 1));
endmodule
