Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: dispmux_main_bh.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dispmux_main_bh.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dispmux_main_bh"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : dispmux_main_bh
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "hex2SevenSeg.v" in library work
Compiling verilog file "disp_mux_bh.v" in library work
Module <hex2SevenSeg> compiled
Compiling verilog file "dispmux_main_bh.v" in library work
Module <disp_mux_bh> compiled
Module <dispmux_main_bh> compiled
No errors in compilation
Analysis of file <"dispmux_main_bh.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <dispmux_main_bh> in library <work>.

Analyzing hierarchy for module <hex2SevenSeg> in library <work>.

Analyzing hierarchy for module <disp_mux_bh> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <dispmux_main_bh>.
Module <dispmux_main_bh> is correct for synthesis.
 
Analyzing module <hex2SevenSeg> in library <work>.
Module <hex2SevenSeg> is correct for synthesis.
 
Analyzing module <disp_mux_bh> in library <work>.
Module <disp_mux_bh> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <hex2SevenSeg>.
    Related source file is "hex2SevenSeg.v".
    Found 16x7-bit ROM for signal <z>.
    Summary:
	inferred   1 ROM(s).
Unit <hex2SevenSeg> synthesized.


Synthesizing Unit <disp_mux_bh>.
    Related source file is "disp_mux_bh.v".
    Found 1-of-4 decoder for signal <an>.
    Found 7-bit 4-to-1 multiplexer for signal <sseg>.
    Found 17-bit up counter for signal <r_qreg>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <disp_mux_bh> synthesized.


Synthesizing Unit <dispmux_main_bh>.
    Related source file is "dispmux_main_bh.v".
WARNING:Xst:737 - Found 7-bit latch for signal <in0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <in1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <in2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <in3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <dispmux_main_bh> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Latches                                              : 4
 7-bit latch                                           : 4
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Latches                                              : 4
 7-bit latch                                           : 4
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dispmux_main_bh> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dispmux_main_bh, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dispmux_main_bh.ngr
Top Level Output File Name         : dispmux_main_bh
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 88
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 16
#      LUT2                        : 8
#      LUT3                        : 14
#      LUT4                        : 7
#      MUXCY                       : 16
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 45
#      FD                          : 17
#      LD                          : 21
#      LD_1                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 6
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       32  out of    960     3%  
 Number of Slice Flip Flops:             45  out of   1920     2%  
 Number of 4 input LUTs:                 46  out of   1920     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
in3_cmp_eq0000(in3_cmp_eq00001:O)  | NONE(*)(in3_0)         | 7     |
in2_cmp_eq0000(in2_cmp_eq00001:O)  | NONE(*)(in2_0)         | 7     |
in1_cmp_eq0000(in1_cmp_eq00001:O)  | NONE(*)(in1_0)         | 7     |
in0_not0001(in0_not00011:O)        | NONE(*)(in0_0)         | 7     |
clk                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.727ns (Maximum Frequency: 268.312MHz)
   Minimum input arrival time before clock: 2.740ns
   Maximum output required time after clock: 6.004ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.727ns (frequency: 268.312MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               3.727ns (Levels of Logic = 17)
  Source:            c5/r_qreg_1 (FF)
  Destination:       c5/r_qreg_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c5/r_qreg_1 to c5/r_qreg_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  c5/r_qreg_1 (c5/r_qreg_1)
     LUT1:I0->O            1   0.612   0.000  c5/Mcount_r_qreg_cy<1>_rt (c5/Mcount_r_qreg_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  c5/Mcount_r_qreg_cy<1> (c5/Mcount_r_qreg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<2> (c5/Mcount_r_qreg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<3> (c5/Mcount_r_qreg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<4> (c5/Mcount_r_qreg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<5> (c5/Mcount_r_qreg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<6> (c5/Mcount_r_qreg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<7> (c5/Mcount_r_qreg_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<8> (c5/Mcount_r_qreg_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<9> (c5/Mcount_r_qreg_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<10> (c5/Mcount_r_qreg_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<11> (c5/Mcount_r_qreg_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<12> (c5/Mcount_r_qreg_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<13> (c5/Mcount_r_qreg_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  c5/Mcount_r_qreg_cy<14> (c5/Mcount_r_qreg_cy<14>)
     MUXCY:CI->O           0   0.051   0.000  c5/Mcount_r_qreg_cy<15> (c5/Mcount_r_qreg_cy<15>)
     XORCY:CI->O           1   0.699   0.000  c5/Mcount_r_qreg_xor<16> (Result<16>)
     FD:D                      0.268          c5/r_qreg_16
    ----------------------------------------
    Total                      3.727ns (3.218ns logic, 0.509ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in3_cmp_eq0000'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.740ns (Levels of Logic = 2)
  Source:            swInput<1> (PAD)
  Destination:       in3_0 (LATCH)
  Destination Clock: in3_cmp_eq0000 falling

  Data Path: swInput<1> to in3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  swInput_1_IBUF (swInput_1_IBUF)
     LUT4:I0->O            4   0.612   0.000  c1/r<4>1 (in4<4>)
     LD:D                      0.268          in3_4
    ----------------------------------------
    Total                      2.740ns (1.986ns logic, 0.754ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in2_cmp_eq0000'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.740ns (Levels of Logic = 2)
  Source:            swInput<1> (PAD)
  Destination:       in2_0 (LATCH)
  Destination Clock: in2_cmp_eq0000 falling

  Data Path: swInput<1> to in2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  swInput_1_IBUF (swInput_1_IBUF)
     LUT4:I0->O            4   0.612   0.000  c1/r<4>1 (in4<4>)
     LD:D                      0.268          in2_4
    ----------------------------------------
    Total                      2.740ns (1.986ns logic, 0.754ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in1_cmp_eq0000'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.740ns (Levels of Logic = 2)
  Source:            swInput<1> (PAD)
  Destination:       in1_0 (LATCH)
  Destination Clock: in1_cmp_eq0000 falling

  Data Path: swInput<1> to in1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  swInput_1_IBUF (swInput_1_IBUF)
     LUT4:I0->O            4   0.612   0.000  c1/r<4>1 (in4<4>)
     LD:D                      0.268          in1_4
    ----------------------------------------
    Total                      2.740ns (1.986ns logic, 0.754ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in0_not0001'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.740ns (Levels of Logic = 2)
  Source:            swInput<1> (PAD)
  Destination:       in0_0 (LATCH)
  Destination Clock: in0_not0001 rising

  Data Path: swInput<1> to in0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  swInput_1_IBUF (swInput_1_IBUF)
     LUT4:I0->O            4   0.612   0.000  c1/r<4>1 (in4<4>)
     LD_1:D                    0.268          in0_4
    ----------------------------------------
    Total                      2.740ns (1.986ns logic, 0.754ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 29 / 11
-------------------------------------------------------------------------
Offset:              6.004ns (Levels of Logic = 3)
  Source:            c5/r_qreg_15 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clk rising

  Data Path: c5/r_qreg_15 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.514   1.074  c5/r_qreg_15 (c5/r_qreg_15)
     LUT3:I0->O            1   0.612   0.000  c5/Mmux_sseg_3 (c5/Mmux_sseg_3)
     MUXF5:I1->O           1   0.278   0.357  c5/Mmux_sseg_2_f5 (sseg_0_OBUF)
     OBUF:I->O                 3.169          sseg_0_OBUF (sseg<0>)
    ----------------------------------------
    Total                      6.004ns (4.573ns logic, 1.431ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'in0_not0001'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.430ns (Levels of Logic = 3)
  Source:            in0_6 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      in0_not0001 rising

  Data Path: in0_6 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.588   0.426  in0_6 (in0_6)
     LUT3:I1->O            1   0.612   0.000  c5/Mmux_sseg_46 (c5/Mmux_sseg_46)
     MUXF5:I0->O           1   0.278   0.357  c5/Mmux_sseg_2_f5_5 (sseg_6_OBUF)
     OBUF:I->O                 3.169          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      5.430ns (4.647ns logic, 0.783ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'in1_cmp_eq0000'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.391ns (Levels of Logic = 3)
  Source:            in1_6 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      in1_cmp_eq0000 falling

  Data Path: in1_6 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.387  in1_6 (in1_6)
     LUT3:I2->O            1   0.612   0.000  c5/Mmux_sseg_46 (c5/Mmux_sseg_46)
     MUXF5:I0->O           1   0.278   0.357  c5/Mmux_sseg_2_f5_5 (sseg_6_OBUF)
     OBUF:I->O                 3.169          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      5.391ns (4.647ns logic, 0.744ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'in2_cmp_eq0000'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.430ns (Levels of Logic = 3)
  Source:            in2_6 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      in2_cmp_eq0000 falling

  Data Path: in2_6 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.426  in2_6 (in2_6)
     LUT3:I1->O            1   0.612   0.000  c5/Mmux_sseg_36 (c5/Mmux_sseg_36)
     MUXF5:I1->O           1   0.278   0.357  c5/Mmux_sseg_2_f5_5 (sseg_6_OBUF)
     OBUF:I->O                 3.169          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      5.430ns (4.647ns logic, 0.783ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'in3_cmp_eq0000'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.391ns (Levels of Logic = 3)
  Source:            in3_6 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      in3_cmp_eq0000 falling

  Data Path: in3_6 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.387  in3_6 (in3_6)
     LUT3:I2->O            1   0.612   0.000  c5/Mmux_sseg_36 (c5/Mmux_sseg_36)
     MUXF5:I1->O           1   0.278   0.357  c5/Mmux_sseg_2_f5_5 (sseg_6_OBUF)
     OBUF:I->O                 3.169          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      5.391ns (4.647ns logic, 0.744ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.72 secs
 
--> 

Total memory usage is 295040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

