<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../rb_soft/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
</pre><pre class="rust"><code><span class="doccomment">///! Registers of the DRS4 are accessed through
///  the sytem ram (Addr8). It is a 32bit system, 
///  so the address format is u32.
///  _ a note here _ : Each register is 32bit. This means for 
///  the Addr8 (8 refers to bits) a register occupies 4 bytes, 
///  so a new register will be the previous register + 4.
///  If the register is the same as another, then the register
///  holds different fields for the different bits in the register.
///
///  Please refere to 
///  https://gitlab.com/ucla-gaps-tof/firmware/-/blob/develop/regmap/rb_address_table.org
///  DRS4 readout


/// The buffersize for the blob buffers
</span><span class="comment">//const UI1_BUFFSIZE : usize = ;
//pub const UIO1_TRIP : u32 = 66520576;
//pub const UIO2_TRIP : u32 = 66520576;
//const UIO1_TRIP : u32 = 48000000;
//const UIO2_TRIP : u32 = 48000000;
// This is the SOFTWARE from the original script
// const UIO1_TRIP : u32 = 16188928;
// const UIO2_TRIP : u32 = 16188928;

// blobs full
//pub const UIO1_FULL : u32 = 68157440;
//pub const UIO2_FULL : u32 = 135266304;

//========== DRS4 Registers =============
//
//=======================================

</span><span class="kw">pub const </span>ROI_MODE         : u32 =   <span class="number">0x40</span>;    <span class="comment">//00x1  Set to 1 to enable Region of Interest Readout
</span><span class="kw">pub const </span>BUSY             : u32 =   <span class="number">0x40</span>;    <span class="comment">//1 DRS is busy
</span><span class="kw">pub const </span>ADC_LATENCY      : u32 =   <span class="number">0x40</span>;    <span class="comment">//[9:4] rw  0x9 Latency from first sr clock to when ADC data should be valid
</span><span class="kw">pub const </span>SAMPLE_COUNT     : u32 =   <span class="number">0x40</span>;    <span class="comment">//[21:12]   rw  0x3FF   Number of samples to read out (0 to 1023)
</span><span class="kw">pub const </span>EN_SPIKE_REMOVAL : u32 =   <span class="number">0x40</span>;    <span class="comment">//22    rw  0x1 set 1 to enable spike removal


</span><span class="kw">pub const </span>DRS_CONFIGURE    : u32 = <span class="number">0x50</span>;    <span class="comment">// Write 1 to configure the DRS. Should be done before data taking
</span><span class="kw">pub const </span>DRS_START        : u32 = <span class="number">0x48</span>; <span class="comment">// Write 1 to take the state machine out of idle mode
</span><span class="kw">pub const </span>DRS_REINIT       : u32 = <span class="number">0x4c</span>; <span class="comment">// Write 1 to reinitialize DRS state machine (restores to idle state) 

</span><span class="kw">pub const </span>DMA_CLEAR : u32 = <span class="number">0x6c</span>; <span class="comment">// [0] Write 1 to clear the DMA memory (write zeroes)

</span><span class="kw">pub const </span>DAQ_RESET : u32 = <span class="number">0x58</span>; <span class="comment">// Write 1 to completely reset the DRS state machine logic
</span><span class="kw">pub const </span>DMA_RESET : u32 = <span class="number">0x5c</span>; <span class="comment">// Write 1 to completely reset the DMA state machine logic

// channel mask is 8 bit, the register contains also 
// the channel 9 auto bit mask
</span><span class="kw">pub const </span>READOUT_MASK : u32 = <span class="number">0x44</span>; <span class="comment">// [8:0] 8 bit mask, set a bit to 1 to enable readout of that channel.
                                 // 9th is auto-read if any channel is enabled and AUTO_9TH_CHANNEL set to 1

//=================DMA==================================
// (direct memory access)
//======================================================

</span><span class="doccomment">/// RAM management - there are two regions in memory, mapped
/// to /dev/uio1 and /dev/uio2 which hold the blob data, 
/// denoted as ram buffers a and b
</span><span class="kw">pub const </span>RAM_A_OCC_RST    :u32 =  <span class="number">0x400</span>;<span class="comment">//[0] Sets RAM buffer a counter to 0
</span><span class="kw">pub const </span>RAM_B_OCC_RST    :u32 =  <span class="number">0x404</span>;<span class="comment">//[0] Sets RAM buffer b counter to 0
</span><span class="kw">pub const </span>RAM_A_OCCUPANCY  :u32 =  <span class="number">0x408</span>;<span class="comment">//[31:0] RAM buffer a occupancy
</span><span class="kw">pub const </span>RAM_B_OCCUPANCY  :u32 =  <span class="number">0x40c</span>;<span class="comment">//[31:0] RAM buffer b occupancy
</span><span class="kw">pub const </span>DMA_POINTER      :u32 =  <span class="number">0x410</span>;<span class="comment">//[31:0] DMA controller pointer
</span><span class="kw">pub const </span>TOGGLE_RAM       :u32 =  <span class="number">0x414</span>;<span class="comment">//[0] Write 1 to switch the dma buffer to the other half

</span><span class="doccomment">/// DRS trigger
</span><span class="kw">pub const </span>MT_TRIGGER_MODE            : u32 = <span class="number">0x114</span>; <span class="comment">//1 to use the MT as the source of the trigger


</span><span class="doccomment">/// DRS counters

</span><span class="kw">pub const </span>CNT_SEM_CORRECTION         : u32 = <span class="number">0x140</span>; <span class="comment">//[15:0] Number of Single Event Errors corrected by the scrubber
</span><span class="kw">pub const </span>CNT_SEM_UNCORRECTABLE      : u32 = <span class="number">0x144</span>; <span class="comment">//[19:16] Number of Critical Single Event Errors (uncorrectable by scrubber)
</span><span class="kw">pub const </span>CNT_READOUTS_COMPLETED     : u32 = <span class="number">0x148</span>; <span class="comment">// [31:0] Number of readouts completed since reset
</span><span class="kw">pub const </span>CNT_DMA_READOUTS_COMPLETED : u32 = <span class="number">0x14c</span>; <span class="comment">//[31:0] Number of readouts completed since reset
</span><span class="kw">pub const </span>CNT_LOST_EVENT             : u32 = <span class="number">0x150</span>; <span class="comment">//[31:16] Number of trigger lost due to deadtime
</span><span class="kw">pub const </span>CNT_EVENT                  : u32 = <span class="number">0x154</span>; <span class="comment">//[31:0] Number of triggers received
</span><span class="kw">pub const </span>TRIGGER_RATE               : u32 = <span class="number">0x158</span>;        <span class="comment">//[31:0] Rate of triggers in Hz
</span><span class="kw">pub const </span>LOST_TRIGGER_RATE          : u32 = <span class="number">0x15c</span>; <span class="comment">//[31:0]Rate of lost triggers in Hz  
</span><span class="kw">pub const </span>CNT_RESET                  : u32 = <span class="number">0x160</span>; <span class="comment">//[0]Reset the counters

</span><span class="doccomment">/// Device DNA (identifier)
/// it is split in 2 32-bit words, since the whole 
/// thing is 64 bit
</span><span class="kw">pub const </span>DNA_LSBS : u32 = <span class="number">0x80</span>;    <span class="comment">//[31:0]    Device DNA [31:0]
</span><span class="kw">pub const </span>DNA_MSBS : u32 = <span class="number">0x84</span>;    <span class="comment">//[24:0]    Device DNA [56:32]

// FPGA
</span><span class="kw">pub const </span>BOARD_ID : u32 = <span class="number">0xa8</span>;    <span class="comment">//[7:0]	    Board ID Number

</span></code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rb_soft" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div></body></html>