
motor-cc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a98  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002b54  08002b54  00012b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c00  08002c00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c00  08002c00  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c00  08002c00  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c00  08002c00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c04  08002c04  00012c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002c08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08002c14  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08002c14  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a871  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017ed  00000000  00000000  0002a8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002c098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a18  00000000  00000000  0002cb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7e0  00000000  00000000  0002d580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b062  00000000  00000000  00047d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0044  00000000  00000000  00052dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00102e06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026ac  00000000  00000000  00102e5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002b3c 	.word	0x08002b3c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002b3c 	.word	0x08002b3c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <PWM_Set_DC>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PWM_Set_DC(TIM_HandleTypeDef *timer, uint32_t channel, uint8_t dc){
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	701a      	strb	r2, [r3, #0]
	uint32_t arr, ccrx;

	arr = __HAL_TIM_GET_AUTORELOAD(timer);
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000230:	617b      	str	r3, [r7, #20]
	if (dc <= 100){
 8000232:	1dfb      	adds	r3, r7, #7
 8000234:	781b      	ldrb	r3, [r3, #0]
 8000236:	2b64      	cmp	r3, #100	; 0x64
 8000238:	d835      	bhi.n	80002a6 <PWM_Set_DC+0x8a>
		ccrx = arr*dc/100;
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	697a      	ldr	r2, [r7, #20]
 8000240:	4353      	muls	r3, r2
 8000242:	2164      	movs	r1, #100	; 0x64
 8000244:	0018      	movs	r0, r3
 8000246:	f7ff ff5d 	bl	8000104 <__udivsi3>
 800024a:	0003      	movs	r3, r0
 800024c:	613b      	str	r3, [r7, #16]

		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800024e:	68bb      	ldr	r3, [r7, #8]
 8000250:	2b00      	cmp	r3, #0
 8000252:	d104      	bne.n	800025e <PWM_Set_DC+0x42>
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	693a      	ldr	r2, [r7, #16]
 800025a:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800025c:	e023      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800025e:	68bb      	ldr	r3, [r7, #8]
 8000260:	2b04      	cmp	r3, #4
 8000262:	d104      	bne.n	800026e <PWM_Set_DC+0x52>
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	681a      	ldr	r2, [r3, #0]
 8000268:	693b      	ldr	r3, [r7, #16]
 800026a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800026c:	e01b      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800026e:	68bb      	ldr	r3, [r7, #8]
 8000270:	2b08      	cmp	r3, #8
 8000272:	d104      	bne.n	800027e <PWM_Set_DC+0x62>
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	681a      	ldr	r2, [r3, #0]
 8000278:	693b      	ldr	r3, [r7, #16]
 800027a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800027c:	e013      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	2b0c      	cmp	r3, #12
 8000282:	d104      	bne.n	800028e <PWM_Set_DC+0x72>
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	681a      	ldr	r2, [r3, #0]
 8000288:	693b      	ldr	r3, [r7, #16]
 800028a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800028c:	e00b      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800028e:	68bb      	ldr	r3, [r7, #8]
 8000290:	2b10      	cmp	r3, #16
 8000292:	d104      	bne.n	800029e <PWM_Set_DC+0x82>
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	693b      	ldr	r3, [r7, #16]
 800029a:	6593      	str	r3, [r2, #88]	; 0x58
}
 800029c:	e003      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	681a      	ldr	r2, [r3, #0]
 80002a2:	693b      	ldr	r3, [r7, #16]
 80002a4:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	b006      	add	sp, #24
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	0002      	movs	r2, r0
 80002b8:	1dbb      	adds	r3, r7, #6
 80002ba:	801a      	strh	r2, [r3, #0]
	contador++;
 80002bc:	4b08      	ldr	r3, [pc, #32]	; (80002e0 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	3301      	adds	r3, #1
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 80002c6:	701a      	strb	r2, [r3, #0]

	  if(contador > 5){
 80002c8:	4b05      	ldr	r3, [pc, #20]	; (80002e0 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	2b05      	cmp	r3, #5
 80002ce:	d902      	bls.n	80002d6 <HAL_GPIO_EXTI_Falling_Callback+0x26>
		  contador = 1;
 80002d0:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 80002d2:	2201      	movs	r2, #1
 80002d4:	701a      	strb	r2, [r3, #0]
	  }
}
 80002d6:	46c0      	nop			; (mov r8, r8)
 80002d8:	46bd      	mov	sp, r7
 80002da:	b002      	add	sp, #8
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	20000028 	.word	0x20000028

080002e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e8:	f000 fa52 	bl	8000790 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ec:	f000 f842 	bl	8000374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f0:	f000 f91e 	bl	8000530 <MX_GPIO_Init>
  MX_TIM2_Init();
 80002f4:	f000 f89c 	bl	8000430 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80002f8:	4b1b      	ldr	r3, [pc, #108]	; (8000368 <main+0x84>)
 80002fa:	2100      	movs	r1, #0
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 fb49 	bl	8001994 <HAL_TIM_PWM_Start>

  PWM_Set_DC(&htim2, TIM_CHANNEL_1, 0);
 8000302:	4b19      	ldr	r3, [pc, #100]	; (8000368 <main+0x84>)
 8000304:	2200      	movs	r2, #0
 8000306:	2100      	movs	r1, #0
 8000308:	0018      	movs	r0, r3
 800030a:	f7ff ff87 	bl	800021c <PWM_Set_DC>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  switch(contador){
 800030e:	4b17      	ldr	r3, [pc, #92]	; (800036c <main+0x88>)
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	2b05      	cmp	r3, #5
 8000314:	d8fb      	bhi.n	800030e <main+0x2a>
 8000316:	009a      	lsls	r2, r3, #2
 8000318:	4b15      	ldr	r3, [pc, #84]	; (8000370 <main+0x8c>)
 800031a:	18d3      	adds	r3, r2, r3
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	469f      	mov	pc, r3
	  	case 1:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 10);
 8000320:	4b11      	ldr	r3, [pc, #68]	; (8000368 <main+0x84>)
 8000322:	220a      	movs	r2, #10
 8000324:	2100      	movs	r1, #0
 8000326:	0018      	movs	r0, r3
 8000328:	f7ff ff78 	bl	800021c <PWM_Set_DC>
	  		break;
 800032c:	e01b      	b.n	8000366 <main+0x82>

	  	case 2:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 25);
 800032e:	4b0e      	ldr	r3, [pc, #56]	; (8000368 <main+0x84>)
 8000330:	2219      	movs	r2, #25
 8000332:	2100      	movs	r1, #0
 8000334:	0018      	movs	r0, r3
 8000336:	f7ff ff71 	bl	800021c <PWM_Set_DC>
	  		break;
 800033a:	e014      	b.n	8000366 <main+0x82>

	  	case 3:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 50);
 800033c:	4b0a      	ldr	r3, [pc, #40]	; (8000368 <main+0x84>)
 800033e:	2232      	movs	r2, #50	; 0x32
 8000340:	2100      	movs	r1, #0
 8000342:	0018      	movs	r0, r3
 8000344:	f7ff ff6a 	bl	800021c <PWM_Set_DC>
	  		break;
 8000348:	e00d      	b.n	8000366 <main+0x82>

	  	case 4:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 75);
 800034a:	4b07      	ldr	r3, [pc, #28]	; (8000368 <main+0x84>)
 800034c:	224b      	movs	r2, #75	; 0x4b
 800034e:	2100      	movs	r1, #0
 8000350:	0018      	movs	r0, r3
 8000352:	f7ff ff63 	bl	800021c <PWM_Set_DC>
	  		break;
 8000356:	e006      	b.n	8000366 <main+0x82>

	  	case 5:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 100);
 8000358:	4b03      	ldr	r3, [pc, #12]	; (8000368 <main+0x84>)
 800035a:	2264      	movs	r2, #100	; 0x64
 800035c:	2100      	movs	r1, #0
 800035e:	0018      	movs	r0, r3
 8000360:	f7ff ff5c 	bl	800021c <PWM_Set_DC>
	  		break;
 8000364:	46c0      	nop			; (mov r8, r8)
	  switch(contador){
 8000366:	e7d2      	b.n	800030e <main+0x2a>
 8000368:	2000002c 	.word	0x2000002c
 800036c:	20000028 	.word	0x20000028
 8000370:	08002b54 	.word	0x08002b54

08000374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000374:	b590      	push	{r4, r7, lr}
 8000376:	b095      	sub	sp, #84	; 0x54
 8000378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037a:	2414      	movs	r4, #20
 800037c:	193b      	adds	r3, r7, r4
 800037e:	0018      	movs	r0, r3
 8000380:	233c      	movs	r3, #60	; 0x3c
 8000382:	001a      	movs	r2, r3
 8000384:	2100      	movs	r1, #0
 8000386:	f002 fbd1 	bl	8002b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800038a:	1d3b      	adds	r3, r7, #4
 800038c:	0018      	movs	r0, r3
 800038e:	2310      	movs	r3, #16
 8000390:	001a      	movs	r2, r3
 8000392:	2100      	movs	r1, #0
 8000394:	f002 fbca 	bl	8002b2c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000398:	2380      	movs	r3, #128	; 0x80
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	0018      	movs	r0, r3
 800039e:	f000 fd11 	bl	8000dc4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003a2:	193b      	adds	r3, r7, r4
 80003a4:	2202      	movs	r2, #2
 80003a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	2280      	movs	r2, #128	; 0x80
 80003ac:	0052      	lsls	r2, r2, #1
 80003ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80003b0:	0021      	movs	r1, r4
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2240      	movs	r2, #64	; 0x40
 80003bc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2202      	movs	r2, #2
 80003c2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	2202      	movs	r2, #2
 80003c8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	2200      	movs	r2, #0
 80003ce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	2208      	movs	r2, #8
 80003d4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003d6:	187b      	adds	r3, r7, r1
 80003d8:	2280      	movs	r2, #128	; 0x80
 80003da:	0292      	lsls	r2, r2, #10
 80003dc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2280      	movs	r2, #128	; 0x80
 80003e2:	0492      	lsls	r2, r2, #18
 80003e4:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2280      	movs	r2, #128	; 0x80
 80003ea:	0592      	lsls	r2, r2, #22
 80003ec:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 fd27 	bl	8000e44 <HAL_RCC_OscConfig>
 80003f6:	1e03      	subs	r3, r0, #0
 80003f8:	d001      	beq.n	80003fe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003fa:	f000 f8dd 	bl	80005b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2207      	movs	r2, #7
 8000402:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000404:	1d3b      	adds	r3, r7, #4
 8000406:	2202      	movs	r2, #2
 8000408:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000410:	1d3b      	adds	r3, r7, #4
 8000412:	2200      	movs	r2, #0
 8000414:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000416:	1d3b      	adds	r3, r7, #4
 8000418:	2102      	movs	r1, #2
 800041a:	0018      	movs	r0, r3
 800041c:	f001 f878 	bl	8001510 <HAL_RCC_ClockConfig>
 8000420:	1e03      	subs	r3, r0, #0
 8000422:	d001      	beq.n	8000428 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000424:	f000 f8c8 	bl	80005b8 <Error_Handler>
  }
}
 8000428:	46c0      	nop			; (mov r8, r8)
 800042a:	46bd      	mov	sp, r7
 800042c:	b015      	add	sp, #84	; 0x54
 800042e:	bd90      	pop	{r4, r7, pc}

08000430 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b08e      	sub	sp, #56	; 0x38
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000436:	2328      	movs	r3, #40	; 0x28
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	0018      	movs	r0, r3
 800043c:	2310      	movs	r3, #16
 800043e:	001a      	movs	r2, r3
 8000440:	2100      	movs	r1, #0
 8000442:	f002 fb73 	bl	8002b2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000446:	231c      	movs	r3, #28
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	0018      	movs	r0, r3
 800044c:	230c      	movs	r3, #12
 800044e:	001a      	movs	r2, r3
 8000450:	2100      	movs	r1, #0
 8000452:	f002 fb6b 	bl	8002b2c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000456:	003b      	movs	r3, r7
 8000458:	0018      	movs	r0, r3
 800045a:	231c      	movs	r3, #28
 800045c:	001a      	movs	r2, r3
 800045e:	2100      	movs	r1, #0
 8000460:	f002 fb64 	bl	8002b2c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000464:	4b30      	ldr	r3, [pc, #192]	; (8000528 <MX_TIM2_Init+0xf8>)
 8000466:	2280      	movs	r2, #128	; 0x80
 8000468:	05d2      	lsls	r2, r2, #23
 800046a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 800046c:	4b2e      	ldr	r3, [pc, #184]	; (8000528 <MX_TIM2_Init+0xf8>)
 800046e:	223f      	movs	r2, #63	; 0x3f
 8000470:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000472:	4b2d      	ldr	r3, [pc, #180]	; (8000528 <MX_TIM2_Init+0xf8>)
 8000474:	2200      	movs	r2, #0
 8000476:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000478:	4b2b      	ldr	r3, [pc, #172]	; (8000528 <MX_TIM2_Init+0xf8>)
 800047a:	4a2c      	ldr	r2, [pc, #176]	; (800052c <MX_TIM2_Init+0xfc>)
 800047c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800047e:	4b2a      	ldr	r3, [pc, #168]	; (8000528 <MX_TIM2_Init+0xf8>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000484:	4b28      	ldr	r3, [pc, #160]	; (8000528 <MX_TIM2_Init+0xf8>)
 8000486:	2200      	movs	r2, #0
 8000488:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800048a:	4b27      	ldr	r3, [pc, #156]	; (8000528 <MX_TIM2_Init+0xf8>)
 800048c:	0018      	movs	r0, r3
 800048e:	f001 f9c9 	bl	8001824 <HAL_TIM_Base_Init>
 8000492:	1e03      	subs	r3, r0, #0
 8000494:	d001      	beq.n	800049a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000496:	f000 f88f 	bl	80005b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800049a:	2128      	movs	r1, #40	; 0x28
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2280      	movs	r2, #128	; 0x80
 80004a0:	0152      	lsls	r2, r2, #5
 80004a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004a4:	187a      	adds	r2, r7, r1
 80004a6:	4b20      	ldr	r3, [pc, #128]	; (8000528 <MX_TIM2_Init+0xf8>)
 80004a8:	0011      	movs	r1, r2
 80004aa:	0018      	movs	r0, r3
 80004ac:	f001 fd8a 	bl	8001fc4 <HAL_TIM_ConfigClockSource>
 80004b0:	1e03      	subs	r3, r0, #0
 80004b2:	d001      	beq.n	80004b8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80004b4:	f000 f880 	bl	80005b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80004b8:	4b1b      	ldr	r3, [pc, #108]	; (8000528 <MX_TIM2_Init+0xf8>)
 80004ba:	0018      	movs	r0, r3
 80004bc:	f001 fa0a 	bl	80018d4 <HAL_TIM_PWM_Init>
 80004c0:	1e03      	subs	r3, r0, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80004c4:	f000 f878 	bl	80005b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004c8:	211c      	movs	r1, #28
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	2200      	movs	r2, #0
 80004ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d0:	187b      	adds	r3, r7, r1
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004d6:	187a      	adds	r2, r7, r1
 80004d8:	4b13      	ldr	r3, [pc, #76]	; (8000528 <MX_TIM2_Init+0xf8>)
 80004da:	0011      	movs	r1, r2
 80004dc:	0018      	movs	r0, r3
 80004de:	f002 fa73 	bl	80029c8 <HAL_TIMEx_MasterConfigSynchronization>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d001      	beq.n	80004ea <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80004e6:	f000 f867 	bl	80005b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004ea:	003b      	movs	r3, r7
 80004ec:	2260      	movs	r2, #96	; 0x60
 80004ee:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80004f0:	003b      	movs	r3, r7
 80004f2:	2200      	movs	r2, #0
 80004f4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004f6:	003b      	movs	r3, r7
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004fc:	003b      	movs	r3, r7
 80004fe:	2200      	movs	r2, #0
 8000500:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000502:	0039      	movs	r1, r7
 8000504:	4b08      	ldr	r3, [pc, #32]	; (8000528 <MX_TIM2_Init+0xf8>)
 8000506:	2200      	movs	r2, #0
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fc65 	bl	8001dd8 <HAL_TIM_PWM_ConfigChannel>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000512:	f000 f851 	bl	80005b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000516:	4b04      	ldr	r3, [pc, #16]	; (8000528 <MX_TIM2_Init+0xf8>)
 8000518:	0018      	movs	r0, r3
 800051a:	f000 f89f 	bl	800065c <HAL_TIM_MspPostInit>

}
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	b00e      	add	sp, #56	; 0x38
 8000524:	bd80      	pop	{r7, pc}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	2000002c 	.word	0x2000002c
 800052c:	000003e7 	.word	0x000003e7

08000530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b089      	sub	sp, #36	; 0x24
 8000534:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000536:	240c      	movs	r4, #12
 8000538:	193b      	adds	r3, r7, r4
 800053a:	0018      	movs	r0, r3
 800053c:	2314      	movs	r3, #20
 800053e:	001a      	movs	r2, r3
 8000540:	2100      	movs	r1, #0
 8000542:	f002 faf3 	bl	8002b2c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000546:	4b1a      	ldr	r3, [pc, #104]	; (80005b0 <MX_GPIO_Init+0x80>)
 8000548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800054a:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <MX_GPIO_Init+0x80>)
 800054c:	2104      	movs	r1, #4
 800054e:	430a      	orrs	r2, r1
 8000550:	635a      	str	r2, [r3, #52]	; 0x34
 8000552:	4b17      	ldr	r3, [pc, #92]	; (80005b0 <MX_GPIO_Init+0x80>)
 8000554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000556:	2204      	movs	r2, #4
 8000558:	4013      	ands	r3, r2
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800055e:	4b14      	ldr	r3, [pc, #80]	; (80005b0 <MX_GPIO_Init+0x80>)
 8000560:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000562:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <MX_GPIO_Init+0x80>)
 8000564:	2101      	movs	r1, #1
 8000566:	430a      	orrs	r2, r1
 8000568:	635a      	str	r2, [r3, #52]	; 0x34
 800056a:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <MX_GPIO_Init+0x80>)
 800056c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800056e:	2201      	movs	r2, #1
 8000570:	4013      	ands	r3, r2
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000576:	193b      	adds	r3, r7, r4
 8000578:	2280      	movs	r2, #128	; 0x80
 800057a:	0192      	lsls	r2, r2, #6
 800057c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800057e:	193b      	adds	r3, r7, r4
 8000580:	2284      	movs	r2, #132	; 0x84
 8000582:	0392      	lsls	r2, r2, #14
 8000584:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000586:	193b      	adds	r3, r7, r4
 8000588:	2200      	movs	r2, #0
 800058a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800058c:	193b      	adds	r3, r7, r4
 800058e:	4a09      	ldr	r2, [pc, #36]	; (80005b4 <MX_GPIO_Init+0x84>)
 8000590:	0019      	movs	r1, r3
 8000592:	0010      	movs	r0, r2
 8000594:	f000 fa76 	bl	8000a84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000598:	2200      	movs	r2, #0
 800059a:	2100      	movs	r1, #0
 800059c:	2007      	movs	r0, #7
 800059e:	f000 fa3f 	bl	8000a20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80005a2:	2007      	movs	r0, #7
 80005a4:	f000 fa51 	bl	8000a4a <HAL_NVIC_EnableIRQ>

}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	b009      	add	sp, #36	; 0x24
 80005ae:	bd90      	pop	{r4, r7, pc}
 80005b0:	40021000 	.word	0x40021000
 80005b4:	50000800 	.word	0x50000800

080005b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005bc:	b672      	cpsid	i
}
 80005be:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <Error_Handler+0x8>
	...

080005c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <HAL_MspInit+0x4c>)
 80005cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <HAL_MspInit+0x4c>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	430a      	orrs	r2, r1
 80005d4:	641a      	str	r2, [r3, #64]	; 0x40
 80005d6:	4b0e      	ldr	r3, [pc, #56]	; (8000610 <HAL_MspInit+0x4c>)
 80005d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005da:	2201      	movs	r2, #1
 80005dc:	4013      	ands	r3, r2
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e2:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <HAL_MspInit+0x4c>)
 80005e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <HAL_MspInit+0x4c>)
 80005e8:	2180      	movs	r1, #128	; 0x80
 80005ea:	0549      	lsls	r1, r1, #21
 80005ec:	430a      	orrs	r2, r1
 80005ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80005f0:	4b07      	ldr	r3, [pc, #28]	; (8000610 <HAL_MspInit+0x4c>)
 80005f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005f4:	2380      	movs	r3, #128	; 0x80
 80005f6:	055b      	lsls	r3, r3, #21
 80005f8:	4013      	ands	r3, r2
 80005fa:	603b      	str	r3, [r7, #0]
 80005fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80005fe:	23c0      	movs	r3, #192	; 0xc0
 8000600:	00db      	lsls	r3, r3, #3
 8000602:	0018      	movs	r0, r3
 8000604:	f000 f94a 	bl	800089c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000608:	46c0      	nop			; (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	b002      	add	sp, #8
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40021000 	.word	0x40021000

08000614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	2380      	movs	r3, #128	; 0x80
 8000622:	05db      	lsls	r3, r3, #23
 8000624:	429a      	cmp	r2, r3
 8000626:	d113      	bne.n	8000650 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000628:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <HAL_TIM_Base_MspInit+0x44>)
 800062a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800062c:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <HAL_TIM_Base_MspInit+0x44>)
 800062e:	2101      	movs	r1, #1
 8000630:	430a      	orrs	r2, r1
 8000632:	63da      	str	r2, [r3, #60]	; 0x3c
 8000634:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_TIM_Base_MspInit+0x44>)
 8000636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000638:	2201      	movs	r2, #1
 800063a:	4013      	ands	r3, r2
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	2100      	movs	r1, #0
 8000644:	200f      	movs	r0, #15
 8000646:	f000 f9eb 	bl	8000a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800064a:	200f      	movs	r0, #15
 800064c:	f000 f9fd 	bl	8000a4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	b004      	add	sp, #16
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40021000 	.word	0x40021000

0800065c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800065c:	b590      	push	{r4, r7, lr}
 800065e:	b089      	sub	sp, #36	; 0x24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000664:	240c      	movs	r4, #12
 8000666:	193b      	adds	r3, r7, r4
 8000668:	0018      	movs	r0, r3
 800066a:	2314      	movs	r3, #20
 800066c:	001a      	movs	r2, r3
 800066e:	2100      	movs	r1, #0
 8000670:	f002 fa5c 	bl	8002b2c <memset>
  if(htim->Instance==TIM2)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	2380      	movs	r3, #128	; 0x80
 800067a:	05db      	lsls	r3, r3, #23
 800067c:	429a      	cmp	r2, r3
 800067e:	d122      	bne.n	80006c6 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000680:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <HAL_TIM_MspPostInit+0x74>)
 8000682:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_TIM_MspPostInit+0x74>)
 8000686:	2101      	movs	r1, #1
 8000688:	430a      	orrs	r2, r1
 800068a:	635a      	str	r2, [r3, #52]	; 0x34
 800068c:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <HAL_TIM_MspPostInit+0x74>)
 800068e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000690:	2201      	movs	r2, #1
 8000692:	4013      	ands	r3, r2
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000698:	0021      	movs	r1, r4
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2201      	movs	r2, #1
 800069e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2202      	movs	r2, #2
 80006a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2202      	movs	r2, #2
 80006b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	187a      	adds	r2, r7, r1
 80006ba:	23a0      	movs	r3, #160	; 0xa0
 80006bc:	05db      	lsls	r3, r3, #23
 80006be:	0011      	movs	r1, r2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 f9df 	bl	8000a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	b009      	add	sp, #36	; 0x24
 80006cc:	bd90      	pop	{r4, r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	40021000 	.word	0x40021000

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f8:	f000 f8b4 	bl	8000864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000706:	2380      	movs	r3, #128	; 0x80
 8000708:	019b      	lsls	r3, r3, #6
 800070a:	0018      	movs	r0, r3
 800070c:	f000 fb26 	bl	8000d5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000710:	46c0      	nop			; (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <TIM2_IRQHandler+0x14>)
 800071e:	0018      	movs	r0, r3
 8000720:	f001 fa28 	bl	8001b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	2000002c 	.word	0x2000002c

08000730 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
	...

0800073c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800073c:	480d      	ldr	r0, [pc, #52]	; (8000774 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800073e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000740:	f7ff fff6 	bl	8000730 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000744:	480c      	ldr	r0, [pc, #48]	; (8000778 <LoopForever+0x6>)
  ldr r1, =_edata
 8000746:	490d      	ldr	r1, [pc, #52]	; (800077c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000748:	4a0d      	ldr	r2, [pc, #52]	; (8000780 <LoopForever+0xe>)
  movs r3, #0
 800074a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800074c:	e002      	b.n	8000754 <LoopCopyDataInit>

0800074e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800074e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000750:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000752:	3304      	adds	r3, #4

08000754 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000754:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000756:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000758:	d3f9      	bcc.n	800074e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800075a:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <LoopForever+0x12>)
  ldr r4, =_ebss
 800075c:	4c0a      	ldr	r4, [pc, #40]	; (8000788 <LoopForever+0x16>)
  movs r3, #0
 800075e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000760:	e001      	b.n	8000766 <LoopFillZerobss>

08000762 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000762:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000764:	3204      	adds	r2, #4

08000766 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000766:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000768:	d3fb      	bcc.n	8000762 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800076a:	f002 f9bb 	bl	8002ae4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800076e:	f7ff fdb9 	bl	80002e4 <main>

08000772 <LoopForever>:

LoopForever:
  b LoopForever
 8000772:	e7fe      	b.n	8000772 <LoopForever>
  ldr   r0, =_estack
 8000774:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000778:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800077c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000780:	08002c08 	.word	0x08002c08
  ldr r2, =_sbss
 8000784:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000788:	2000007c 	.word	0x2000007c

0800078c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800078c:	e7fe      	b.n	800078c <ADC1_COMP_IRQHandler>
	...

08000790 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000796:	1dfb      	adds	r3, r7, #7
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800079c:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <HAL_Init+0x3c>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <HAL_Init+0x3c>)
 80007a2:	2180      	movs	r1, #128	; 0x80
 80007a4:	0049      	lsls	r1, r1, #1
 80007a6:	430a      	orrs	r2, r1
 80007a8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007aa:	2003      	movs	r0, #3
 80007ac:	f000 f810 	bl	80007d0 <HAL_InitTick>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d003      	beq.n	80007bc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80007b4:	1dfb      	adds	r3, r7, #7
 80007b6:	2201      	movs	r2, #1
 80007b8:	701a      	strb	r2, [r3, #0]
 80007ba:	e001      	b.n	80007c0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80007bc:	f7ff ff02 	bl	80005c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007c0:	1dfb      	adds	r3, r7, #7
 80007c2:	781b      	ldrb	r3, [r3, #0]
}
 80007c4:	0018      	movs	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b002      	add	sp, #8
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40022000 	.word	0x40022000

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007d8:	230f      	movs	r3, #15
 80007da:	18fb      	adds	r3, r7, r3
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80007e0:	4b1d      	ldr	r3, [pc, #116]	; (8000858 <HAL_InitTick+0x88>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d02b      	beq.n	8000840 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80007e8:	4b1c      	ldr	r3, [pc, #112]	; (800085c <HAL_InitTick+0x8c>)
 80007ea:	681c      	ldr	r4, [r3, #0]
 80007ec:	4b1a      	ldr	r3, [pc, #104]	; (8000858 <HAL_InitTick+0x88>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	0019      	movs	r1, r3
 80007f2:	23fa      	movs	r3, #250	; 0xfa
 80007f4:	0098      	lsls	r0, r3, #2
 80007f6:	f7ff fc85 	bl	8000104 <__udivsi3>
 80007fa:	0003      	movs	r3, r0
 80007fc:	0019      	movs	r1, r3
 80007fe:	0020      	movs	r0, r4
 8000800:	f7ff fc80 	bl	8000104 <__udivsi3>
 8000804:	0003      	movs	r3, r0
 8000806:	0018      	movs	r0, r3
 8000808:	f000 f92f 	bl	8000a6a <HAL_SYSTICK_Config>
 800080c:	1e03      	subs	r3, r0, #0
 800080e:	d112      	bne.n	8000836 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d80a      	bhi.n	800082c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000816:	6879      	ldr	r1, [r7, #4]
 8000818:	2301      	movs	r3, #1
 800081a:	425b      	negs	r3, r3
 800081c:	2200      	movs	r2, #0
 800081e:	0018      	movs	r0, r3
 8000820:	f000 f8fe 	bl	8000a20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000824:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <HAL_InitTick+0x90>)
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	e00d      	b.n	8000848 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800082c:	230f      	movs	r3, #15
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	2201      	movs	r2, #1
 8000832:	701a      	strb	r2, [r3, #0]
 8000834:	e008      	b.n	8000848 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000836:	230f      	movs	r3, #15
 8000838:	18fb      	adds	r3, r7, r3
 800083a:	2201      	movs	r2, #1
 800083c:	701a      	strb	r2, [r3, #0]
 800083e:	e003      	b.n	8000848 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000840:	230f      	movs	r3, #15
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	2201      	movs	r2, #1
 8000846:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000848:	230f      	movs	r3, #15
 800084a:	18fb      	adds	r3, r7, r3
 800084c:	781b      	ldrb	r3, [r3, #0]
}
 800084e:	0018      	movs	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	b005      	add	sp, #20
 8000854:	bd90      	pop	{r4, r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	20000008 	.word	0x20000008
 800085c:	20000000 	.word	0x20000000
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <HAL_IncTick+0x1c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	001a      	movs	r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_IncTick+0x20>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	18d2      	adds	r2, r2, r3
 8000874:	4b03      	ldr	r3, [pc, #12]	; (8000884 <HAL_IncTick+0x20>)
 8000876:	601a      	str	r2, [r3, #0]
}
 8000878:	46c0      	nop			; (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	20000008 	.word	0x20000008
 8000884:	20000078 	.word	0x20000078

08000888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  return uwTick;
 800088c:	4b02      	ldr	r3, [pc, #8]	; (8000898 <HAL_GetTick+0x10>)
 800088e:	681b      	ldr	r3, [r3, #0]
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	20000078 	.word	0x20000078

0800089c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a06      	ldr	r2, [pc, #24]	; (80008c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80008aa:	4013      	ands	r3, r2
 80008ac:	0019      	movs	r1, r3
 80008ae:	4b04      	ldr	r3, [pc, #16]	; (80008c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80008b0:	687a      	ldr	r2, [r7, #4]
 80008b2:	430a      	orrs	r2, r1
 80008b4:	601a      	str	r2, [r3, #0]
}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b002      	add	sp, #8
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	40010000 	.word	0x40010000
 80008c4:	fffff9ff 	.word	0xfffff9ff

080008c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	0002      	movs	r2, r0
 80008d0:	1dfb      	adds	r3, r7, #7
 80008d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	1dfb      	adds	r3, r7, #7
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b7f      	cmp	r3, #127	; 0x7f
 80008da:	d809      	bhi.n	80008f0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008dc:	1dfb      	adds	r3, r7, #7
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	001a      	movs	r2, r3
 80008e2:	231f      	movs	r3, #31
 80008e4:	401a      	ands	r2, r3
 80008e6:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <__NVIC_EnableIRQ+0x30>)
 80008e8:	2101      	movs	r1, #1
 80008ea:	4091      	lsls	r1, r2
 80008ec:	000a      	movs	r2, r1
 80008ee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	b002      	add	sp, #8
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	e000e100 	.word	0xe000e100

080008fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	0002      	movs	r2, r0
 8000904:	6039      	str	r1, [r7, #0]
 8000906:	1dfb      	adds	r3, r7, #7
 8000908:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b7f      	cmp	r3, #127	; 0x7f
 8000910:	d828      	bhi.n	8000964 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000912:	4a2f      	ldr	r2, [pc, #188]	; (80009d0 <__NVIC_SetPriority+0xd4>)
 8000914:	1dfb      	adds	r3, r7, #7
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	b25b      	sxtb	r3, r3
 800091a:	089b      	lsrs	r3, r3, #2
 800091c:	33c0      	adds	r3, #192	; 0xc0
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	589b      	ldr	r3, [r3, r2]
 8000922:	1dfa      	adds	r2, r7, #7
 8000924:	7812      	ldrb	r2, [r2, #0]
 8000926:	0011      	movs	r1, r2
 8000928:	2203      	movs	r2, #3
 800092a:	400a      	ands	r2, r1
 800092c:	00d2      	lsls	r2, r2, #3
 800092e:	21ff      	movs	r1, #255	; 0xff
 8000930:	4091      	lsls	r1, r2
 8000932:	000a      	movs	r2, r1
 8000934:	43d2      	mvns	r2, r2
 8000936:	401a      	ands	r2, r3
 8000938:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	019b      	lsls	r3, r3, #6
 800093e:	22ff      	movs	r2, #255	; 0xff
 8000940:	401a      	ands	r2, r3
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	0018      	movs	r0, r3
 8000948:	2303      	movs	r3, #3
 800094a:	4003      	ands	r3, r0
 800094c:	00db      	lsls	r3, r3, #3
 800094e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000950:	481f      	ldr	r0, [pc, #124]	; (80009d0 <__NVIC_SetPriority+0xd4>)
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	b25b      	sxtb	r3, r3
 8000958:	089b      	lsrs	r3, r3, #2
 800095a:	430a      	orrs	r2, r1
 800095c:	33c0      	adds	r3, #192	; 0xc0
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000962:	e031      	b.n	80009c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000964:	4a1b      	ldr	r2, [pc, #108]	; (80009d4 <__NVIC_SetPriority+0xd8>)
 8000966:	1dfb      	adds	r3, r7, #7
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	0019      	movs	r1, r3
 800096c:	230f      	movs	r3, #15
 800096e:	400b      	ands	r3, r1
 8000970:	3b08      	subs	r3, #8
 8000972:	089b      	lsrs	r3, r3, #2
 8000974:	3306      	adds	r3, #6
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	18d3      	adds	r3, r2, r3
 800097a:	3304      	adds	r3, #4
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	1dfa      	adds	r2, r7, #7
 8000980:	7812      	ldrb	r2, [r2, #0]
 8000982:	0011      	movs	r1, r2
 8000984:	2203      	movs	r2, #3
 8000986:	400a      	ands	r2, r1
 8000988:	00d2      	lsls	r2, r2, #3
 800098a:	21ff      	movs	r1, #255	; 0xff
 800098c:	4091      	lsls	r1, r2
 800098e:	000a      	movs	r2, r1
 8000990:	43d2      	mvns	r2, r2
 8000992:	401a      	ands	r2, r3
 8000994:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	019b      	lsls	r3, r3, #6
 800099a:	22ff      	movs	r2, #255	; 0xff
 800099c:	401a      	ands	r2, r3
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	0018      	movs	r0, r3
 80009a4:	2303      	movs	r3, #3
 80009a6:	4003      	ands	r3, r0
 80009a8:	00db      	lsls	r3, r3, #3
 80009aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ac:	4809      	ldr	r0, [pc, #36]	; (80009d4 <__NVIC_SetPriority+0xd8>)
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	001c      	movs	r4, r3
 80009b4:	230f      	movs	r3, #15
 80009b6:	4023      	ands	r3, r4
 80009b8:	3b08      	subs	r3, #8
 80009ba:	089b      	lsrs	r3, r3, #2
 80009bc:	430a      	orrs	r2, r1
 80009be:	3306      	adds	r3, #6
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	18c3      	adds	r3, r0, r3
 80009c4:	3304      	adds	r3, #4
 80009c6:	601a      	str	r2, [r3, #0]
}
 80009c8:	46c0      	nop			; (mov r8, r8)
 80009ca:	46bd      	mov	sp, r7
 80009cc:	b003      	add	sp, #12
 80009ce:	bd90      	pop	{r4, r7, pc}
 80009d0:	e000e100 	.word	0xe000e100
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	1e5a      	subs	r2, r3, #1
 80009e4:	2380      	movs	r3, #128	; 0x80
 80009e6:	045b      	lsls	r3, r3, #17
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d301      	bcc.n	80009f0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ec:	2301      	movs	r3, #1
 80009ee:	e010      	b.n	8000a12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009f0:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <SysTick_Config+0x44>)
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	3a01      	subs	r2, #1
 80009f6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009f8:	2301      	movs	r3, #1
 80009fa:	425b      	negs	r3, r3
 80009fc:	2103      	movs	r1, #3
 80009fe:	0018      	movs	r0, r3
 8000a00:	f7ff ff7c 	bl	80008fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a04:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <SysTick_Config+0x44>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a0a:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <SysTick_Config+0x44>)
 8000a0c:	2207      	movs	r2, #7
 8000a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	0018      	movs	r0, r3
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b002      	add	sp, #8
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	e000e010 	.word	0xe000e010

08000a20 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
 8000a2a:	210f      	movs	r1, #15
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	1c02      	adds	r2, r0, #0
 8000a30:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b25b      	sxtb	r3, r3
 8000a3a:	0011      	movs	r1, r2
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f7ff ff5d 	bl	80008fc <__NVIC_SetPriority>
}
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b004      	add	sp, #16
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	0002      	movs	r2, r0
 8000a52:	1dfb      	adds	r3, r7, #7
 8000a54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	b25b      	sxtb	r3, r3
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f7ff ff33 	bl	80008c8 <__NVIC_EnableIRQ>
}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b002      	add	sp, #8
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	0018      	movs	r0, r3
 8000a76:	f7ff ffaf 	bl	80009d8 <SysTick_Config>
 8000a7a:	0003      	movs	r3, r0
}
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b002      	add	sp, #8
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a92:	e14d      	b.n	8000d30 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2101      	movs	r1, #1
 8000a9a:	697a      	ldr	r2, [r7, #20]
 8000a9c:	4091      	lsls	r1, r2
 8000a9e:	000a      	movs	r2, r1
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d100      	bne.n	8000aac <HAL_GPIO_Init+0x28>
 8000aaa:	e13e      	b.n	8000d2a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d005      	beq.n	8000ac4 <HAL_GPIO_Init+0x40>
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	2203      	movs	r2, #3
 8000abe:	4013      	ands	r3, r2
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d130      	bne.n	8000b26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	2203      	movs	r2, #3
 8000ad0:	409a      	lsls	r2, r3
 8000ad2:	0013      	movs	r3, r2
 8000ad4:	43da      	mvns	r2, r3
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	4013      	ands	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	68da      	ldr	r2, [r3, #12]
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	005b      	lsls	r3, r3, #1
 8000ae4:	409a      	lsls	r2, r3
 8000ae6:	0013      	movs	r3, r2
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000afa:	2201      	movs	r2, #1
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	409a      	lsls	r2, r3
 8000b00:	0013      	movs	r3, r2
 8000b02:	43da      	mvns	r2, r3
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	4013      	ands	r3, r2
 8000b08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	091b      	lsrs	r3, r3, #4
 8000b10:	2201      	movs	r2, #1
 8000b12:	401a      	ands	r2, r3
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	409a      	lsls	r2, r3
 8000b18:	0013      	movs	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	2b03      	cmp	r3, #3
 8000b30:	d017      	beq.n	8000b62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	68db      	ldr	r3, [r3, #12]
 8000b36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	409a      	lsls	r2, r3
 8000b40:	0013      	movs	r3, r2
 8000b42:	43da      	mvns	r2, r3
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	689a      	ldr	r2, [r3, #8]
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	409a      	lsls	r2, r3
 8000b54:	0013      	movs	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	2203      	movs	r2, #3
 8000b68:	4013      	ands	r3, r2
 8000b6a:	2b02      	cmp	r3, #2
 8000b6c:	d123      	bne.n	8000bb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	08da      	lsrs	r2, r3, #3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3208      	adds	r2, #8
 8000b76:	0092      	lsls	r2, r2, #2
 8000b78:	58d3      	ldr	r3, [r2, r3]
 8000b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	2207      	movs	r2, #7
 8000b80:	4013      	ands	r3, r2
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	220f      	movs	r2, #15
 8000b86:	409a      	lsls	r2, r3
 8000b88:	0013      	movs	r3, r2
 8000b8a:	43da      	mvns	r2, r3
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	691a      	ldr	r2, [r3, #16]
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	2107      	movs	r1, #7
 8000b9a:	400b      	ands	r3, r1
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	409a      	lsls	r2, r3
 8000ba0:	0013      	movs	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	08da      	lsrs	r2, r3, #3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	3208      	adds	r2, #8
 8000bb0:	0092      	lsls	r2, r2, #2
 8000bb2:	6939      	ldr	r1, [r7, #16]
 8000bb4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	409a      	lsls	r2, r3
 8000bc4:	0013      	movs	r3, r2
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	005b      	lsls	r3, r3, #1
 8000bda:	409a      	lsls	r2, r3
 8000bdc:	0013      	movs	r3, r2
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685a      	ldr	r2, [r3, #4]
 8000bee:	23c0      	movs	r3, #192	; 0xc0
 8000bf0:	029b      	lsls	r3, r3, #10
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	d100      	bne.n	8000bf8 <HAL_GPIO_Init+0x174>
 8000bf6:	e098      	b.n	8000d2a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000bf8:	4a53      	ldr	r2, [pc, #332]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	089b      	lsrs	r3, r3, #2
 8000bfe:	3318      	adds	r3, #24
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	589b      	ldr	r3, [r3, r2]
 8000c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	2203      	movs	r2, #3
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	220f      	movs	r2, #15
 8000c10:	409a      	lsls	r2, r3
 8000c12:	0013      	movs	r3, r2
 8000c14:	43da      	mvns	r2, r3
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	23a0      	movs	r3, #160	; 0xa0
 8000c20:	05db      	lsls	r3, r3, #23
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d019      	beq.n	8000c5a <HAL_GPIO_Init+0x1d6>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a48      	ldr	r2, [pc, #288]	; (8000d4c <HAL_GPIO_Init+0x2c8>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d013      	beq.n	8000c56 <HAL_GPIO_Init+0x1d2>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a47      	ldr	r2, [pc, #284]	; (8000d50 <HAL_GPIO_Init+0x2cc>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d00d      	beq.n	8000c52 <HAL_GPIO_Init+0x1ce>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a46      	ldr	r2, [pc, #280]	; (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d007      	beq.n	8000c4e <HAL_GPIO_Init+0x1ca>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a45      	ldr	r2, [pc, #276]	; (8000d58 <HAL_GPIO_Init+0x2d4>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d101      	bne.n	8000c4a <HAL_GPIO_Init+0x1c6>
 8000c46:	2304      	movs	r3, #4
 8000c48:	e008      	b.n	8000c5c <HAL_GPIO_Init+0x1d8>
 8000c4a:	2305      	movs	r3, #5
 8000c4c:	e006      	b.n	8000c5c <HAL_GPIO_Init+0x1d8>
 8000c4e:	2303      	movs	r3, #3
 8000c50:	e004      	b.n	8000c5c <HAL_GPIO_Init+0x1d8>
 8000c52:	2302      	movs	r3, #2
 8000c54:	e002      	b.n	8000c5c <HAL_GPIO_Init+0x1d8>
 8000c56:	2301      	movs	r3, #1
 8000c58:	e000      	b.n	8000c5c <HAL_GPIO_Init+0x1d8>
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	2103      	movs	r1, #3
 8000c60:	400a      	ands	r2, r1
 8000c62:	00d2      	lsls	r2, r2, #3
 8000c64:	4093      	lsls	r3, r2
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000c6c:	4936      	ldr	r1, [pc, #216]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	089b      	lsrs	r3, r3, #2
 8000c72:	3318      	adds	r3, #24
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000c7a:	4a33      	ldr	r2, [pc, #204]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	58d3      	ldr	r3, [r2, r3]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	43da      	mvns	r2, r3
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685a      	ldr	r2, [r3, #4]
 8000c90:	2380      	movs	r3, #128	; 0x80
 8000c92:	025b      	lsls	r3, r3, #9
 8000c94:	4013      	ands	r3, r2
 8000c96:	d003      	beq.n	8000ca0 <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ca0:	4929      	ldr	r1, [pc, #164]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000ca2:	2280      	movs	r2, #128	; 0x80
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8000ca8:	4a27      	ldr	r2, [pc, #156]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000caa:	2384      	movs	r3, #132	; 0x84
 8000cac:	58d3      	ldr	r3, [r2, r3]
 8000cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685a      	ldr	r2, [r3, #4]
 8000cbe:	2380      	movs	r3, #128	; 0x80
 8000cc0:	029b      	lsls	r3, r3, #10
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	d003      	beq.n	8000cce <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000cce:	491e      	ldr	r1, [pc, #120]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000cd0:	2284      	movs	r2, #132	; 0x84
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cd6:	4b1c      	ldr	r3, [pc, #112]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685a      	ldr	r2, [r3, #4]
 8000cea:	2380      	movs	r3, #128	; 0x80
 8000cec:	035b      	lsls	r3, r3, #13
 8000cee:	4013      	ands	r3, r2
 8000cf0:	d003      	beq.n	8000cfa <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cfa:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000cfc:	693a      	ldr	r2, [r7, #16]
 8000cfe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	43da      	mvns	r2, r3
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	2380      	movs	r3, #128	; 0x80
 8000d16:	039b      	lsls	r3, r3, #14
 8000d18:	4013      	ands	r3, r2
 8000d1a:	d003      	beq.n	8000d24 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d24:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	40da      	lsrs	r2, r3
 8000d38:	1e13      	subs	r3, r2, #0
 8000d3a:	d000      	beq.n	8000d3e <HAL_GPIO_Init+0x2ba>
 8000d3c:	e6aa      	b.n	8000a94 <HAL_GPIO_Init+0x10>
  }
}
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	b006      	add	sp, #24
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40021800 	.word	0x40021800
 8000d4c:	50000400 	.word	0x50000400
 8000d50:	50000800 	.word	0x50000800
 8000d54:	50000c00 	.word	0x50000c00
 8000d58:	50001000 	.word	0x50001000

08000d5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	0002      	movs	r2, r0
 8000d64:	1dbb      	adds	r3, r7, #6
 8000d66:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8000d68:	4b10      	ldr	r3, [pc, #64]	; (8000dac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	1dba      	adds	r2, r7, #6
 8000d6e:	8812      	ldrh	r2, [r2, #0]
 8000d70:	4013      	ands	r3, r2
 8000d72:	d008      	beq.n	8000d86 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000d74:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000d76:	1dba      	adds	r2, r7, #6
 8000d78:	8812      	ldrh	r2, [r2, #0]
 8000d7a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000d7c:	1dbb      	adds	r3, r7, #6
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	0018      	movs	r0, r3
 8000d82:	f000 f815 	bl	8000db0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000d88:	691b      	ldr	r3, [r3, #16]
 8000d8a:	1dba      	adds	r2, r7, #6
 8000d8c:	8812      	ldrh	r2, [r2, #0]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	d008      	beq.n	8000da4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000d94:	1dba      	adds	r2, r7, #6
 8000d96:	8812      	ldrh	r2, [r2, #0]
 8000d98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000d9a:	1dbb      	adds	r3, r7, #6
 8000d9c:	881b      	ldrh	r3, [r3, #0]
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f7ff fa86 	bl	80002b0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40021800 	.word	0x40021800

08000db0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	0002      	movs	r2, r0
 8000db8:	1dbb      	adds	r3, r7, #6
 8000dba:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b002      	add	sp, #8
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000dcc:	4b19      	ldr	r3, [pc, #100]	; (8000e34 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	0019      	movs	r1, r3
 8000dd6:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	430a      	orrs	r2, r1
 8000ddc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d11f      	bne.n	8000e28 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000de8:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	0013      	movs	r3, r2
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	189b      	adds	r3, r3, r2
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	4912      	ldr	r1, [pc, #72]	; (8000e40 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000df6:	0018      	movs	r0, r3
 8000df8:	f7ff f984 	bl	8000104 <__udivsi3>
 8000dfc:	0003      	movs	r3, r0
 8000dfe:	3301      	adds	r3, #1
 8000e00:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e02:	e008      	b.n	8000e16 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d003      	beq.n	8000e12 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	3b01      	subs	r3, #1
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	e001      	b.n	8000e16 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e009      	b.n	8000e2a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e16:	4b07      	ldr	r3, [pc, #28]	; (8000e34 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e18:	695a      	ldr	r2, [r3, #20]
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	401a      	ands	r2, r3
 8000e20:	2380      	movs	r3, #128	; 0x80
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d0ed      	beq.n	8000e04 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b004      	add	sp, #16
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	40007000 	.word	0x40007000
 8000e38:	fffff9ff 	.word	0xfffff9ff
 8000e3c:	20000000 	.word	0x20000000
 8000e40:	000f4240 	.word	0x000f4240

08000e44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b088      	sub	sp, #32
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d102      	bne.n	8000e58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	f000 fb56 	bl	8001504 <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4013      	ands	r3, r2
 8000e60:	d100      	bne.n	8000e64 <HAL_RCC_OscConfig+0x20>
 8000e62:	e07d      	b.n	8000f60 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e64:	4bc3      	ldr	r3, [pc, #780]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2238      	movs	r2, #56	; 0x38
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e6e:	4bc1      	ldr	r3, [pc, #772]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	2203      	movs	r2, #3
 8000e74:	4013      	ands	r3, r2
 8000e76:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	2b10      	cmp	r3, #16
 8000e7c:	d102      	bne.n	8000e84 <HAL_RCC_OscConfig+0x40>
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	d002      	beq.n	8000e8a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	2b08      	cmp	r3, #8
 8000e88:	d10c      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e8a:	4bba      	ldr	r3, [pc, #744]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	2380      	movs	r3, #128	; 0x80
 8000e90:	029b      	lsls	r3, r3, #10
 8000e92:	4013      	ands	r3, r2
 8000e94:	d063      	beq.n	8000f5e <HAL_RCC_OscConfig+0x11a>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d15f      	bne.n	8000f5e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	f000 fb30 	bl	8001504 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	025b      	lsls	r3, r3, #9
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d107      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x7c>
 8000eb0:	4bb0      	ldr	r3, [pc, #704]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4baf      	ldr	r3, [pc, #700]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	0249      	lsls	r1, r1, #9
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	e020      	b.n	8000f02 <HAL_RCC_OscConfig+0xbe>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	23a0      	movs	r3, #160	; 0xa0
 8000ec6:	02db      	lsls	r3, r3, #11
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d10e      	bne.n	8000eea <HAL_RCC_OscConfig+0xa6>
 8000ecc:	4ba9      	ldr	r3, [pc, #676]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	4ba8      	ldr	r3, [pc, #672]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000ed2:	2180      	movs	r1, #128	; 0x80
 8000ed4:	02c9      	lsls	r1, r1, #11
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	4ba6      	ldr	r3, [pc, #664]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4ba5      	ldr	r3, [pc, #660]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000ee0:	2180      	movs	r1, #128	; 0x80
 8000ee2:	0249      	lsls	r1, r1, #9
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	e00b      	b.n	8000f02 <HAL_RCC_OscConfig+0xbe>
 8000eea:	4ba2      	ldr	r3, [pc, #648]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	4ba1      	ldr	r3, [pc, #644]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000ef0:	49a1      	ldr	r1, [pc, #644]	; (8001178 <HAL_RCC_OscConfig+0x334>)
 8000ef2:	400a      	ands	r2, r1
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	4b9f      	ldr	r3, [pc, #636]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b9e      	ldr	r3, [pc, #632]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000efc:	499f      	ldr	r1, [pc, #636]	; (800117c <HAL_RCC_OscConfig+0x338>)
 8000efe:	400a      	ands	r2, r1
 8000f00:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d014      	beq.n	8000f34 <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fcbd 	bl	8000888 <HAL_GetTick>
 8000f0e:	0003      	movs	r3, r0
 8000f10:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f12:	e008      	b.n	8000f26 <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f14:	f7ff fcb8 	bl	8000888 <HAL_GetTick>
 8000f18:	0002      	movs	r2, r0
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	2b64      	cmp	r3, #100	; 0x64
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e2ee      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f26:	4b93      	ldr	r3, [pc, #588]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	2380      	movs	r3, #128	; 0x80
 8000f2c:	029b      	lsls	r3, r3, #10
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d0f0      	beq.n	8000f14 <HAL_RCC_OscConfig+0xd0>
 8000f32:	e015      	b.n	8000f60 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f34:	f7ff fca8 	bl	8000888 <HAL_GetTick>
 8000f38:	0003      	movs	r3, r0
 8000f3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f3c:	e008      	b.n	8000f50 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f3e:	f7ff fca3 	bl	8000888 <HAL_GetTick>
 8000f42:	0002      	movs	r2, r0
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	2b64      	cmp	r3, #100	; 0x64
 8000f4a:	d901      	bls.n	8000f50 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e2d9      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f50:	4b88      	ldr	r3, [pc, #544]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	2380      	movs	r3, #128	; 0x80
 8000f56:	029b      	lsls	r3, r3, #10
 8000f58:	4013      	ands	r3, r2
 8000f5a:	d1f0      	bne.n	8000f3e <HAL_RCC_OscConfig+0xfa>
 8000f5c:	e000      	b.n	8000f60 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f5e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2202      	movs	r2, #2
 8000f66:	4013      	ands	r3, r2
 8000f68:	d100      	bne.n	8000f6c <HAL_RCC_OscConfig+0x128>
 8000f6a:	e099      	b.n	80010a0 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f6c:	4b81      	ldr	r3, [pc, #516]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	2238      	movs	r2, #56	; 0x38
 8000f72:	4013      	ands	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f76:	4b7f      	ldr	r3, [pc, #508]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	2b10      	cmp	r3, #16
 8000f84:	d102      	bne.n	8000f8c <HAL_RCC_OscConfig+0x148>
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d002      	beq.n	8000f92 <HAL_RCC_OscConfig+0x14e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d135      	bne.n	8000ffe <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f92:	4b78      	ldr	r3, [pc, #480]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	2380      	movs	r3, #128	; 0x80
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d005      	beq.n	8000faa <HAL_RCC_OscConfig+0x166>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d101      	bne.n	8000faa <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e2ac      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000faa:	4b72      	ldr	r3, [pc, #456]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	4a74      	ldr	r2, [pc, #464]	; (8001180 <HAL_RCC_OscConfig+0x33c>)
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	0019      	movs	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	695b      	ldr	r3, [r3, #20]
 8000fb8:	021a      	lsls	r2, r3, #8
 8000fba:	4b6e      	ldr	r3, [pc, #440]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d112      	bne.n	8000fec <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000fc6:	4b6b      	ldr	r3, [pc, #428]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a6e      	ldr	r2, [pc, #440]	; (8001184 <HAL_RCC_OscConfig+0x340>)
 8000fcc:	4013      	ands	r3, r2
 8000fce:	0019      	movs	r1, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	691a      	ldr	r2, [r3, #16]
 8000fd4:	4b67      	ldr	r3, [pc, #412]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000fda:	4b66      	ldr	r3, [pc, #408]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	0adb      	lsrs	r3, r3, #11
 8000fe0:	2207      	movs	r2, #7
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	4a68      	ldr	r2, [pc, #416]	; (8001188 <HAL_RCC_OscConfig+0x344>)
 8000fe6:	40da      	lsrs	r2, r3
 8000fe8:	4b68      	ldr	r3, [pc, #416]	; (800118c <HAL_RCC_OscConfig+0x348>)
 8000fea:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000fec:	4b68      	ldr	r3, [pc, #416]	; (8001190 <HAL_RCC_OscConfig+0x34c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f7ff fbed 	bl	80007d0 <HAL_InitTick>
 8000ff6:	1e03      	subs	r3, r0, #0
 8000ff8:	d051      	beq.n	800109e <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e282      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d030      	beq.n	8001068 <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001006:	4b5b      	ldr	r3, [pc, #364]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a5e      	ldr	r2, [pc, #376]	; (8001184 <HAL_RCC_OscConfig+0x340>)
 800100c:	4013      	ands	r3, r2
 800100e:	0019      	movs	r1, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	691a      	ldr	r2, [r3, #16]
 8001014:	4b57      	ldr	r3, [pc, #348]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001016:	430a      	orrs	r2, r1
 8001018:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800101a:	4b56      	ldr	r3, [pc, #344]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	4b55      	ldr	r3, [pc, #340]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001020:	2180      	movs	r1, #128	; 0x80
 8001022:	0049      	lsls	r1, r1, #1
 8001024:	430a      	orrs	r2, r1
 8001026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001028:	f7ff fc2e 	bl	8000888 <HAL_GetTick>
 800102c:	0003      	movs	r3, r0
 800102e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001030:	e008      	b.n	8001044 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001032:	f7ff fc29 	bl	8000888 <HAL_GetTick>
 8001036:	0002      	movs	r2, r0
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d901      	bls.n	8001044 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001040:	2303      	movs	r3, #3
 8001042:	e25f      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001044:	4b4b      	ldr	r3, [pc, #300]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	2380      	movs	r3, #128	; 0x80
 800104a:	00db      	lsls	r3, r3, #3
 800104c:	4013      	ands	r3, r2
 800104e:	d0f0      	beq.n	8001032 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001050:	4b48      	ldr	r3, [pc, #288]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	4a4a      	ldr	r2, [pc, #296]	; (8001180 <HAL_RCC_OscConfig+0x33c>)
 8001056:	4013      	ands	r3, r2
 8001058:	0019      	movs	r1, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	021a      	lsls	r2, r3, #8
 8001060:	4b44      	ldr	r3, [pc, #272]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001062:	430a      	orrs	r2, r1
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	e01b      	b.n	80010a0 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001068:	4b42      	ldr	r3, [pc, #264]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b41      	ldr	r3, [pc, #260]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 800106e:	4949      	ldr	r1, [pc, #292]	; (8001194 <HAL_RCC_OscConfig+0x350>)
 8001070:	400a      	ands	r2, r1
 8001072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001074:	f7ff fc08 	bl	8000888 <HAL_GetTick>
 8001078:	0003      	movs	r3, r0
 800107a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800107e:	f7ff fc03 	bl	8000888 <HAL_GetTick>
 8001082:	0002      	movs	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e239      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001090:	4b38      	ldr	r3, [pc, #224]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	00db      	lsls	r3, r3, #3
 8001098:	4013      	ands	r3, r2
 800109a:	d1f0      	bne.n	800107e <HAL_RCC_OscConfig+0x23a>
 800109c:	e000      	b.n	80010a0 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800109e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2208      	movs	r2, #8
 80010a6:	4013      	ands	r3, r2
 80010a8:	d047      	beq.n	800113a <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80010aa:	4b32      	ldr	r3, [pc, #200]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	2238      	movs	r2, #56	; 0x38
 80010b0:	4013      	ands	r3, r2
 80010b2:	2b18      	cmp	r3, #24
 80010b4:	d10a      	bne.n	80010cc <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80010b6:	4b2f      	ldr	r3, [pc, #188]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 80010b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ba:	2202      	movs	r2, #2
 80010bc:	4013      	ands	r3, r2
 80010be:	d03c      	beq.n	800113a <HAL_RCC_OscConfig+0x2f6>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d138      	bne.n	800113a <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e21b      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d019      	beq.n	8001108 <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80010d4:	4b27      	ldr	r3, [pc, #156]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 80010d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010d8:	4b26      	ldr	r3, [pc, #152]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 80010da:	2101      	movs	r1, #1
 80010dc:	430a      	orrs	r2, r1
 80010de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e0:	f7ff fbd2 	bl	8000888 <HAL_GetTick>
 80010e4:	0003      	movs	r3, r0
 80010e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010e8:	e008      	b.n	80010fc <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ea:	f7ff fbcd 	bl	8000888 <HAL_GetTick>
 80010ee:	0002      	movs	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e203      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010fc:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 80010fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001100:	2202      	movs	r2, #2
 8001102:	4013      	ands	r3, r2
 8001104:	d0f1      	beq.n	80010ea <HAL_RCC_OscConfig+0x2a6>
 8001106:	e018      	b.n	800113a <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001108:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 800110a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800110c:	4b19      	ldr	r3, [pc, #100]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 800110e:	2101      	movs	r1, #1
 8001110:	438a      	bics	r2, r1
 8001112:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001114:	f7ff fbb8 	bl	8000888 <HAL_GetTick>
 8001118:	0003      	movs	r3, r0
 800111a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800111e:	f7ff fbb3 	bl	8000888 <HAL_GetTick>
 8001122:	0002      	movs	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e1e9      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001130:	4b10      	ldr	r3, [pc, #64]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001134:	2202      	movs	r2, #2
 8001136:	4013      	ands	r3, r2
 8001138:	d1f1      	bne.n	800111e <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2204      	movs	r2, #4
 8001140:	4013      	ands	r3, r2
 8001142:	d100      	bne.n	8001146 <HAL_RCC_OscConfig+0x302>
 8001144:	e0c6      	b.n	80012d4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001146:	231f      	movs	r3, #31
 8001148:	18fb      	adds	r3, r7, r3
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800114e:	4b09      	ldr	r3, [pc, #36]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	2238      	movs	r2, #56	; 0x38
 8001154:	4013      	ands	r3, r2
 8001156:	2b20      	cmp	r3, #32
 8001158:	d11e      	bne.n	8001198 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <HAL_RCC_OscConfig+0x330>)
 800115c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800115e:	2202      	movs	r2, #2
 8001160:	4013      	ands	r3, r2
 8001162:	d100      	bne.n	8001166 <HAL_RCC_OscConfig+0x322>
 8001164:	e0b6      	b.n	80012d4 <HAL_RCC_OscConfig+0x490>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d000      	beq.n	8001170 <HAL_RCC_OscConfig+0x32c>
 800116e:	e0b1      	b.n	80012d4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e1c7      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
 8001174:	40021000 	.word	0x40021000
 8001178:	fffeffff 	.word	0xfffeffff
 800117c:	fffbffff 	.word	0xfffbffff
 8001180:	ffff80ff 	.word	0xffff80ff
 8001184:	ffffc7ff 	.word	0xffffc7ff
 8001188:	00f42400 	.word	0x00f42400
 800118c:	20000000 	.word	0x20000000
 8001190:	20000004 	.word	0x20000004
 8001194:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001198:	4bb8      	ldr	r3, [pc, #736]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800119a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	055b      	lsls	r3, r3, #21
 80011a0:	4013      	ands	r3, r2
 80011a2:	d101      	bne.n	80011a8 <HAL_RCC_OscConfig+0x364>
 80011a4:	2301      	movs	r3, #1
 80011a6:	e000      	b.n	80011aa <HAL_RCC_OscConfig+0x366>
 80011a8:	2300      	movs	r3, #0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d011      	beq.n	80011d2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80011ae:	4bb3      	ldr	r3, [pc, #716]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80011b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011b2:	4bb2      	ldr	r3, [pc, #712]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80011b4:	2180      	movs	r1, #128	; 0x80
 80011b6:	0549      	lsls	r1, r1, #21
 80011b8:	430a      	orrs	r2, r1
 80011ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80011bc:	4baf      	ldr	r3, [pc, #700]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80011be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	055b      	lsls	r3, r3, #21
 80011c4:	4013      	ands	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80011ca:	231f      	movs	r3, #31
 80011cc:	18fb      	adds	r3, r7, r3
 80011ce:	2201      	movs	r2, #1
 80011d0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011d2:	4bab      	ldr	r3, [pc, #684]	; (8001480 <HAL_RCC_OscConfig+0x63c>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	2380      	movs	r3, #128	; 0x80
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	4013      	ands	r3, r2
 80011dc:	d11a      	bne.n	8001214 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011de:	4ba8      	ldr	r3, [pc, #672]	; (8001480 <HAL_RCC_OscConfig+0x63c>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4ba7      	ldr	r3, [pc, #668]	; (8001480 <HAL_RCC_OscConfig+0x63c>)
 80011e4:	2180      	movs	r1, #128	; 0x80
 80011e6:	0049      	lsls	r1, r1, #1
 80011e8:	430a      	orrs	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80011ec:	f7ff fb4c 	bl	8000888 <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011f6:	f7ff fb47 	bl	8000888 <HAL_GetTick>
 80011fa:	0002      	movs	r2, r0
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e17d      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001208:	4b9d      	ldr	r3, [pc, #628]	; (8001480 <HAL_RCC_OscConfig+0x63c>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4013      	ands	r3, r2
 8001212:	d0f0      	beq.n	80011f6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d106      	bne.n	800122a <HAL_RCC_OscConfig+0x3e6>
 800121c:	4b97      	ldr	r3, [pc, #604]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800121e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001220:	4b96      	ldr	r3, [pc, #600]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001222:	2101      	movs	r1, #1
 8001224:	430a      	orrs	r2, r1
 8001226:	65da      	str	r2, [r3, #92]	; 0x5c
 8001228:	e01c      	b.n	8001264 <HAL_RCC_OscConfig+0x420>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	2b05      	cmp	r3, #5
 8001230:	d10c      	bne.n	800124c <HAL_RCC_OscConfig+0x408>
 8001232:	4b92      	ldr	r3, [pc, #584]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001234:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001236:	4b91      	ldr	r3, [pc, #580]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001238:	2104      	movs	r1, #4
 800123a:	430a      	orrs	r2, r1
 800123c:	65da      	str	r2, [r3, #92]	; 0x5c
 800123e:	4b8f      	ldr	r3, [pc, #572]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001240:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001242:	4b8e      	ldr	r3, [pc, #568]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001244:	2101      	movs	r1, #1
 8001246:	430a      	orrs	r2, r1
 8001248:	65da      	str	r2, [r3, #92]	; 0x5c
 800124a:	e00b      	b.n	8001264 <HAL_RCC_OscConfig+0x420>
 800124c:	4b8b      	ldr	r3, [pc, #556]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800124e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001250:	4b8a      	ldr	r3, [pc, #552]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001252:	2101      	movs	r1, #1
 8001254:	438a      	bics	r2, r1
 8001256:	65da      	str	r2, [r3, #92]	; 0x5c
 8001258:	4b88      	ldr	r3, [pc, #544]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800125a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800125c:	4b87      	ldr	r3, [pc, #540]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800125e:	2104      	movs	r1, #4
 8001260:	438a      	bics	r2, r1
 8001262:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d014      	beq.n	8001296 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800126c:	f7ff fb0c 	bl	8000888 <HAL_GetTick>
 8001270:	0003      	movs	r3, r0
 8001272:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001274:	e009      	b.n	800128a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001276:	f7ff fb07 	bl	8000888 <HAL_GetTick>
 800127a:	0002      	movs	r2, r0
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	4a80      	ldr	r2, [pc, #512]	; (8001484 <HAL_RCC_OscConfig+0x640>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e13c      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800128a:	4b7c      	ldr	r3, [pc, #496]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800128c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800128e:	2202      	movs	r2, #2
 8001290:	4013      	ands	r3, r2
 8001292:	d0f0      	beq.n	8001276 <HAL_RCC_OscConfig+0x432>
 8001294:	e013      	b.n	80012be <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001296:	f7ff faf7 	bl	8000888 <HAL_GetTick>
 800129a:	0003      	movs	r3, r0
 800129c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800129e:	e009      	b.n	80012b4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012a0:	f7ff faf2 	bl	8000888 <HAL_GetTick>
 80012a4:	0002      	movs	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	4a76      	ldr	r2, [pc, #472]	; (8001484 <HAL_RCC_OscConfig+0x640>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e127      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012b4:	4b71      	ldr	r3, [pc, #452]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80012b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012b8:	2202      	movs	r2, #2
 80012ba:	4013      	ands	r3, r2
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80012be:	231f      	movs	r3, #31
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d105      	bne.n	80012d4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80012c8:	4b6c      	ldr	r3, [pc, #432]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80012ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012cc:	4b6b      	ldr	r3, [pc, #428]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80012ce:	496e      	ldr	r1, [pc, #440]	; (8001488 <HAL_RCC_OscConfig+0x644>)
 80012d0:	400a      	ands	r2, r1
 80012d2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2220      	movs	r2, #32
 80012da:	4013      	ands	r3, r2
 80012dc:	d039      	beq.n	8001352 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d01b      	beq.n	800131e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80012e6:	4b65      	ldr	r3, [pc, #404]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	4b64      	ldr	r3, [pc, #400]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80012ec:	2180      	movs	r1, #128	; 0x80
 80012ee:	03c9      	lsls	r1, r1, #15
 80012f0:	430a      	orrs	r2, r1
 80012f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f4:	f7ff fac8 	bl	8000888 <HAL_GetTick>
 80012f8:	0003      	movs	r3, r0
 80012fa:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80012fe:	f7ff fac3 	bl	8000888 <HAL_GetTick>
 8001302:	0002      	movs	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e0f9      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001310:	4b5a      	ldr	r3, [pc, #360]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	041b      	lsls	r3, r3, #16
 8001318:	4013      	ands	r3, r2
 800131a:	d0f0      	beq.n	80012fe <HAL_RCC_OscConfig+0x4ba>
 800131c:	e019      	b.n	8001352 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800131e:	4b57      	ldr	r3, [pc, #348]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b56      	ldr	r3, [pc, #344]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001324:	4959      	ldr	r1, [pc, #356]	; (800148c <HAL_RCC_OscConfig+0x648>)
 8001326:	400a      	ands	r2, r1
 8001328:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800132a:	f7ff faad 	bl	8000888 <HAL_GetTick>
 800132e:	0003      	movs	r3, r0
 8001330:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001334:	f7ff faa8 	bl	8000888 <HAL_GetTick>
 8001338:	0002      	movs	r2, r0
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b02      	cmp	r3, #2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e0de      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001346:	4b4d      	ldr	r3, [pc, #308]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	2380      	movs	r3, #128	; 0x80
 800134c:	041b      	lsls	r3, r3, #16
 800134e:	4013      	ands	r3, r2
 8001350:	d1f0      	bne.n	8001334 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a1b      	ldr	r3, [r3, #32]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d100      	bne.n	800135c <HAL_RCC_OscConfig+0x518>
 800135a:	e0d2      	b.n	8001502 <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800135c:	4b47      	ldr	r3, [pc, #284]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	2238      	movs	r2, #56	; 0x38
 8001362:	4013      	ands	r3, r2
 8001364:	2b10      	cmp	r3, #16
 8001366:	d100      	bne.n	800136a <HAL_RCC_OscConfig+0x526>
 8001368:	e081      	b.n	800146e <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a1b      	ldr	r3, [r3, #32]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d156      	bne.n	8001420 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001372:	4b42      	ldr	r3, [pc, #264]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4b41      	ldr	r3, [pc, #260]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001378:	4945      	ldr	r1, [pc, #276]	; (8001490 <HAL_RCC_OscConfig+0x64c>)
 800137a:	400a      	ands	r2, r1
 800137c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800137e:	f7ff fa83 	bl	8000888 <HAL_GetTick>
 8001382:	0003      	movs	r3, r0
 8001384:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001388:	f7ff fa7e 	bl	8000888 <HAL_GetTick>
 800138c:	0002      	movs	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e0b4      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800139a:	4b38      	ldr	r3, [pc, #224]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	049b      	lsls	r3, r3, #18
 80013a2:	4013      	ands	r3, r2
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013a6:	4b35      	ldr	r3, [pc, #212]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	4a3a      	ldr	r2, [pc, #232]	; (8001494 <HAL_RCC_OscConfig+0x650>)
 80013ac:	4013      	ands	r3, r2
 80013ae:	0019      	movs	r1, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b8:	431a      	orrs	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	431a      	orrs	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	431a      	orrs	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013cc:	431a      	orrs	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013d2:	431a      	orrs	r2, r3
 80013d4:	4b29      	ldr	r3, [pc, #164]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80013d6:	430a      	orrs	r2, r1
 80013d8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013da:	4b28      	ldr	r3, [pc, #160]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	4b27      	ldr	r3, [pc, #156]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80013e0:	2180      	movs	r1, #128	; 0x80
 80013e2:	0449      	lsls	r1, r1, #17
 80013e4:	430a      	orrs	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80013ea:	68da      	ldr	r2, [r3, #12]
 80013ec:	4b23      	ldr	r3, [pc, #140]	; (800147c <HAL_RCC_OscConfig+0x638>)
 80013ee:	2180      	movs	r1, #128	; 0x80
 80013f0:	0549      	lsls	r1, r1, #21
 80013f2:	430a      	orrs	r2, r1
 80013f4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f6:	f7ff fa47 	bl	8000888 <HAL_GetTick>
 80013fa:	0003      	movs	r3, r0
 80013fc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013fe:	e008      	b.n	8001412 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001400:	f7ff fa42 	bl	8000888 <HAL_GetTick>
 8001404:	0002      	movs	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e078      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001412:	4b1a      	ldr	r3, [pc, #104]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	049b      	lsls	r3, r3, #18
 800141a:	4013      	ands	r3, r2
 800141c:	d0f0      	beq.n	8001400 <HAL_RCC_OscConfig+0x5bc>
 800141e:	e070      	b.n	8001502 <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b15      	ldr	r3, [pc, #84]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001426:	491a      	ldr	r1, [pc, #104]	; (8001490 <HAL_RCC_OscConfig+0x64c>)
 8001428:	400a      	ands	r2, r1
 800142a:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800142e:	68da      	ldr	r2, [r3, #12]
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001432:	2103      	movs	r1, #3
 8001434:	438a      	bics	r2, r1
 8001436:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800143a:	68da      	ldr	r2, [r3, #12]
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <HAL_RCC_OscConfig+0x638>)
 800143e:	4916      	ldr	r1, [pc, #88]	; (8001498 <HAL_RCC_OscConfig+0x654>)
 8001440:	400a      	ands	r2, r1
 8001442:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001444:	f7ff fa20 	bl	8000888 <HAL_GetTick>
 8001448:	0003      	movs	r3, r0
 800144a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800144c:	e008      	b.n	8001460 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800144e:	f7ff fa1b 	bl	8000888 <HAL_GetTick>
 8001452:	0002      	movs	r2, r0
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d901      	bls.n	8001460 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800145c:	2303      	movs	r3, #3
 800145e:	e051      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <HAL_RCC_OscConfig+0x638>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	2380      	movs	r3, #128	; 0x80
 8001466:	049b      	lsls	r3, r3, #18
 8001468:	4013      	ands	r3, r2
 800146a:	d1f0      	bne.n	800144e <HAL_RCC_OscConfig+0x60a>
 800146c:	e049      	b.n	8001502 <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a1b      	ldr	r3, [r3, #32]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d112      	bne.n	800149c <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e044      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	40021000 	.word	0x40021000
 8001480:	40007000 	.word	0x40007000
 8001484:	00001388 	.word	0x00001388
 8001488:	efffffff 	.word	0xefffffff
 800148c:	ffbfffff 	.word	0xffbfffff
 8001490:	feffffff 	.word	0xfeffffff
 8001494:	11c1808c 	.word	0x11c1808c
 8001498:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800149c:	4b1b      	ldr	r3, [pc, #108]	; (800150c <HAL_RCC_OscConfig+0x6c8>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	2203      	movs	r2, #3
 80014a6:	401a      	ands	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d126      	bne.n	80014fe <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	2270      	movs	r2, #112	; 0x70
 80014b4:	401a      	ands	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d11f      	bne.n	80014fe <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	23fe      	movs	r3, #254	; 0xfe
 80014c2:	01db      	lsls	r3, r3, #7
 80014c4:	401a      	ands	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ca:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d116      	bne.n	80014fe <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	23f8      	movs	r3, #248	; 0xf8
 80014d4:	039b      	lsls	r3, r3, #14
 80014d6:	401a      	ands	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014dc:	429a      	cmp	r2, r3
 80014de:	d10e      	bne.n	80014fe <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80014e0:	697a      	ldr	r2, [r7, #20]
 80014e2:	23e0      	movs	r3, #224	; 0xe0
 80014e4:	051b      	lsls	r3, r3, #20
 80014e6:	401a      	ands	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d106      	bne.n	80014fe <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	0f5b      	lsrs	r3, r3, #29
 80014f4:	075a      	lsls	r2, r3, #29
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d001      	beq.n	8001502 <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 8001502:	2300      	movs	r3, #0
}
 8001504:	0018      	movs	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	b008      	add	sp, #32
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40021000 	.word	0x40021000

08001510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e0e9      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001524:	4b76      	ldr	r3, [pc, #472]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2207      	movs	r2, #7
 800152a:	4013      	ands	r3, r2
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d91e      	bls.n	8001570 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001532:	4b73      	ldr	r3, [pc, #460]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2207      	movs	r2, #7
 8001538:	4393      	bics	r3, r2
 800153a:	0019      	movs	r1, r3
 800153c:	4b70      	ldr	r3, [pc, #448]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	430a      	orrs	r2, r1
 8001542:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001544:	f7ff f9a0 	bl	8000888 <HAL_GetTick>
 8001548:	0003      	movs	r3, r0
 800154a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800154c:	e009      	b.n	8001562 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800154e:	f7ff f99b 	bl	8000888 <HAL_GetTick>
 8001552:	0002      	movs	r2, r0
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	4a6a      	ldr	r2, [pc, #424]	; (8001704 <HAL_RCC_ClockConfig+0x1f4>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e0ca      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001562:	4b67      	ldr	r3, [pc, #412]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2207      	movs	r2, #7
 8001568:	4013      	ands	r3, r2
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	429a      	cmp	r2, r3
 800156e:	d1ee      	bne.n	800154e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2202      	movs	r2, #2
 8001576:	4013      	ands	r3, r2
 8001578:	d015      	beq.n	80015a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2204      	movs	r2, #4
 8001580:	4013      	ands	r3, r2
 8001582:	d006      	beq.n	8001592 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001584:	4b60      	ldr	r3, [pc, #384]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	4b5f      	ldr	r3, [pc, #380]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 800158a:	21e0      	movs	r1, #224	; 0xe0
 800158c:	01c9      	lsls	r1, r1, #7
 800158e:	430a      	orrs	r2, r1
 8001590:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001592:	4b5d      	ldr	r3, [pc, #372]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	4a5d      	ldr	r2, [pc, #372]	; (800170c <HAL_RCC_ClockConfig+0x1fc>)
 8001598:	4013      	ands	r3, r2
 800159a:	0019      	movs	r1, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	4b59      	ldr	r3, [pc, #356]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80015a2:	430a      	orrs	r2, r1
 80015a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4013      	ands	r3, r2
 80015ae:	d057      	beq.n	8001660 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d107      	bne.n	80015c8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015b8:	4b53      	ldr	r3, [pc, #332]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	029b      	lsls	r3, r3, #10
 80015c0:	4013      	ands	r3, r2
 80015c2:	d12b      	bne.n	800161c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e097      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d107      	bne.n	80015e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015d0:	4b4d      	ldr	r3, [pc, #308]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	049b      	lsls	r3, r3, #18
 80015d8:	4013      	ands	r3, r2
 80015da:	d11f      	bne.n	800161c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e08b      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d107      	bne.n	80015f8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015e8:	4b47      	ldr	r3, [pc, #284]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2380      	movs	r3, #128	; 0x80
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	4013      	ands	r3, r2
 80015f2:	d113      	bne.n	800161c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e07f      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	2b03      	cmp	r3, #3
 80015fe:	d106      	bne.n	800160e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001600:	4b41      	ldr	r3, [pc, #260]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 8001602:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001604:	2202      	movs	r2, #2
 8001606:	4013      	ands	r3, r2
 8001608:	d108      	bne.n	800161c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e074      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800160e:	4b3e      	ldr	r3, [pc, #248]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 8001610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001612:	2202      	movs	r2, #2
 8001614:	4013      	ands	r3, r2
 8001616:	d101      	bne.n	800161c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e06d      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800161c:	4b3a      	ldr	r3, [pc, #232]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	2207      	movs	r2, #7
 8001622:	4393      	bics	r3, r2
 8001624:	0019      	movs	r1, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	4b37      	ldr	r3, [pc, #220]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 800162c:	430a      	orrs	r2, r1
 800162e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001630:	f7ff f92a 	bl	8000888 <HAL_GetTick>
 8001634:	0003      	movs	r3, r0
 8001636:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001638:	e009      	b.n	800164e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800163a:	f7ff f925 	bl	8000888 <HAL_GetTick>
 800163e:	0002      	movs	r2, r0
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	4a2f      	ldr	r2, [pc, #188]	; (8001704 <HAL_RCC_ClockConfig+0x1f4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e054      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800164e:	4b2e      	ldr	r3, [pc, #184]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2238      	movs	r2, #56	; 0x38
 8001654:	401a      	ands	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	429a      	cmp	r2, r3
 800165e:	d1ec      	bne.n	800163a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001660:	4b27      	ldr	r3, [pc, #156]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2207      	movs	r2, #7
 8001666:	4013      	ands	r3, r2
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d21e      	bcs.n	80016ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166e:	4b24      	ldr	r3, [pc, #144]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2207      	movs	r2, #7
 8001674:	4393      	bics	r3, r2
 8001676:	0019      	movs	r1, r3
 8001678:	4b21      	ldr	r3, [pc, #132]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	430a      	orrs	r2, r1
 800167e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001680:	f7ff f902 	bl	8000888 <HAL_GetTick>
 8001684:	0003      	movs	r3, r0
 8001686:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001688:	e009      	b.n	800169e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168a:	f7ff f8fd 	bl	8000888 <HAL_GetTick>
 800168e:	0002      	movs	r2, r0
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	4a1b      	ldr	r2, [pc, #108]	; (8001704 <HAL_RCC_ClockConfig+0x1f4>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d901      	bls.n	800169e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e02c      	b.n	80016f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_RCC_ClockConfig+0x1f0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2207      	movs	r2, #7
 80016a4:	4013      	ands	r3, r2
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d1ee      	bne.n	800168a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2204      	movs	r2, #4
 80016b2:	4013      	ands	r3, r2
 80016b4:	d009      	beq.n	80016ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016b6:	4b14      	ldr	r3, [pc, #80]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	4a15      	ldr	r2, [pc, #84]	; (8001710 <HAL_RCC_ClockConfig+0x200>)
 80016bc:	4013      	ands	r3, r2
 80016be:	0019      	movs	r1, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68da      	ldr	r2, [r3, #12]
 80016c4:	4b10      	ldr	r3, [pc, #64]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80016c6:	430a      	orrs	r2, r1
 80016c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80016ca:	f000 f829 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80016ce:	0001      	movs	r1, r0
 80016d0:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <HAL_RCC_ClockConfig+0x1f8>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	220f      	movs	r2, #15
 80016d8:	401a      	ands	r2, r3
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <HAL_RCC_ClockConfig+0x204>)
 80016dc:	0092      	lsls	r2, r2, #2
 80016de:	58d3      	ldr	r3, [r2, r3]
 80016e0:	221f      	movs	r2, #31
 80016e2:	4013      	ands	r3, r2
 80016e4:	000a      	movs	r2, r1
 80016e6:	40da      	lsrs	r2, r3
 80016e8:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <HAL_RCC_ClockConfig+0x208>)
 80016ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80016ec:	4b0b      	ldr	r3, [pc, #44]	; (800171c <HAL_RCC_ClockConfig+0x20c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7ff f86d 	bl	80007d0 <HAL_InitTick>
 80016f6:	0003      	movs	r3, r0
}
 80016f8:	0018      	movs	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b004      	add	sp, #16
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40022000 	.word	0x40022000
 8001704:	00001388 	.word	0x00001388
 8001708:	40021000 	.word	0x40021000
 800170c:	fffff0ff 	.word	0xfffff0ff
 8001710:	ffff8fff 	.word	0xffff8fff
 8001714:	08002b6c 	.word	0x08002b6c
 8001718:	20000000 	.word	0x20000000
 800171c:	20000004 	.word	0x20000004

08001720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001726:	4b3c      	ldr	r3, [pc, #240]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2238      	movs	r2, #56	; 0x38
 800172c:	4013      	ands	r3, r2
 800172e:	d10f      	bne.n	8001750 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001730:	4b39      	ldr	r3, [pc, #228]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	0adb      	lsrs	r3, r3, #11
 8001736:	2207      	movs	r2, #7
 8001738:	4013      	ands	r3, r2
 800173a:	2201      	movs	r2, #1
 800173c:	409a      	lsls	r2, r3
 800173e:	0013      	movs	r3, r2
 8001740:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001742:	6839      	ldr	r1, [r7, #0]
 8001744:	4835      	ldr	r0, [pc, #212]	; (800181c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001746:	f7fe fcdd 	bl	8000104 <__udivsi3>
 800174a:	0003      	movs	r3, r0
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	e05d      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001750:	4b31      	ldr	r3, [pc, #196]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	2238      	movs	r2, #56	; 0x38
 8001756:	4013      	ands	r3, r2
 8001758:	2b08      	cmp	r3, #8
 800175a:	d102      	bne.n	8001762 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800175c:	4b30      	ldr	r3, [pc, #192]	; (8001820 <HAL_RCC_GetSysClockFreq+0x100>)
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	e054      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001762:	4b2d      	ldr	r3, [pc, #180]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2238      	movs	r2, #56	; 0x38
 8001768:	4013      	ands	r3, r2
 800176a:	2b10      	cmp	r3, #16
 800176c:	d138      	bne.n	80017e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800176e:	4b2a      	ldr	r3, [pc, #168]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	2203      	movs	r2, #3
 8001774:	4013      	ands	r3, r2
 8001776:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001778:	4b27      	ldr	r3, [pc, #156]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	2207      	movs	r2, #7
 8001780:	4013      	ands	r3, r2
 8001782:	3301      	adds	r3, #1
 8001784:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b03      	cmp	r3, #3
 800178a:	d10d      	bne.n	80017a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	4824      	ldr	r0, [pc, #144]	; (8001820 <HAL_RCC_GetSysClockFreq+0x100>)
 8001790:	f7fe fcb8 	bl	8000104 <__udivsi3>
 8001794:	0003      	movs	r3, r0
 8001796:	0019      	movs	r1, r3
 8001798:	4b1f      	ldr	r3, [pc, #124]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	0a1b      	lsrs	r3, r3, #8
 800179e:	227f      	movs	r2, #127	; 0x7f
 80017a0:	4013      	ands	r3, r2
 80017a2:	434b      	muls	r3, r1
 80017a4:	617b      	str	r3, [r7, #20]
        break;
 80017a6:	e00d      	b.n	80017c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	481c      	ldr	r0, [pc, #112]	; (800181c <HAL_RCC_GetSysClockFreq+0xfc>)
 80017ac:	f7fe fcaa 	bl	8000104 <__udivsi3>
 80017b0:	0003      	movs	r3, r0
 80017b2:	0019      	movs	r1, r3
 80017b4:	4b18      	ldr	r3, [pc, #96]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	227f      	movs	r2, #127	; 0x7f
 80017bc:	4013      	ands	r3, r2
 80017be:	434b      	muls	r3, r1
 80017c0:	617b      	str	r3, [r7, #20]
        break;
 80017c2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80017c4:	4b14      	ldr	r3, [pc, #80]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	0f5b      	lsrs	r3, r3, #29
 80017ca:	2207      	movs	r2, #7
 80017cc:	4013      	ands	r3, r2
 80017ce:	3301      	adds	r3, #1
 80017d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80017d2:	6879      	ldr	r1, [r7, #4]
 80017d4:	6978      	ldr	r0, [r7, #20]
 80017d6:	f7fe fc95 	bl	8000104 <__udivsi3>
 80017da:	0003      	movs	r3, r0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	e015      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017e0:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	2238      	movs	r2, #56	; 0x38
 80017e6:	4013      	ands	r3, r2
 80017e8:	2b20      	cmp	r3, #32
 80017ea:	d103      	bne.n	80017f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80017ec:	2380      	movs	r3, #128	; 0x80
 80017ee:	021b      	lsls	r3, r3, #8
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	e00b      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2238      	movs	r2, #56	; 0x38
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b18      	cmp	r3, #24
 80017fe:	d103      	bne.n	8001808 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001800:	23fa      	movs	r3, #250	; 0xfa
 8001802:	01db      	lsls	r3, r3, #7
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	e001      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800180c:	693b      	ldr	r3, [r7, #16]
}
 800180e:	0018      	movs	r0, r3
 8001810:	46bd      	mov	sp, r7
 8001812:	b006      	add	sp, #24
 8001814:	bd80      	pop	{r7, pc}
 8001816:	46c0      	nop			; (mov r8, r8)
 8001818:	40021000 	.word	0x40021000
 800181c:	00f42400 	.word	0x00f42400
 8001820:	007a1200 	.word	0x007a1200

08001824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e04a      	b.n	80018cc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	223d      	movs	r2, #61	; 0x3d
 800183a:	5c9b      	ldrb	r3, [r3, r2]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b00      	cmp	r3, #0
 8001840:	d107      	bne.n	8001852 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	223c      	movs	r2, #60	; 0x3c
 8001846:	2100      	movs	r1, #0
 8001848:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	0018      	movs	r0, r3
 800184e:	f7fe fee1 	bl	8000614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	223d      	movs	r2, #61	; 0x3d
 8001856:	2102      	movs	r1, #2
 8001858:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	3304      	adds	r3, #4
 8001862:	0019      	movs	r1, r3
 8001864:	0010      	movs	r0, r2
 8001866:	f000 fca1 	bl	80021ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2248      	movs	r2, #72	; 0x48
 800186e:	2101      	movs	r1, #1
 8001870:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	223e      	movs	r2, #62	; 0x3e
 8001876:	2101      	movs	r1, #1
 8001878:	5499      	strb	r1, [r3, r2]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	223f      	movs	r2, #63	; 0x3f
 800187e:	2101      	movs	r1, #1
 8001880:	5499      	strb	r1, [r3, r2]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2240      	movs	r2, #64	; 0x40
 8001886:	2101      	movs	r1, #1
 8001888:	5499      	strb	r1, [r3, r2]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2241      	movs	r2, #65	; 0x41
 800188e:	2101      	movs	r1, #1
 8001890:	5499      	strb	r1, [r3, r2]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2242      	movs	r2, #66	; 0x42
 8001896:	2101      	movs	r1, #1
 8001898:	5499      	strb	r1, [r3, r2]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2243      	movs	r2, #67	; 0x43
 800189e:	2101      	movs	r1, #1
 80018a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2244      	movs	r2, #68	; 0x44
 80018a6:	2101      	movs	r1, #1
 80018a8:	5499      	strb	r1, [r3, r2]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2245      	movs	r2, #69	; 0x45
 80018ae:	2101      	movs	r1, #1
 80018b0:	5499      	strb	r1, [r3, r2]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2246      	movs	r2, #70	; 0x46
 80018b6:	2101      	movs	r1, #1
 80018b8:	5499      	strb	r1, [r3, r2]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2247      	movs	r2, #71	; 0x47
 80018be:	2101      	movs	r1, #1
 80018c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	223d      	movs	r2, #61	; 0x3d
 80018c6:	2101      	movs	r1, #1
 80018c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	0018      	movs	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b002      	add	sp, #8
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e04a      	b.n	800197c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	223d      	movs	r2, #61	; 0x3d
 80018ea:	5c9b      	ldrb	r3, [r3, r2]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d107      	bne.n	8001902 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	223c      	movs	r2, #60	; 0x3c
 80018f6:	2100      	movs	r1, #0
 80018f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	0018      	movs	r0, r3
 80018fe:	f000 f841 	bl	8001984 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	223d      	movs	r2, #61	; 0x3d
 8001906:	2102      	movs	r1, #2
 8001908:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3304      	adds	r3, #4
 8001912:	0019      	movs	r1, r3
 8001914:	0010      	movs	r0, r2
 8001916:	f000 fc49 	bl	80021ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2248      	movs	r2, #72	; 0x48
 800191e:	2101      	movs	r1, #1
 8001920:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	223e      	movs	r2, #62	; 0x3e
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	223f      	movs	r2, #63	; 0x3f
 800192e:	2101      	movs	r1, #1
 8001930:	5499      	strb	r1, [r3, r2]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2240      	movs	r2, #64	; 0x40
 8001936:	2101      	movs	r1, #1
 8001938:	5499      	strb	r1, [r3, r2]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2241      	movs	r2, #65	; 0x41
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2242      	movs	r2, #66	; 0x42
 8001946:	2101      	movs	r1, #1
 8001948:	5499      	strb	r1, [r3, r2]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2243      	movs	r2, #67	; 0x43
 800194e:	2101      	movs	r1, #1
 8001950:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2244      	movs	r2, #68	; 0x44
 8001956:	2101      	movs	r1, #1
 8001958:	5499      	strb	r1, [r3, r2]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2245      	movs	r2, #69	; 0x45
 800195e:	2101      	movs	r1, #1
 8001960:	5499      	strb	r1, [r3, r2]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2246      	movs	r2, #70	; 0x46
 8001966:	2101      	movs	r1, #1
 8001968:	5499      	strb	r1, [r3, r2]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2247      	movs	r2, #71	; 0x47
 800196e:	2101      	movs	r1, #1
 8001970:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	223d      	movs	r2, #61	; 0x3d
 8001976:	2101      	movs	r1, #1
 8001978:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800197a:	2300      	movs	r3, #0
}
 800197c:	0018      	movs	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	b002      	add	sp, #8
 8001982:	bd80      	pop	{r7, pc}

08001984 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800198c:	46c0      	nop			; (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	b002      	add	sp, #8
 8001992:	bd80      	pop	{r7, pc}

08001994 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d108      	bne.n	80019b6 <HAL_TIM_PWM_Start+0x22>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	223e      	movs	r2, #62	; 0x3e
 80019a8:	5c9b      	ldrb	r3, [r3, r2]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	1e5a      	subs	r2, r3, #1
 80019b0:	4193      	sbcs	r3, r2
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	e037      	b.n	8001a26 <HAL_TIM_PWM_Start+0x92>
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d108      	bne.n	80019ce <HAL_TIM_PWM_Start+0x3a>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	223f      	movs	r2, #63	; 0x3f
 80019c0:	5c9b      	ldrb	r3, [r3, r2]
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	3b01      	subs	r3, #1
 80019c6:	1e5a      	subs	r2, r3, #1
 80019c8:	4193      	sbcs	r3, r2
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	e02b      	b.n	8001a26 <HAL_TIM_PWM_Start+0x92>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d108      	bne.n	80019e6 <HAL_TIM_PWM_Start+0x52>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2240      	movs	r2, #64	; 0x40
 80019d8:	5c9b      	ldrb	r3, [r3, r2]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	3b01      	subs	r3, #1
 80019de:	1e5a      	subs	r2, r3, #1
 80019e0:	4193      	sbcs	r3, r2
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	e01f      	b.n	8001a26 <HAL_TIM_PWM_Start+0x92>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	2b0c      	cmp	r3, #12
 80019ea:	d108      	bne.n	80019fe <HAL_TIM_PWM_Start+0x6a>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2241      	movs	r2, #65	; 0x41
 80019f0:	5c9b      	ldrb	r3, [r3, r2]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	3b01      	subs	r3, #1
 80019f6:	1e5a      	subs	r2, r3, #1
 80019f8:	4193      	sbcs	r3, r2
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	e013      	b.n	8001a26 <HAL_TIM_PWM_Start+0x92>
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	2b10      	cmp	r3, #16
 8001a02:	d108      	bne.n	8001a16 <HAL_TIM_PWM_Start+0x82>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2242      	movs	r2, #66	; 0x42
 8001a08:	5c9b      	ldrb	r3, [r3, r2]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	1e5a      	subs	r2, r3, #1
 8001a10:	4193      	sbcs	r3, r2
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	e007      	b.n	8001a26 <HAL_TIM_PWM_Start+0x92>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2243      	movs	r2, #67	; 0x43
 8001a1a:	5c9b      	ldrb	r3, [r3, r2]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	1e5a      	subs	r2, r3, #1
 8001a22:	4193      	sbcs	r3, r2
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e090      	b.n	8001b50 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d104      	bne.n	8001a3e <HAL_TIM_PWM_Start+0xaa>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	223e      	movs	r2, #62	; 0x3e
 8001a38:	2102      	movs	r1, #2
 8001a3a:	5499      	strb	r1, [r3, r2]
 8001a3c:	e023      	b.n	8001a86 <HAL_TIM_PWM_Start+0xf2>
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	2b04      	cmp	r3, #4
 8001a42:	d104      	bne.n	8001a4e <HAL_TIM_PWM_Start+0xba>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	223f      	movs	r2, #63	; 0x3f
 8001a48:	2102      	movs	r1, #2
 8001a4a:	5499      	strb	r1, [r3, r2]
 8001a4c:	e01b      	b.n	8001a86 <HAL_TIM_PWM_Start+0xf2>
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d104      	bne.n	8001a5e <HAL_TIM_PWM_Start+0xca>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2240      	movs	r2, #64	; 0x40
 8001a58:	2102      	movs	r1, #2
 8001a5a:	5499      	strb	r1, [r3, r2]
 8001a5c:	e013      	b.n	8001a86 <HAL_TIM_PWM_Start+0xf2>
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	2b0c      	cmp	r3, #12
 8001a62:	d104      	bne.n	8001a6e <HAL_TIM_PWM_Start+0xda>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2241      	movs	r2, #65	; 0x41
 8001a68:	2102      	movs	r1, #2
 8001a6a:	5499      	strb	r1, [r3, r2]
 8001a6c:	e00b      	b.n	8001a86 <HAL_TIM_PWM_Start+0xf2>
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	2b10      	cmp	r3, #16
 8001a72:	d104      	bne.n	8001a7e <HAL_TIM_PWM_Start+0xea>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2242      	movs	r2, #66	; 0x42
 8001a78:	2102      	movs	r1, #2
 8001a7a:	5499      	strb	r1, [r3, r2]
 8001a7c:	e003      	b.n	8001a86 <HAL_TIM_PWM_Start+0xf2>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2243      	movs	r2, #67	; 0x43
 8001a82:	2102      	movs	r1, #2
 8001a84:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6839      	ldr	r1, [r7, #0]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f000 ff76 	bl	8002980 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a2f      	ldr	r2, [pc, #188]	; (8001b58 <HAL_TIM_PWM_Start+0x1c4>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d00e      	beq.n	8001abc <HAL_TIM_PWM_Start+0x128>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a2e      	ldr	r2, [pc, #184]	; (8001b5c <HAL_TIM_PWM_Start+0x1c8>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d009      	beq.n	8001abc <HAL_TIM_PWM_Start+0x128>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a2c      	ldr	r2, [pc, #176]	; (8001b60 <HAL_TIM_PWM_Start+0x1cc>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d004      	beq.n	8001abc <HAL_TIM_PWM_Start+0x128>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a2b      	ldr	r2, [pc, #172]	; (8001b64 <HAL_TIM_PWM_Start+0x1d0>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d101      	bne.n	8001ac0 <HAL_TIM_PWM_Start+0x12c>
 8001abc:	2301      	movs	r3, #1
 8001abe:	e000      	b.n	8001ac2 <HAL_TIM_PWM_Start+0x12e>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d008      	beq.n	8001ad8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2180      	movs	r1, #128	; 0x80
 8001ad2:	0209      	lsls	r1, r1, #8
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a1e      	ldr	r2, [pc, #120]	; (8001b58 <HAL_TIM_PWM_Start+0x1c4>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d014      	beq.n	8001b0c <HAL_TIM_PWM_Start+0x178>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	2380      	movs	r3, #128	; 0x80
 8001ae8:	05db      	lsls	r3, r3, #23
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d00e      	beq.n	8001b0c <HAL_TIM_PWM_Start+0x178>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a1d      	ldr	r2, [pc, #116]	; (8001b68 <HAL_TIM_PWM_Start+0x1d4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d009      	beq.n	8001b0c <HAL_TIM_PWM_Start+0x178>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a1b      	ldr	r2, [pc, #108]	; (8001b6c <HAL_TIM_PWM_Start+0x1d8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d004      	beq.n	8001b0c <HAL_TIM_PWM_Start+0x178>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a15      	ldr	r2, [pc, #84]	; (8001b5c <HAL_TIM_PWM_Start+0x1c8>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d116      	bne.n	8001b3a <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	4a17      	ldr	r2, [pc, #92]	; (8001b70 <HAL_TIM_PWM_Start+0x1dc>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d016      	beq.n	8001b4c <HAL_TIM_PWM_Start+0x1b8>
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	2380      	movs	r3, #128	; 0x80
 8001b22:	025b      	lsls	r3, r3, #9
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d011      	beq.n	8001b4c <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2101      	movs	r1, #1
 8001b34:	430a      	orrs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b38:	e008      	b.n	8001b4c <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2101      	movs	r1, #1
 8001b46:	430a      	orrs	r2, r1
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	e000      	b.n	8001b4e <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b4c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b004      	add	sp, #16
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40012c00 	.word	0x40012c00
 8001b5c:	40014000 	.word	0x40014000
 8001b60:	40014400 	.word	0x40014400
 8001b64:	40014800 	.word	0x40014800
 8001b68:	40000400 	.word	0x40000400
 8001b6c:	40000800 	.word	0x40000800
 8001b70:	00010007 	.word	0x00010007

08001b74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	691b      	ldr	r3, [r3, #16]
 8001b82:	2202      	movs	r2, #2
 8001b84:	4013      	ands	r3, r2
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d124      	bne.n	8001bd4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	2202      	movs	r2, #2
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d11d      	bne.n	8001bd4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2203      	movs	r2, #3
 8001b9e:	4252      	negs	r2, r2
 8001ba0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	2203      	movs	r2, #3
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d004      	beq.n	8001bbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f000 fae0 	bl	800217c <HAL_TIM_IC_CaptureCallback>
 8001bbc:	e007      	b.n	8001bce <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f000 fad3 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f000 fadf 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	2204      	movs	r2, #4
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d125      	bne.n	8001c2e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	2204      	movs	r2, #4
 8001bea:	4013      	ands	r3, r2
 8001bec:	2b04      	cmp	r3, #4
 8001bee:	d11e      	bne.n	8001c2e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2205      	movs	r2, #5
 8001bf6:	4252      	negs	r2, r2
 8001bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699a      	ldr	r2, [r3, #24]
 8001c06:	23c0      	movs	r3, #192	; 0xc0
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d004      	beq.n	8001c18 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	0018      	movs	r0, r3
 8001c12:	f000 fab3 	bl	800217c <HAL_TIM_IC_CaptureCallback>
 8001c16:	e007      	b.n	8001c28 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	f000 faa6 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	0018      	movs	r0, r3
 8001c24:	f000 fab2 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	2208      	movs	r2, #8
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b08      	cmp	r3, #8
 8001c3a:	d124      	bne.n	8001c86 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	2208      	movs	r2, #8
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d11d      	bne.n	8001c86 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2209      	movs	r2, #9
 8001c50:	4252      	negs	r2, r2
 8001c52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2204      	movs	r2, #4
 8001c58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	69db      	ldr	r3, [r3, #28]
 8001c60:	2203      	movs	r2, #3
 8001c62:	4013      	ands	r3, r2
 8001c64:	d004      	beq.n	8001c70 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 fa87 	bl	800217c <HAL_TIM_IC_CaptureCallback>
 8001c6e:	e007      	b.n	8001c80 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	0018      	movs	r0, r3
 8001c74:	f000 fa7a 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f000 fa86 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	2210      	movs	r2, #16
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b10      	cmp	r3, #16
 8001c92:	d125      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	2210      	movs	r2, #16
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b10      	cmp	r3, #16
 8001ca0:	d11e      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2211      	movs	r2, #17
 8001ca8:	4252      	negs	r2, r2
 8001caa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2208      	movs	r2, #8
 8001cb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	69da      	ldr	r2, [r3, #28]
 8001cb8:	23c0      	movs	r3, #192	; 0xc0
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d004      	beq.n	8001cca <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 fa5a 	bl	800217c <HAL_TIM_IC_CaptureCallback>
 8001cc8:	e007      	b.n	8001cda <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f000 fa4d 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f000 fa59 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10f      	bne.n	8001d0e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d108      	bne.n	8001d0e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2202      	movs	r2, #2
 8001d02:	4252      	negs	r2, r2
 8001d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f000 fa27 	bl	800215c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	2280      	movs	r2, #128	; 0x80
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b80      	cmp	r3, #128	; 0x80
 8001d1a:	d10f      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	2280      	movs	r2, #128	; 0x80
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b80      	cmp	r3, #128	; 0x80
 8001d28:	d108      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2281      	movs	r2, #129	; 0x81
 8001d30:	4252      	negs	r2, r2
 8001d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	0018      	movs	r0, r3
 8001d38:	f000 fec4 	bl	8002ac4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691a      	ldr	r2, [r3, #16]
 8001d42:	2380      	movs	r3, #128	; 0x80
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	401a      	ands	r2, r3
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d10e      	bne.n	8001d6e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	4013      	ands	r3, r2
 8001d5a:	2b80      	cmp	r3, #128	; 0x80
 8001d5c:	d107      	bne.n	8001d6e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1c      	ldr	r2, [pc, #112]	; (8001dd4 <HAL_TIM_IRQHandler+0x260>)
 8001d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f000 feb3 	bl	8002ad4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	2240      	movs	r2, #64	; 0x40
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b40      	cmp	r3, #64	; 0x40
 8001d7a:	d10f      	bne.n	8001d9c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	2240      	movs	r2, #64	; 0x40
 8001d84:	4013      	ands	r3, r2
 8001d86:	2b40      	cmp	r3, #64	; 0x40
 8001d88:	d108      	bne.n	8001d9c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2241      	movs	r2, #65	; 0x41
 8001d90:	4252      	negs	r2, r2
 8001d92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	0018      	movs	r0, r3
 8001d98:	f000 fa00 	bl	800219c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	2220      	movs	r2, #32
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b20      	cmp	r3, #32
 8001da8:	d10f      	bne.n	8001dca <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2220      	movs	r2, #32
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b20      	cmp	r3, #32
 8001db6:	d108      	bne.n	8001dca <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2221      	movs	r2, #33	; 0x21
 8001dbe:	4252      	negs	r2, r2
 8001dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f000 fe75 	bl	8002ab4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b002      	add	sp, #8
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	fffffeff 	.word	0xfffffeff

08001dd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	223c      	movs	r2, #60	; 0x3c
 8001de8:	5c9b      	ldrb	r3, [r3, r2]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e0df      	b.n	8001fb2 <HAL_TIM_PWM_ConfigChannel+0x1da>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	223c      	movs	r2, #60	; 0x3c
 8001df6:	2101      	movs	r1, #1
 8001df8:	5499      	strb	r1, [r3, r2]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b14      	cmp	r3, #20
 8001dfe:	d900      	bls.n	8001e02 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8001e00:	e0d1      	b.n	8001fa6 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	009a      	lsls	r2, r3, #2
 8001e06:	4b6d      	ldr	r3, [pc, #436]	; (8001fbc <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8001e08:	18d3      	adds	r3, r2, r3
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	0011      	movs	r1, r2
 8001e16:	0018      	movs	r0, r3
 8001e18:	f000 fa52 	bl	80022c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	699a      	ldr	r2, [r3, #24]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2108      	movs	r1, #8
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699a      	ldr	r2, [r3, #24]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2104      	movs	r1, #4
 8001e38:	438a      	bics	r2, r1
 8001e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6999      	ldr	r1, [r3, #24]
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	691a      	ldr	r2, [r3, #16]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	619a      	str	r2, [r3, #24]
      break;
 8001e4e:	e0ab      	b.n	8001fa8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	0011      	movs	r1, r2
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f000 fabb 	bl	80023d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	699a      	ldr	r2, [r3, #24]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2180      	movs	r1, #128	; 0x80
 8001e6a:	0109      	lsls	r1, r1, #4
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	699a      	ldr	r2, [r3, #24]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4951      	ldr	r1, [pc, #324]	; (8001fc0 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	6999      	ldr	r1, [r3, #24]
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	021a      	lsls	r2, r3, #8
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	619a      	str	r2, [r3, #24]
      break;
 8001e94:	e088      	b.n	8001fa8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	0011      	movs	r1, r2
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f000 fb1c 	bl	80024dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	69da      	ldr	r2, [r3, #28]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2108      	movs	r1, #8
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	69da      	ldr	r2, [r3, #28]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2104      	movs	r1, #4
 8001ec0:	438a      	bics	r2, r1
 8001ec2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	69d9      	ldr	r1, [r3, #28]
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	691a      	ldr	r2, [r3, #16]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	61da      	str	r2, [r3, #28]
      break;
 8001ed6:	e067      	b.n	8001fa8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68ba      	ldr	r2, [r7, #8]
 8001ede:	0011      	movs	r1, r2
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f000 fb83 	bl	80025ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	69da      	ldr	r2, [r3, #28]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2180      	movs	r1, #128	; 0x80
 8001ef2:	0109      	lsls	r1, r1, #4
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	69da      	ldr	r2, [r3, #28]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	492f      	ldr	r1, [pc, #188]	; (8001fc0 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8001f04:	400a      	ands	r2, r1
 8001f06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	69d9      	ldr	r1, [r3, #28]
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	021a      	lsls	r2, r3, #8
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	61da      	str	r2, [r3, #28]
      break;
 8001f1c:	e044      	b.n	8001fa8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	0011      	movs	r1, r2
 8001f26:	0018      	movs	r0, r3
 8001f28:	f000 fbca 	bl	80026c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2108      	movs	r1, #8
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2104      	movs	r1, #4
 8001f48:	438a      	bics	r2, r1
 8001f4a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	691a      	ldr	r2, [r3, #16]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001f5e:	e023      	b.n	8001fa8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	0011      	movs	r1, r2
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f000 fc09 	bl	8002780 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2180      	movs	r1, #128	; 0x80
 8001f7a:	0109      	lsls	r1, r1, #4
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	490d      	ldr	r1, [pc, #52]	; (8001fc0 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	021a      	lsls	r2, r3, #8
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001fa4:	e000      	b.n	8001fa8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 8001fa6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	223c      	movs	r2, #60	; 0x3c
 8001fac:	2100      	movs	r1, #0
 8001fae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	b004      	add	sp, #16
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	46c0      	nop			; (mov r8, r8)
 8001fbc:	08002bac 	.word	0x08002bac
 8001fc0:	fffffbff 	.word	0xfffffbff

08001fc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	223c      	movs	r2, #60	; 0x3c
 8001fd2:	5c9b      	ldrb	r3, [r3, r2]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_TIM_ConfigClockSource+0x18>
 8001fd8:	2302      	movs	r3, #2
 8001fda:	e0b7      	b.n	800214c <HAL_TIM_ConfigClockSource+0x188>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	223c      	movs	r2, #60	; 0x3c
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	223d      	movs	r2, #61	; 0x3d
 8001fe8:	2102      	movs	r1, #2
 8001fea:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4a57      	ldr	r2, [pc, #348]	; (8002154 <HAL_TIM_ConfigClockSource+0x190>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4a56      	ldr	r2, [pc, #344]	; (8002158 <HAL_TIM_ConfigClockSource+0x194>)
 8002000:	4013      	ands	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2280      	movs	r2, #128	; 0x80
 8002012:	0192      	lsls	r2, r2, #6
 8002014:	4293      	cmp	r3, r2
 8002016:	d040      	beq.n	800209a <HAL_TIM_ConfigClockSource+0xd6>
 8002018:	2280      	movs	r2, #128	; 0x80
 800201a:	0192      	lsls	r2, r2, #6
 800201c:	4293      	cmp	r3, r2
 800201e:	d900      	bls.n	8002022 <HAL_TIM_ConfigClockSource+0x5e>
 8002020:	e088      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 8002022:	2280      	movs	r2, #128	; 0x80
 8002024:	0152      	lsls	r2, r2, #5
 8002026:	4293      	cmp	r3, r2
 8002028:	d100      	bne.n	800202c <HAL_TIM_ConfigClockSource+0x68>
 800202a:	e085      	b.n	8002138 <HAL_TIM_ConfigClockSource+0x174>
 800202c:	2280      	movs	r2, #128	; 0x80
 800202e:	0152      	lsls	r2, r2, #5
 8002030:	4293      	cmp	r3, r2
 8002032:	d900      	bls.n	8002036 <HAL_TIM_ConfigClockSource+0x72>
 8002034:	e07e      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 8002036:	2b70      	cmp	r3, #112	; 0x70
 8002038:	d018      	beq.n	800206c <HAL_TIM_ConfigClockSource+0xa8>
 800203a:	d900      	bls.n	800203e <HAL_TIM_ConfigClockSource+0x7a>
 800203c:	e07a      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 800203e:	2b60      	cmp	r3, #96	; 0x60
 8002040:	d04f      	beq.n	80020e2 <HAL_TIM_ConfigClockSource+0x11e>
 8002042:	d900      	bls.n	8002046 <HAL_TIM_ConfigClockSource+0x82>
 8002044:	e076      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 8002046:	2b50      	cmp	r3, #80	; 0x50
 8002048:	d03b      	beq.n	80020c2 <HAL_TIM_ConfigClockSource+0xfe>
 800204a:	d900      	bls.n	800204e <HAL_TIM_ConfigClockSource+0x8a>
 800204c:	e072      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 800204e:	2b40      	cmp	r3, #64	; 0x40
 8002050:	d057      	beq.n	8002102 <HAL_TIM_ConfigClockSource+0x13e>
 8002052:	d900      	bls.n	8002056 <HAL_TIM_ConfigClockSource+0x92>
 8002054:	e06e      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 8002056:	2b30      	cmp	r3, #48	; 0x30
 8002058:	d063      	beq.n	8002122 <HAL_TIM_ConfigClockSource+0x15e>
 800205a:	d86b      	bhi.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 800205c:	2b20      	cmp	r3, #32
 800205e:	d060      	beq.n	8002122 <HAL_TIM_ConfigClockSource+0x15e>
 8002060:	d868      	bhi.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
 8002062:	2b00      	cmp	r3, #0
 8002064:	d05d      	beq.n	8002122 <HAL_TIM_ConfigClockSource+0x15e>
 8002066:	2b10      	cmp	r3, #16
 8002068:	d05b      	beq.n	8002122 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800206a:	e063      	b.n	8002134 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6818      	ldr	r0, [r3, #0]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	6899      	ldr	r1, [r3, #8]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f000 fc60 	bl	8002940 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2277      	movs	r2, #119	; 0x77
 800208c:	4313      	orrs	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	609a      	str	r2, [r3, #8]
      break;
 8002098:	e04f      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6818      	ldr	r0, [r3, #0]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	6899      	ldr	r1, [r3, #8]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	f000 fc49 	bl	8002940 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2180      	movs	r1, #128	; 0x80
 80020ba:	01c9      	lsls	r1, r1, #7
 80020bc:	430a      	orrs	r2, r1
 80020be:	609a      	str	r2, [r3, #8]
      break;
 80020c0:	e03b      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6818      	ldr	r0, [r3, #0]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	6859      	ldr	r1, [r3, #4]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	001a      	movs	r2, r3
 80020d0:	f000 fbba 	bl	8002848 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2150      	movs	r1, #80	; 0x50
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 fc14 	bl	8002908 <TIM_ITRx_SetConfig>
      break;
 80020e0:	e02b      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6818      	ldr	r0, [r3, #0]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	6859      	ldr	r1, [r3, #4]
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	001a      	movs	r2, r3
 80020f0:	f000 fbd8 	bl	80028a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2160      	movs	r1, #96	; 0x60
 80020fa:	0018      	movs	r0, r3
 80020fc:	f000 fc04 	bl	8002908 <TIM_ITRx_SetConfig>
      break;
 8002100:	e01b      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	6859      	ldr	r1, [r3, #4]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	001a      	movs	r2, r3
 8002110:	f000 fb9a 	bl	8002848 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2140      	movs	r1, #64	; 0x40
 800211a:	0018      	movs	r0, r3
 800211c:	f000 fbf4 	bl	8002908 <TIM_ITRx_SetConfig>
      break;
 8002120:	e00b      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	0019      	movs	r1, r3
 800212c:	0010      	movs	r0, r2
 800212e:	f000 fbeb 	bl	8002908 <TIM_ITRx_SetConfig>
        break;
 8002132:	e002      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002134:	46c0      	nop			; (mov r8, r8)
 8002136:	e000      	b.n	800213a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002138:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	223d      	movs	r2, #61	; 0x3d
 800213e:	2101      	movs	r1, #1
 8002140:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	223c      	movs	r2, #60	; 0x3c
 8002146:	2100      	movs	r1, #0
 8002148:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	0018      	movs	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	b004      	add	sp, #16
 8002152:	bd80      	pop	{r7, pc}
 8002154:	ffceff88 	.word	0xffceff88
 8002158:	ffff00ff 	.word	0xffff00ff

0800215c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002164:	46c0      	nop			; (mov r8, r8)
 8002166:	46bd      	mov	sp, r7
 8002168:	b002      	add	sp, #8
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002174:	46c0      	nop			; (mov r8, r8)
 8002176:	46bd      	mov	sp, r7
 8002178:	b002      	add	sp, #8
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002184:	46c0      	nop			; (mov r8, r8)
 8002186:	46bd      	mov	sp, r7
 8002188:	b002      	add	sp, #8
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002194:	46c0      	nop			; (mov r8, r8)
 8002196:	46bd      	mov	sp, r7
 8002198:	b002      	add	sp, #8
 800219a:	bd80      	pop	{r7, pc}

0800219c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b002      	add	sp, #8
 80021aa:	bd80      	pop	{r7, pc}

080021ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a38      	ldr	r2, [pc, #224]	; (80022a0 <TIM_Base_SetConfig+0xf4>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d00c      	beq.n	80021de <TIM_Base_SetConfig+0x32>
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	2380      	movs	r3, #128	; 0x80
 80021c8:	05db      	lsls	r3, r3, #23
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d007      	beq.n	80021de <TIM_Base_SetConfig+0x32>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a34      	ldr	r2, [pc, #208]	; (80022a4 <TIM_Base_SetConfig+0xf8>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d003      	beq.n	80021de <TIM_Base_SetConfig+0x32>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a33      	ldr	r2, [pc, #204]	; (80022a8 <TIM_Base_SetConfig+0xfc>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d108      	bne.n	80021f0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2270      	movs	r2, #112	; 0x70
 80021e2:	4393      	bics	r3, r2
 80021e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a2b      	ldr	r2, [pc, #172]	; (80022a0 <TIM_Base_SetConfig+0xf4>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d01c      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	2380      	movs	r3, #128	; 0x80
 80021fc:	05db      	lsls	r3, r3, #23
 80021fe:	429a      	cmp	r2, r3
 8002200:	d017      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a27      	ldr	r2, [pc, #156]	; (80022a4 <TIM_Base_SetConfig+0xf8>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d013      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a26      	ldr	r2, [pc, #152]	; (80022a8 <TIM_Base_SetConfig+0xfc>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00f      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a25      	ldr	r2, [pc, #148]	; (80022ac <TIM_Base_SetConfig+0x100>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00b      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a24      	ldr	r2, [pc, #144]	; (80022b0 <TIM_Base_SetConfig+0x104>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a23      	ldr	r2, [pc, #140]	; (80022b4 <TIM_Base_SetConfig+0x108>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d003      	beq.n	8002232 <TIM_Base_SetConfig+0x86>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a22      	ldr	r2, [pc, #136]	; (80022b8 <TIM_Base_SetConfig+0x10c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d108      	bne.n	8002244 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	4a21      	ldr	r2, [pc, #132]	; (80022bc <TIM_Base_SetConfig+0x110>)
 8002236:	4013      	ands	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	4313      	orrs	r3, r2
 8002242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2280      	movs	r2, #128	; 0x80
 8002248:	4393      	bics	r3, r2
 800224a:	001a      	movs	r2, r3
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a0c      	ldr	r2, [pc, #48]	; (80022a0 <TIM_Base_SetConfig+0xf4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00b      	beq.n	800228a <TIM_Base_SetConfig+0xde>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a0e      	ldr	r2, [pc, #56]	; (80022b0 <TIM_Base_SetConfig+0x104>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d007      	beq.n	800228a <TIM_Base_SetConfig+0xde>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <TIM_Base_SetConfig+0x108>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d003      	beq.n	800228a <TIM_Base_SetConfig+0xde>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a0c      	ldr	r2, [pc, #48]	; (80022b8 <TIM_Base_SetConfig+0x10c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d103      	bne.n	8002292 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2201      	movs	r2, #1
 8002296:	615a      	str	r2, [r3, #20]
}
 8002298:	46c0      	nop			; (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	b004      	add	sp, #16
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40012c00 	.word	0x40012c00
 80022a4:	40000400 	.word	0x40000400
 80022a8:	40000800 	.word	0x40000800
 80022ac:	40002000 	.word	0x40002000
 80022b0:	40014000 	.word	0x40014000
 80022b4:	40014400 	.word	0x40014400
 80022b8:	40014800 	.word	0x40014800
 80022bc:	fffffcff 	.word	0xfffffcff

080022c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	2201      	movs	r2, #1
 80022d0:	4393      	bics	r3, r2
 80022d2:	001a      	movs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4a32      	ldr	r2, [pc, #200]	; (80023b8 <TIM_OC1_SetConfig+0xf8>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2203      	movs	r2, #3
 80022f6:	4393      	bics	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4313      	orrs	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2202      	movs	r2, #2
 8002308:	4393      	bics	r3, r2
 800230a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	4313      	orrs	r3, r2
 8002314:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a28      	ldr	r2, [pc, #160]	; (80023bc <TIM_OC1_SetConfig+0xfc>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d00b      	beq.n	8002336 <TIM_OC1_SetConfig+0x76>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a27      	ldr	r2, [pc, #156]	; (80023c0 <TIM_OC1_SetConfig+0x100>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d007      	beq.n	8002336 <TIM_OC1_SetConfig+0x76>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a26      	ldr	r2, [pc, #152]	; (80023c4 <TIM_OC1_SetConfig+0x104>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d003      	beq.n	8002336 <TIM_OC1_SetConfig+0x76>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a25      	ldr	r2, [pc, #148]	; (80023c8 <TIM_OC1_SetConfig+0x108>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d10c      	bne.n	8002350 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	2208      	movs	r2, #8
 800233a:	4393      	bics	r3, r2
 800233c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4313      	orrs	r3, r2
 8002346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	2204      	movs	r2, #4
 800234c:	4393      	bics	r3, r2
 800234e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a1a      	ldr	r2, [pc, #104]	; (80023bc <TIM_OC1_SetConfig+0xfc>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d00b      	beq.n	8002370 <TIM_OC1_SetConfig+0xb0>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a19      	ldr	r2, [pc, #100]	; (80023c0 <TIM_OC1_SetConfig+0x100>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d007      	beq.n	8002370 <TIM_OC1_SetConfig+0xb0>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a18      	ldr	r2, [pc, #96]	; (80023c4 <TIM_OC1_SetConfig+0x104>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d003      	beq.n	8002370 <TIM_OC1_SetConfig+0xb0>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a17      	ldr	r2, [pc, #92]	; (80023c8 <TIM_OC1_SetConfig+0x108>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d111      	bne.n	8002394 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4a16      	ldr	r2, [pc, #88]	; (80023cc <TIM_OC1_SetConfig+0x10c>)
 8002374:	4013      	ands	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4a15      	ldr	r2, [pc, #84]	; (80023d0 <TIM_OC1_SetConfig+0x110>)
 800237c:	4013      	ands	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	695b      	ldr	r3, [r3, #20]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4313      	orrs	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	621a      	str	r2, [r3, #32]
}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	46bd      	mov	sp, r7
 80023b2:	b006      	add	sp, #24
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	fffeff8f 	.word	0xfffeff8f
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	40014000 	.word	0x40014000
 80023c4:	40014400 	.word	0x40014400
 80023c8:	40014800 	.word	0x40014800
 80023cc:	fffffeff 	.word	0xfffffeff
 80023d0:	fffffdff 	.word	0xfffffdff

080023d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	2210      	movs	r2, #16
 80023e4:	4393      	bics	r3, r2
 80023e6:	001a      	movs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4a2e      	ldr	r2, [pc, #184]	; (80024bc <TIM_OC2_SetConfig+0xe8>)
 8002402:	4013      	ands	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4a2d      	ldr	r2, [pc, #180]	; (80024c0 <TIM_OC2_SetConfig+0xec>)
 800240a:	4013      	ands	r3, r2
 800240c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	4313      	orrs	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	2220      	movs	r2, #32
 800241e:	4393      	bics	r3, r2
 8002420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	011b      	lsls	r3, r3, #4
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	4313      	orrs	r3, r2
 800242c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a24      	ldr	r2, [pc, #144]	; (80024c4 <TIM_OC2_SetConfig+0xf0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d10d      	bne.n	8002452 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2280      	movs	r2, #128	; 0x80
 800243a:	4393      	bics	r3, r2
 800243c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	4313      	orrs	r3, r2
 8002448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2240      	movs	r2, #64	; 0x40
 800244e:	4393      	bics	r3, r2
 8002450:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <TIM_OC2_SetConfig+0xf0>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d00b      	beq.n	8002472 <TIM_OC2_SetConfig+0x9e>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a1a      	ldr	r2, [pc, #104]	; (80024c8 <TIM_OC2_SetConfig+0xf4>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d007      	beq.n	8002472 <TIM_OC2_SetConfig+0x9e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a19      	ldr	r2, [pc, #100]	; (80024cc <TIM_OC2_SetConfig+0xf8>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d003      	beq.n	8002472 <TIM_OC2_SetConfig+0x9e>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a18      	ldr	r2, [pc, #96]	; (80024d0 <TIM_OC2_SetConfig+0xfc>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d113      	bne.n	800249a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	4a17      	ldr	r2, [pc, #92]	; (80024d4 <TIM_OC2_SetConfig+0x100>)
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	4a16      	ldr	r2, [pc, #88]	; (80024d8 <TIM_OC2_SetConfig+0x104>)
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	621a      	str	r2, [r3, #32]
}
 80024b4:	46c0      	nop			; (mov r8, r8)
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b006      	add	sp, #24
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	feff8fff 	.word	0xfeff8fff
 80024c0:	fffffcff 	.word	0xfffffcff
 80024c4:	40012c00 	.word	0x40012c00
 80024c8:	40014000 	.word	0x40014000
 80024cc:	40014400 	.word	0x40014400
 80024d0:	40014800 	.word	0x40014800
 80024d4:	fffffbff 	.word	0xfffffbff
 80024d8:	fffff7ff 	.word	0xfffff7ff

080024dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4a35      	ldr	r2, [pc, #212]	; (80025c0 <TIM_OC3_SetConfig+0xe4>)
 80024ec:	401a      	ands	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4a2f      	ldr	r2, [pc, #188]	; (80025c4 <TIM_OC3_SetConfig+0xe8>)
 8002508:	4013      	ands	r3, r2
 800250a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2203      	movs	r2, #3
 8002510:	4393      	bics	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	4a29      	ldr	r2, [pc, #164]	; (80025c8 <TIM_OC3_SetConfig+0xec>)
 8002522:	4013      	ands	r3, r2
 8002524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	021b      	lsls	r3, r3, #8
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	4313      	orrs	r3, r2
 8002530:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a25      	ldr	r2, [pc, #148]	; (80025cc <TIM_OC3_SetConfig+0xf0>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d10d      	bne.n	8002556 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	4a24      	ldr	r2, [pc, #144]	; (80025d0 <TIM_OC3_SetConfig+0xf4>)
 800253e:	4013      	ands	r3, r2
 8002540:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	021b      	lsls	r3, r3, #8
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	4313      	orrs	r3, r2
 800254c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	4a20      	ldr	r2, [pc, #128]	; (80025d4 <TIM_OC3_SetConfig+0xf8>)
 8002552:	4013      	ands	r3, r2
 8002554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a1c      	ldr	r2, [pc, #112]	; (80025cc <TIM_OC3_SetConfig+0xf0>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d00b      	beq.n	8002576 <TIM_OC3_SetConfig+0x9a>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a1d      	ldr	r2, [pc, #116]	; (80025d8 <TIM_OC3_SetConfig+0xfc>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d007      	beq.n	8002576 <TIM_OC3_SetConfig+0x9a>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a1c      	ldr	r2, [pc, #112]	; (80025dc <TIM_OC3_SetConfig+0x100>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d003      	beq.n	8002576 <TIM_OC3_SetConfig+0x9a>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a1b      	ldr	r2, [pc, #108]	; (80025e0 <TIM_OC3_SetConfig+0x104>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d113      	bne.n	800259e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4a1a      	ldr	r2, [pc, #104]	; (80025e4 <TIM_OC3_SetConfig+0x108>)
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4a19      	ldr	r2, [pc, #100]	; (80025e8 <TIM_OC3_SetConfig+0x10c>)
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4313      	orrs	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	621a      	str	r2, [r3, #32]
}
 80025b8:	46c0      	nop			; (mov r8, r8)
 80025ba:	46bd      	mov	sp, r7
 80025bc:	b006      	add	sp, #24
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	fffffeff 	.word	0xfffffeff
 80025c4:	fffeff8f 	.word	0xfffeff8f
 80025c8:	fffffdff 	.word	0xfffffdff
 80025cc:	40012c00 	.word	0x40012c00
 80025d0:	fffff7ff 	.word	0xfffff7ff
 80025d4:	fffffbff 	.word	0xfffffbff
 80025d8:	40014000 	.word	0x40014000
 80025dc:	40014400 	.word	0x40014400
 80025e0:	40014800 	.word	0x40014800
 80025e4:	ffffefff 	.word	0xffffefff
 80025e8:	ffffdfff 	.word	0xffffdfff

080025ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	4a28      	ldr	r2, [pc, #160]	; (800269c <TIM_OC4_SetConfig+0xb0>)
 80025fc:	401a      	ands	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4a22      	ldr	r2, [pc, #136]	; (80026a0 <TIM_OC4_SetConfig+0xb4>)
 8002618:	4013      	ands	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4a21      	ldr	r2, [pc, #132]	; (80026a4 <TIM_OC4_SetConfig+0xb8>)
 8002620:	4013      	ands	r3, r2
 8002622:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	4313      	orrs	r3, r2
 800262e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	4a1d      	ldr	r2, [pc, #116]	; (80026a8 <TIM_OC4_SetConfig+0xbc>)
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	031b      	lsls	r3, r3, #12
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	4313      	orrs	r3, r2
 8002642:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a19      	ldr	r2, [pc, #100]	; (80026ac <TIM_OC4_SetConfig+0xc0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d00b      	beq.n	8002664 <TIM_OC4_SetConfig+0x78>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a18      	ldr	r2, [pc, #96]	; (80026b0 <TIM_OC4_SetConfig+0xc4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d007      	beq.n	8002664 <TIM_OC4_SetConfig+0x78>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a17      	ldr	r2, [pc, #92]	; (80026b4 <TIM_OC4_SetConfig+0xc8>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d003      	beq.n	8002664 <TIM_OC4_SetConfig+0x78>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a16      	ldr	r2, [pc, #88]	; (80026b8 <TIM_OC4_SetConfig+0xcc>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d109      	bne.n	8002678 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	4a15      	ldr	r2, [pc, #84]	; (80026bc <TIM_OC4_SetConfig+0xd0>)
 8002668:	4013      	ands	r3, r2
 800266a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	019b      	lsls	r3, r3, #6
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4313      	orrs	r3, r2
 8002676:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	621a      	str	r2, [r3, #32]
}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	46bd      	mov	sp, r7
 8002696:	b006      	add	sp, #24
 8002698:	bd80      	pop	{r7, pc}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	ffffefff 	.word	0xffffefff
 80026a0:	feff8fff 	.word	0xfeff8fff
 80026a4:	fffffcff 	.word	0xfffffcff
 80026a8:	ffffdfff 	.word	0xffffdfff
 80026ac:	40012c00 	.word	0x40012c00
 80026b0:	40014000 	.word	0x40014000
 80026b4:	40014400 	.word	0x40014400
 80026b8:	40014800 	.word	0x40014800
 80026bc:	ffffbfff 	.word	0xffffbfff

080026c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	4a25      	ldr	r2, [pc, #148]	; (8002764 <TIM_OC5_SetConfig+0xa4>)
 80026d0:	401a      	ands	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	; (8002768 <TIM_OC5_SetConfig+0xa8>)
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	4a1b      	ldr	r2, [pc, #108]	; (800276c <TIM_OC5_SetConfig+0xac>)
 80026fe:	4013      	ands	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	041b      	lsls	r3, r3, #16
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a17      	ldr	r2, [pc, #92]	; (8002770 <TIM_OC5_SetConfig+0xb0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d00b      	beq.n	800272e <TIM_OC5_SetConfig+0x6e>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a16      	ldr	r2, [pc, #88]	; (8002774 <TIM_OC5_SetConfig+0xb4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d007      	beq.n	800272e <TIM_OC5_SetConfig+0x6e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a15      	ldr	r2, [pc, #84]	; (8002778 <TIM_OC5_SetConfig+0xb8>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d003      	beq.n	800272e <TIM_OC5_SetConfig+0x6e>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a14      	ldr	r2, [pc, #80]	; (800277c <TIM_OC5_SetConfig+0xbc>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d109      	bne.n	8002742 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	4a0c      	ldr	r2, [pc, #48]	; (8002764 <TIM_OC5_SetConfig+0xa4>)
 8002732:	4013      	ands	r3, r2
 8002734:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	021b      	lsls	r3, r3, #8
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	4313      	orrs	r3, r2
 8002740:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	621a      	str	r2, [r3, #32]
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	b006      	add	sp, #24
 8002762:	bd80      	pop	{r7, pc}
 8002764:	fffeffff 	.word	0xfffeffff
 8002768:	fffeff8f 	.word	0xfffeff8f
 800276c:	fffdffff 	.word	0xfffdffff
 8002770:	40012c00 	.word	0x40012c00
 8002774:	40014000 	.word	0x40014000
 8002778:	40014400 	.word	0x40014400
 800277c:	40014800 	.word	0x40014800

08002780 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	4a26      	ldr	r2, [pc, #152]	; (8002828 <TIM_OC6_SetConfig+0xa8>)
 8002790:	401a      	ands	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4a20      	ldr	r2, [pc, #128]	; (800282c <TIM_OC6_SetConfig+0xac>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4a1c      	ldr	r2, [pc, #112]	; (8002830 <TIM_OC6_SetConfig+0xb0>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	051b      	lsls	r3, r3, #20
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a18      	ldr	r2, [pc, #96]	; (8002834 <TIM_OC6_SetConfig+0xb4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d00b      	beq.n	80027f0 <TIM_OC6_SetConfig+0x70>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a17      	ldr	r2, [pc, #92]	; (8002838 <TIM_OC6_SetConfig+0xb8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d007      	beq.n	80027f0 <TIM_OC6_SetConfig+0x70>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a16      	ldr	r2, [pc, #88]	; (800283c <TIM_OC6_SetConfig+0xbc>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d003      	beq.n	80027f0 <TIM_OC6_SetConfig+0x70>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a15      	ldr	r2, [pc, #84]	; (8002840 <TIM_OC6_SetConfig+0xc0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d109      	bne.n	8002804 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	4a14      	ldr	r2, [pc, #80]	; (8002844 <TIM_OC6_SetConfig+0xc4>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	029b      	lsls	r3, r3, #10
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	621a      	str	r2, [r3, #32]
}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	b006      	add	sp, #24
 8002824:	bd80      	pop	{r7, pc}
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	ffefffff 	.word	0xffefffff
 800282c:	feff8fff 	.word	0xfeff8fff
 8002830:	ffdfffff 	.word	0xffdfffff
 8002834:	40012c00 	.word	0x40012c00
 8002838:	40014000 	.word	0x40014000
 800283c:	40014400 	.word	0x40014400
 8002840:	40014800 	.word	0x40014800
 8002844:	fffbffff 	.word	0xfffbffff

08002848 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	2201      	movs	r2, #1
 8002860:	4393      	bics	r3, r2
 8002862:	001a      	movs	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	22f0      	movs	r2, #240	; 0xf0
 8002872:	4393      	bics	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	220a      	movs	r2, #10
 8002884:	4393      	bics	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	4313      	orrs	r3, r2
 800288e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	621a      	str	r2, [r3, #32]
}
 800289c:	46c0      	nop			; (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	b006      	add	sp, #24
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	2210      	movs	r2, #16
 80028b6:	4393      	bics	r3, r2
 80028b8:	001a      	movs	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	4a0d      	ldr	r2, [pc, #52]	; (8002904 <TIM_TI2_ConfigInputStage+0x60>)
 80028ce:	4013      	ands	r3, r2
 80028d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	031b      	lsls	r3, r3, #12
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	4313      	orrs	r3, r2
 80028da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	22a0      	movs	r2, #160	; 0xa0
 80028e0:	4393      	bics	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	011b      	lsls	r3, r3, #4
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	621a      	str	r2, [r3, #32]
}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	46bd      	mov	sp, r7
 80028fe:	b006      	add	sp, #24
 8002900:	bd80      	pop	{r7, pc}
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	ffff0fff 	.word	0xffff0fff

08002908 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4a08      	ldr	r2, [pc, #32]	; (800293c <TIM_ITRx_SetConfig+0x34>)
 800291c:	4013      	ands	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	4313      	orrs	r3, r2
 8002926:	2207      	movs	r2, #7
 8002928:	4313      	orrs	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	609a      	str	r2, [r3, #8]
}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	46bd      	mov	sp, r7
 8002936:	b004      	add	sp, #16
 8002938:	bd80      	pop	{r7, pc}
 800293a:	46c0      	nop			; (mov r8, r8)
 800293c:	ffcfff8f 	.word	0xffcfff8f

08002940 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
 800294c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	4a09      	ldr	r2, [pc, #36]	; (800297c <TIM_ETR_SetConfig+0x3c>)
 8002958:	4013      	ands	r3, r2
 800295a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	021a      	lsls	r2, r3, #8
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	431a      	orrs	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	4313      	orrs	r3, r2
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	4313      	orrs	r3, r2
 800296c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	609a      	str	r2, [r3, #8]
}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b006      	add	sp, #24
 800297a:	bd80      	pop	{r7, pc}
 800297c:	ffff00ff 	.word	0xffff00ff

08002980 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	221f      	movs	r2, #31
 8002990:	4013      	ands	r3, r2
 8002992:	2201      	movs	r2, #1
 8002994:	409a      	lsls	r2, r3
 8002996:	0013      	movs	r3, r2
 8002998:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	43d2      	mvns	r2, r2
 80029a2:	401a      	ands	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6a1a      	ldr	r2, [r3, #32]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	211f      	movs	r1, #31
 80029b0:	400b      	ands	r3, r1
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	4099      	lsls	r1, r3
 80029b6:	000b      	movs	r3, r1
 80029b8:	431a      	orrs	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	621a      	str	r2, [r3, #32]
}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	46bd      	mov	sp, r7
 80029c2:	b006      	add	sp, #24
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	223c      	movs	r2, #60	; 0x3c
 80029d6:	5c9b      	ldrb	r3, [r3, r2]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029dc:	2302      	movs	r3, #2
 80029de:	e05a      	b.n	8002a96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	223c      	movs	r2, #60	; 0x3c
 80029e4:	2101      	movs	r1, #1
 80029e6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	223d      	movs	r2, #61	; 0x3d
 80029ec:	2102      	movs	r1, #2
 80029ee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a26      	ldr	r2, [pc, #152]	; (8002aa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d108      	bne.n	8002a1c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	4a25      	ldr	r2, [pc, #148]	; (8002aa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2270      	movs	r2, #112	; 0x70
 8002a20:	4393      	bics	r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a19      	ldr	r2, [pc, #100]	; (8002aa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d014      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d00e      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a15      	ldr	r2, [pc, #84]	; (8002aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d009      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a14      	ldr	r2, [pc, #80]	; (8002aac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d004      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a12      	ldr	r2, [pc, #72]	; (8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d10c      	bne.n	8002a84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2280      	movs	r2, #128	; 0x80
 8002a6e:	4393      	bics	r3, r2
 8002a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68ba      	ldr	r2, [r7, #8]
 8002a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	223d      	movs	r2, #61	; 0x3d
 8002a88:	2101      	movs	r1, #1
 8002a8a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	223c      	movs	r2, #60	; 0x3c
 8002a90:	2100      	movs	r1, #0
 8002a92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	0018      	movs	r0, r3
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	b004      	add	sp, #16
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	40012c00 	.word	0x40012c00
 8002aa4:	ff0fffff 	.word	0xff0fffff
 8002aa8:	40000400 	.word	0x40000400
 8002aac:	40000800 	.word	0x40000800
 8002ab0:	40014000 	.word	0x40014000

08002ab4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002abc:	46c0      	nop			; (mov r8, r8)
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b002      	add	sp, #8
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002acc:	46c0      	nop			; (mov r8, r8)
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	b002      	add	sp, #8
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002adc:	46c0      	nop			; (mov r8, r8)
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b002      	add	sp, #8
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <__libc_init_array>:
 8002ae4:	b570      	push	{r4, r5, r6, lr}
 8002ae6:	2600      	movs	r6, #0
 8002ae8:	4d0c      	ldr	r5, [pc, #48]	; (8002b1c <__libc_init_array+0x38>)
 8002aea:	4c0d      	ldr	r4, [pc, #52]	; (8002b20 <__libc_init_array+0x3c>)
 8002aec:	1b64      	subs	r4, r4, r5
 8002aee:	10a4      	asrs	r4, r4, #2
 8002af0:	42a6      	cmp	r6, r4
 8002af2:	d109      	bne.n	8002b08 <__libc_init_array+0x24>
 8002af4:	2600      	movs	r6, #0
 8002af6:	f000 f821 	bl	8002b3c <_init>
 8002afa:	4d0a      	ldr	r5, [pc, #40]	; (8002b24 <__libc_init_array+0x40>)
 8002afc:	4c0a      	ldr	r4, [pc, #40]	; (8002b28 <__libc_init_array+0x44>)
 8002afe:	1b64      	subs	r4, r4, r5
 8002b00:	10a4      	asrs	r4, r4, #2
 8002b02:	42a6      	cmp	r6, r4
 8002b04:	d105      	bne.n	8002b12 <__libc_init_array+0x2e>
 8002b06:	bd70      	pop	{r4, r5, r6, pc}
 8002b08:	00b3      	lsls	r3, r6, #2
 8002b0a:	58eb      	ldr	r3, [r5, r3]
 8002b0c:	4798      	blx	r3
 8002b0e:	3601      	adds	r6, #1
 8002b10:	e7ee      	b.n	8002af0 <__libc_init_array+0xc>
 8002b12:	00b3      	lsls	r3, r6, #2
 8002b14:	58eb      	ldr	r3, [r5, r3]
 8002b16:	4798      	blx	r3
 8002b18:	3601      	adds	r6, #1
 8002b1a:	e7f2      	b.n	8002b02 <__libc_init_array+0x1e>
 8002b1c:	08002c00 	.word	0x08002c00
 8002b20:	08002c00 	.word	0x08002c00
 8002b24:	08002c00 	.word	0x08002c00
 8002b28:	08002c04 	.word	0x08002c04

08002b2c <memset>:
 8002b2c:	0003      	movs	r3, r0
 8002b2e:	1882      	adds	r2, r0, r2
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d100      	bne.n	8002b36 <memset+0xa>
 8002b34:	4770      	bx	lr
 8002b36:	7019      	strb	r1, [r3, #0]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	e7f9      	b.n	8002b30 <memset+0x4>

08002b3c <_init>:
 8002b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b42:	bc08      	pop	{r3}
 8002b44:	469e      	mov	lr, r3
 8002b46:	4770      	bx	lr

08002b48 <_fini>:
 8002b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b4e:	bc08      	pop	{r3}
 8002b50:	469e      	mov	lr, r3
 8002b52:	4770      	bx	lr
