Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 13 18:27:26 2023
| Host         : LAPTOP-3H7KH1IM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PPS_delay_Uart_timing_summary_routed.rpt -pb PPS_delay_Uart_timing_summary_routed.pb -rpx PPS_delay_Uart_timing_summary_routed.rpx -warn_on_violation
| Design       : PPS_delay_Uart
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 340 register/latch pins with no clock driven by root clock pin: clk_div1/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 770 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.433        0.000                      0                  218        0.146        0.000                      0                  218        9.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
system_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_clk         15.433        0.000                      0                  218        0.146        0.000                      0                  218        9.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_clk
  To Clock:  system_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.433ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.649ns (35.776%)  route 2.960ns (64.224%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.904 r  cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    cycle_cnt_reg[8]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.166 r  cycle_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.166    cycle_cnt_reg[12]_i_1_n_4
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.251    24.293    sys_clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[15]/C
                         clock pessimism              0.241    24.533    
                         clock uncertainty           -0.035    24.498    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.101    24.599    cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.599    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                 15.433    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.644ns (35.706%)  route 2.960ns (64.294%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.904 r  cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    cycle_cnt_reg[8]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.161 r  cycle_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.161    cycle_cnt_reg[12]_i_1_n_6
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.251    24.293    sys_clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[13]/C
                         clock pessimism              0.241    24.533    
                         clock uncertainty           -0.035    24.498    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.101    24.599    cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.599    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.496ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.586ns (34.886%)  route 2.960ns (65.114%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.904 r  cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    cycle_cnt_reg[8]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.103 r  cycle_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.103    cycle_cnt_reg[12]_i_1_n_5
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.251    24.293    sys_clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[14]/C
                         clock pessimism              0.241    24.533    
                         clock uncertainty           -0.035    24.498    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.101    24.599    cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.599    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 15.496    

Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.978ns (21.806%)  route 3.507ns (78.194%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.350     4.550    uart_rx_inst/CLK
    SLICE_X40Y24         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.379     4.929 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.898     5.827    uart_rx_inst/cycle_cnt[3]
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.125     5.952 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.779     6.732    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.264     6.996 r  uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=11, routed)          0.492     7.487    uart_rx_inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.592 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=16, routed)          1.338     8.931    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.036 r  uart_rx_inst/cycle_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.036    uart_rx_inst/p_0_in__0[1]
    SLICE_X40Y24         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.244    24.286    uart_rx_inst/CLK
    SLICE_X40Y24         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism              0.265    24.550    
                         clock uncertainty           -0.035    24.515    
    SLICE_X40Y24         FDCE (Setup_fdce_C_D)        0.030    24.545    uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.545    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.565ns (34.584%)  route 2.960ns (65.416%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.904 r  cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    cycle_cnt_reg[8]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.082 r  cycle_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.082    cycle_cnt_reg[12]_i_1_n_7
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.251    24.293    sys_clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  cycle_cnt_reg[12]/C
                         clock pessimism              0.241    24.533    
                         clock uncertainty           -0.035    24.498    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.101    24.599    cycle_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.599    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.519ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.978ns (21.844%)  route 3.499ns (78.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.350     4.550    uart_rx_inst/CLK
    SLICE_X40Y24         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.379     4.929 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.898     5.827    uart_rx_inst/cycle_cnt[3]
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.125     5.952 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.779     6.732    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.264     6.996 r  uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=11, routed)          0.492     7.487    uart_rx_inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.592 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=16, routed)          1.330     8.923    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.028 r  uart_rx_inst/cycle_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.028    uart_rx_inst/p_0_in__0[2]
    SLICE_X40Y24         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.244    24.286    uart_rx_inst/CLK
    SLICE_X40Y24         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[2]/C
                         clock pessimism              0.265    24.550    
                         clock uncertainty           -0.035    24.515    
    SLICE_X40Y24         FDCE (Setup_fdce_C_D)        0.032    24.547    uart_rx_inst/cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.547    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                 15.519    

Slack (MET) :             15.532ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.549ns (34.352%)  route 2.960ns (65.648%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 24.292 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.066 r  cycle_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.066    cycle_cnt_reg[8]_i_1_n_4
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.250    24.292    sys_clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[11]/C
                         clock pessimism              0.241    24.532    
                         clock uncertainty           -0.035    24.497    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.101    24.598    cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 15.532    

Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.544ns (34.279%)  route 2.960ns (65.721%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 24.292 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.061 r  cycle_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.061    cycle_cnt_reg[8]_i_1_n_6
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.250    24.292    sys_clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[9]/C
                         clock pessimism              0.241    24.532    
                         clock uncertainty           -0.035    24.497    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.101    24.598    cycle_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 15.537    

Slack (MET) :             15.595ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.486ns (33.421%)  route 2.960ns (66.579%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 24.292 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.003 r  cycle_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.003    cycle_cnt_reg[8]_i_1_n_5
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.250    24.292    sys_clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[10]/C
                         clock pessimism              0.241    24.532    
                         clock uncertainty           -0.035    24.497    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.101    24.598    cycle_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                 15.595    

Slack (MET) :             15.616ns  (required time - arrival time)
  Source:                 cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cycle_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk rise@20.000ns - system_clk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.465ns (33.105%)  route 2.960ns (66.895%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 24.292 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.356     4.556    sys_clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.379     4.935 r  cstate_reg[0]/Q
                         net (fo=17, routed)          0.953     5.888    cstate_reg_n_0_[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.115     6.003 f  cstate[4]_i_3/O
                         net (fo=16, routed)          1.081     7.084    cstate[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.267     7.351 f  cycle_cnt[4]_i_7/O
                         net (fo=6, routed)           0.696     8.047    cycle_cnt[4]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.152 f  cycle_cnt[4]_i_10/O
                         net (fo=1, routed)           0.231     8.383    cycle_cnt[4]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.488 r  cycle_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     8.488    cycle_cnt[4]_i_3_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.804 r  cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    cycle_cnt_reg[4]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.982 r  cycle_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.982    cycle_cnt_reg[8]_i_1_n_7
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.250    24.292    sys_clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  cycle_cnt_reg[8]/C
                         clock pessimism              0.241    24.532    
                         clock uncertainty           -0.035    24.497    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.101    24.598    cycle_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 15.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.254ns (50.848%)  route 0.246ns (49.152%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     1.472    uart_tx_inst/CLK
    SLICE_X34Y25         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_tx_inst/cycle_cnt_reg[12]/Q
                         net (fo=3, routed)           0.136     1.772    uart_tx_inst/cycle_cnt[12]
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.817 f  uart_tx_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=23, routed)          0.109     1.927    uart_tx_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.972 r  uart_tx_inst/cycle_cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.972    uart_tx_inst/p_0_in[15]
    SLICE_X36Y25         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.816     1.985    uart_tx_inst/CLK
    SLICE_X36Y25         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[15]/C
                         clock pessimism             -0.251     1.734    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.092     1.826    uart_tx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.254ns (50.867%)  route 0.245ns (49.133%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     1.472    uart_tx_inst/CLK
    SLICE_X34Y25         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_tx_inst/cycle_cnt_reg[12]/Q
                         net (fo=3, routed)           0.136     1.772    uart_tx_inst/cycle_cnt[12]
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.817 f  uart_tx_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=23, routed)          0.109     1.927    uart_tx_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.972 r  uart_tx_inst/cycle_cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.972    uart_tx_inst/p_0_in[13]
    SLICE_X36Y25         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.816     1.985    uart_tx_inst/CLK
    SLICE_X36Y25         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[13]/C
                         clock pessimism             -0.251     1.734    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.091     1.825    uart_tx_inst/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.555     1.478    uart_rx_inst/CLK
    SLICE_X43Y30         FDCE                                         r  uart_rx_inst/rx_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_rx_inst/rx_bits_reg[4]/Q
                         net (fo=1, routed)           0.098     1.717    uart_rx_inst/rx_bits[4]
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.993    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.075     1.568    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Camera1_Delay_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.934%)  route 0.314ns (71.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.479    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.128     1.607 r  uart_rx_inst/rx_data_reg[4]/Q
                         net (fo=8, routed)           0.314     1.922    rx_data[4]
    SLICE_X35Y31         FDCE                                         r  Camera1_Delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.822     1.991    sys_clk_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  Camera1_Delay_reg[4]/C
                         clock pessimism             -0.251     1.740    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.016     1.756    Camera1_Delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.404%)  route 0.118ns (45.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.555     1.478    uart_rx_inst/CLK
    SLICE_X40Y30         FDCE                                         r  uart_rx_inst/rx_bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_rx_inst/rx_bits_reg[7]/Q
                         net (fo=1, routed)           0.118     1.737    uart_rx_inst/rx_bits[7]
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.993    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.078     1.571    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.479    uart_rx_inst/CLK
    SLICE_X39Y31         FDCE                                         r  uart_rx_inst/rx_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart_rx_inst/rx_bits_reg[2]/Q
                         net (fo=1, routed)           0.112     1.732    uart_rx_inst/rx_bits[2]
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.993    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.047     1.560    uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.083%)  route 0.106ns (42.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.479    uart_rx_inst/CLK
    SLICE_X40Y31         FDCE                                         r  uart_rx_inst/rx_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart_rx_inst/rx_bits_reg[1]/Q
                         net (fo=1, routed)           0.106     1.726    uart_rx_inst/rx_bits[1]
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.993    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.047     1.539    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.557     1.480    uart_rx_inst/CLK
    SLICE_X41Y32         FDCE                                         r  uart_rx_inst/rx_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  uart_rx_inst/rx_bits_reg[0]/Q
                         net (fo=1, routed)           0.107     1.728    uart_rx_inst/rx_bits[0]
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.993    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.046     1.539    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.446%)  route 0.119ns (38.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.554     1.477    uart_rx_inst/CLK
    SLICE_X40Y29         FDCE                                         r  uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.119     1.737    uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X41Y29         LUT5 (Prop_lut5_I2_O)        0.048     1.785 r  uart_rx_inst/bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    uart_rx_inst/bit_cnt[2]_i_1__0_n_0
    SLICE_X41Y29         FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.822     1.991    uart_rx_inst/CLK
    SLICE_X41Y29         FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X41Y29         FDCE (Hold_fdce_C_D)         0.105     1.595    uart_rx_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Camera1_Delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.842%)  route 0.154ns (52.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.479    uart_rx_inst/CLK
    SLICE_X41Y31         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart_rx_inst/rx_data_reg[0]/Q
                         net (fo=7, routed)           0.154     1.774    rx_data[0]
    SLICE_X36Y31         FDCE                                         r  Camera1_Delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.992    sys_clk_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  Camera1_Delay_reg[0]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X36Y31         FDCE (Hold_fdce_C_D)         0.070     1.582    Camera1_Delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y31   Camera1_Delay_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y31   Camera1_Delay_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y31   Camera1_Delay_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y31   Camera1_Delay_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y31   Camera1_Delay_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y31   Camera1_Delay_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y31   Camera1_Delay_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y31   Camera1_Delay_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y32   Camera2_Delay_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y32   Camera2_Delay_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   Camera1_Delay_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y29   cycle_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y27   tx_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y27   tx_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y27   tx_data_reg[3]/C



