#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ed6270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ee6350 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1eda060 .functor NOT 1, L_0x1f37e70, C4<0>, C4<0>, C4<0>;
L_0x1f00aa0 .functor XOR 1, L_0x1f37a70, L_0x1f37ba0, C4<0>, C4<0>;
L_0x1f37d60 .functor XOR 1, L_0x1f00aa0, L_0x1f37c90, C4<0>, C4<0>;
v0x1f25780_0 .net *"_ivl_10", 0 0, L_0x1f37c90;  1 drivers
v0x1f25880_0 .net *"_ivl_12", 0 0, L_0x1f37d60;  1 drivers
v0x1f25960_0 .net *"_ivl_2", 0 0, L_0x1f379d0;  1 drivers
v0x1f25a20_0 .net *"_ivl_4", 0 0, L_0x1f37a70;  1 drivers
v0x1f25b00_0 .net *"_ivl_6", 0 0, L_0x1f37ba0;  1 drivers
v0x1f25c30_0 .net *"_ivl_8", 0 0, L_0x1f00aa0;  1 drivers
v0x1f25d10_0 .net "areset", 0 0, L_0x1ed4150;  1 drivers
v0x1f25db0_0 .var "clk", 0 0;
v0x1f25e50_0 .var/2u "stats1", 159 0;
v0x1f25fc0_0 .var/2u "strobe", 0 0;
v0x1f26080_0 .net "tb_match", 0 0, L_0x1f37e70;  1 drivers
v0x1f26120_0 .net "tb_mismatch", 0 0, L_0x1eda060;  1 drivers
v0x1f261c0_0 .net "wavedrom_enable", 0 0, v0x1f24030_0;  1 drivers
v0x1f26260_0 .net "wavedrom_title", 511 0, v0x1f24120_0;  1 drivers
v0x1f26300_0 .net "x", 0 0, v0x1f24200_0;  1 drivers
v0x1f263a0_0 .net "z_dut", 0 0, L_0x1f377f0;  1 drivers
v0x1f26440_0 .net "z_ref", 0 0, L_0x1ed4dd0;  1 drivers
L_0x1f379d0 .concat [ 1 0 0 0], L_0x1ed4dd0;
L_0x1f37a70 .concat [ 1 0 0 0], L_0x1ed4dd0;
L_0x1f37ba0 .concat [ 1 0 0 0], L_0x1f377f0;
L_0x1f37c90 .concat [ 1 0 0 0], L_0x1ed4dd0;
L_0x1f37e70 .cmp/eeq 1, L_0x1f379d0, L_0x1f37d60;
S_0x1ef04b0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1ee6350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1effb70 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1effbb0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1ed4390 .functor AND 1, L_0x1f367c0, L_0x1f36a90, C4<1>, C4<1>;
L_0x1ed4650 .functor AND 1, L_0x1f36e60, L_0x1f370d0, C4<1>, C4<1>;
L_0x1ed4dd0 .functor OR 1, L_0x1ed4390, L_0x1ed4650, C4<0>, C4<0>;
v0x1ed9c30_0 .net *"_ivl_0", 31 0, L_0x1f26650;  1 drivers
L_0x7ff37d1c60a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ed9f70_0 .net *"_ivl_11", 30 0, L_0x7ff37d1c60a8;  1 drivers
L_0x7ff37d1c60f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1eda170_0 .net/2u *"_ivl_12", 31 0, L_0x7ff37d1c60f0;  1 drivers
v0x1ed41c0_0 .net *"_ivl_14", 0 0, L_0x1f36a90;  1 drivers
v0x1ed4460_0 .net *"_ivl_17", 0 0, L_0x1ed4390;  1 drivers
v0x1ed4720_0 .net *"_ivl_18", 31 0, L_0x1f36cd0;  1 drivers
L_0x7ff37d1c6138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ed4f20_0 .net *"_ivl_21", 30 0, L_0x7ff37d1c6138;  1 drivers
L_0x7ff37d1c6180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f222c0_0 .net/2u *"_ivl_22", 31 0, L_0x7ff37d1c6180;  1 drivers
v0x1f223a0_0 .net *"_ivl_24", 0 0, L_0x1f36e60;  1 drivers
v0x1f224f0_0 .net *"_ivl_26", 31 0, L_0x1f36fe0;  1 drivers
L_0x7ff37d1c61c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f225d0_0 .net *"_ivl_29", 30 0, L_0x7ff37d1c61c8;  1 drivers
L_0x7ff37d1c6018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f226b0_0 .net *"_ivl_3", 30 0, L_0x7ff37d1c6018;  1 drivers
L_0x7ff37d1c6210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f22790_0 .net/2u *"_ivl_30", 31 0, L_0x7ff37d1c6210;  1 drivers
v0x1f22870_0 .net *"_ivl_32", 0 0, L_0x1f370d0;  1 drivers
v0x1f22930_0 .net *"_ivl_35", 0 0, L_0x1ed4650;  1 drivers
L_0x7ff37d1c6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f229f0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff37d1c6060;  1 drivers
v0x1f22ad0_0 .net *"_ivl_6", 0 0, L_0x1f367c0;  1 drivers
v0x1f22b90_0 .net *"_ivl_8", 31 0, L_0x1f36930;  1 drivers
v0x1f22c70_0 .net "areset", 0 0, L_0x1ed4150;  alias, 1 drivers
v0x1f22d30_0 .net "clk", 0 0, v0x1f25db0_0;  1 drivers
v0x1f22df0_0 .var "state", 0 0;
v0x1f22eb0_0 .net "x", 0 0, v0x1f24200_0;  alias, 1 drivers
v0x1f22f70_0 .net "z", 0 0, L_0x1ed4dd0;  alias, 1 drivers
E_0x1ee44a0 .event posedge, v0x1f22c70_0, v0x1f22d30_0;
L_0x1f26650 .concat [ 1 31 0 0], v0x1f22df0_0, L_0x7ff37d1c6018;
L_0x1f367c0 .cmp/eq 32, L_0x1f26650, L_0x7ff37d1c6060;
L_0x1f36930 .concat [ 1 31 0 0], v0x1f24200_0, L_0x7ff37d1c60a8;
L_0x1f36a90 .cmp/eq 32, L_0x1f36930, L_0x7ff37d1c60f0;
L_0x1f36cd0 .concat [ 1 31 0 0], v0x1f22df0_0, L_0x7ff37d1c6138;
L_0x1f36e60 .cmp/eq 32, L_0x1f36cd0, L_0x7ff37d1c6180;
L_0x1f36fe0 .concat [ 1 31 0 0], v0x1f24200_0, L_0x7ff37d1c61c8;
L_0x1f370d0 .cmp/eq 32, L_0x1f36fe0, L_0x7ff37d1c6210;
S_0x1f230b0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1ee6350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1ed4150 .functor BUFZ 1, v0x1f23ec0_0, C4<0>, C4<0>, C4<0>;
v0x1f23d20_0 .net "areset", 0 0, L_0x1ed4150;  alias, 1 drivers
v0x1f23df0_0 .net "clk", 0 0, v0x1f25db0_0;  alias, 1 drivers
v0x1f23ec0_0 .var "reset", 0 0;
v0x1f23f90_0 .net "tb_match", 0 0, L_0x1f37e70;  alias, 1 drivers
v0x1f24030_0 .var "wavedrom_enable", 0 0;
v0x1f24120_0 .var "wavedrom_title", 511 0;
v0x1f24200_0 .var "x", 0 0;
E_0x1ee3f80/0 .event negedge, v0x1f22d30_0;
E_0x1ee3f80/1 .event posedge, v0x1f22d30_0;
E_0x1ee3f80 .event/or E_0x1ee3f80/0, E_0x1ee3f80/1;
S_0x1f23350 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1f230b0;
 .timescale -12 -12;
v0x1f23560_0 .var/2u "arfail", 0 0;
v0x1f23640_0 .var "async", 0 0;
v0x1f23700_0 .var/2u "datafail", 0 0;
v0x1f237a0_0 .var/2u "srfail", 0 0;
E_0x1ecc9f0 .event posedge, v0x1f22d30_0;
E_0x1f04d20 .event negedge, v0x1f22d30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1ecc9f0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f23ec0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ecc9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f04d20;
    %load/vec4 v0x1f23f90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f23700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %load/vec4 v0x1f23f90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f23560_0, 0, 1;
    %wait E_0x1ecc9f0;
    %load/vec4 v0x1f23f90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f237a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f23ec0_0, 0;
    %load/vec4 v0x1f237a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f23560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f23640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f23700_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f23640_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f23860 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1f230b0;
 .timescale -12 -12;
v0x1f23a60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f23b40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1f230b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f24340 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1ee6350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f22440 .param/l "A" 1 4 8, C4<01>;
P_0x1f22480 .param/l "B" 1 4 8, C4<10>;
L_0x1ef0f40 .functor AND 1, L_0x1f37480, L_0x1f37610, C4<1>, C4<1>;
L_0x7ff37d1c6258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1f24710_0 .net/2u *"_ivl_0", 1 0, L_0x7ff37d1c6258;  1 drivers
v0x1f24810_0 .net *"_ivl_10", 0 0, L_0x1f37610;  1 drivers
v0x1f248d0_0 .net *"_ivl_13", 0 0, L_0x1ef0f40;  1 drivers
L_0x7ff37d1c6330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f249a0_0 .net/2u *"_ivl_14", 0 0, L_0x7ff37d1c6330;  1 drivers
L_0x7ff37d1c6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f24a80_0 .net/2u *"_ivl_16", 0 0, L_0x7ff37d1c6378;  1 drivers
v0x1f24bb0_0 .net *"_ivl_2", 0 0, L_0x1f37480;  1 drivers
v0x1f24c70_0 .net *"_ivl_4", 31 0, L_0x1f37520;  1 drivers
L_0x7ff37d1c62a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f24d50_0 .net *"_ivl_7", 30 0, L_0x7ff37d1c62a0;  1 drivers
L_0x7ff37d1c62e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f24e30_0 .net/2u *"_ivl_8", 31 0, L_0x7ff37d1c62e8;  1 drivers
v0x1f24fa0_0 .net "areset", 0 0, L_0x1ed4150;  alias, 1 drivers
v0x1f25040_0 .net "clk", 0 0, v0x1f25db0_0;  alias, 1 drivers
v0x1f25130_0 .var "next_state", 1 0;
v0x1f25210_0 .var "state", 1 0;
v0x1f252f0_0 .net "x", 0 0, v0x1f24200_0;  alias, 1 drivers
v0x1f253e0_0 .net "z", 0 0, L_0x1f377f0;  alias, 1 drivers
E_0x1ee3d20 .event anyedge, v0x1f25210_0, v0x1f22eb0_0;
L_0x1f37480 .cmp/eq 2, v0x1f25210_0, L_0x7ff37d1c6258;
L_0x1f37520 .concat [ 1 31 0 0], v0x1f24200_0, L_0x7ff37d1c62a0;
L_0x1f37610 .cmp/eq 32, L_0x1f37520, L_0x7ff37d1c62e8;
L_0x1f377f0 .functor MUXZ 1, L_0x7ff37d1c6378, L_0x7ff37d1c6330, L_0x1ef0f40, C4<>;
S_0x1f25520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1ee6350;
 .timescale -12 -12;
E_0x1f25700 .event anyedge, v0x1f25fc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f25fc0_0;
    %nor/r;
    %assign/vec4 v0x1f25fc0_0, 0;
    %wait E_0x1f25700;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f230b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f24200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f23ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f24200_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f24200_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f23640_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f23350;
    %join;
    %wait E_0x1f04d20;
    %wait E_0x1ecc9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1ecc9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %wait E_0x1f04d20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f23b40;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee3f80;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1f24200_0, 0;
    %assign/vec4 v0x1f23ec0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ef04b0;
T_5 ;
    %wait E_0x1ee44a0;
    %load/vec4 v0x1f22c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f22df0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f22df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1f22eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1f22df0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f22df0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f24340;
T_6 ;
    %wait E_0x1ee44a0;
    %load/vec4 v0x1f24fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1f25210_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f25130_0;
    %assign/vec4 v0x1f25210_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f24340;
T_7 ;
    %wait E_0x1ee3d20;
    %load/vec4 v0x1f25210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1f25130_0, 0, 2;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x1f252f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1f25130_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1f25130_0, 0, 2;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x1f252f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1f25130_0, 0, 2;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1f25130_0, 0, 2;
T_7.7 ;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1ee6350;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f25db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f25fc0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1ee6350;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f25db0_0;
    %inv;
    %store/vec4 v0x1f25db0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1ee6350;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f23df0_0, v0x1f26120_0, v0x1f25db0_0, v0x1f25d10_0, v0x1f26300_0, v0x1f26440_0, v0x1f263a0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1ee6350;
T_11 ;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1ee6350;
T_12 ;
    %wait E_0x1ee3f80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f25e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f25e50_0, 4, 32;
    %load/vec4 v0x1f26080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f25e50_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f25e50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f25e50_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1f26440_0;
    %load/vec4 v0x1f26440_0;
    %load/vec4 v0x1f263a0_0;
    %xor;
    %load/vec4 v0x1f26440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f25e50_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1f25e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f25e50_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2014_q5b/iter0/response17/top_module.sv";
