Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Apr 24 23:05:01 2017
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file master_timing_summary_routed.rpt -rpx master_timing_summary_routed.rpx
| Design       : master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 416 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.568      -35.397                     24                  472        0.076        0.000                      0                  472        3.000        0.000                       0                   434  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
CLK                                  {0.000 5.000}        10.000          100.000         
  CLK1024x768_vga_bd_clk_wiz_0_0     {0.000 7.695}        15.391          64.974          
  CLK1280x1024_vga_bd_clk_wiz_0_0    {0.000 4.629}        9.259           108.009         
  CLK640x480_vga_bd_clk_wiz_0_0      {0.000 19.719}       39.439          25.356          
  CLK800x600_vga_bd_clk_wiz_0_0      {0.000 12.505}       25.010          39.984          
  clkfbout_clock_bd_clk_wiz_0_0      {0.000 5.000}        10.000          100.000         
  clkfbout_vga_bd_clk_wiz_0_0        {0.000 30.000}       60.000          16.667          
  sysCLK_clock_bd_clk_wiz_0_0        {0.000 2.976}        5.952           168.000         
sys_clk                              {0.000 5.000}        10.000          100.000         
  CLK1024x768_vga_bd_clk_wiz_0_0_1   {0.000 7.695}        15.391          64.974          
  CLK1280x1024_vga_bd_clk_wiz_0_0_1  {0.000 4.629}        9.259           108.009         
  CLK640x480_vga_bd_clk_wiz_0_0_1    {0.000 19.719}       39.439          25.356          
  CLK800x600_vga_bd_clk_wiz_0_0_1    {0.000 12.505}       25.010          39.984          
  clkfbout_clock_bd_clk_wiz_0_0_1    {0.000 5.000}        10.000          100.000         
  clkfbout_vga_bd_clk_wiz_0_0_1      {0.000 30.000}       60.000          16.667          
  sysCLK_clock_bd_clk_wiz_0_0_1      {0.000 2.976}        5.952           168.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                    3.000        0.000                       0                     2  
  CLK1024x768_vga_bd_clk_wiz_0_0           1.692        0.000                      0                  122        0.262        0.000                      0                  122        7.195        0.000                       0                   108  
  CLK1280x1024_vga_bd_clk_wiz_0_0         -1.568      -35.397                     24                  123        0.251        0.000                      0                  123        4.129        0.000                       0                   109  
  CLK640x480_vga_bd_clk_wiz_0_0           22.186        0.000                      0                  105        0.243        0.000                      0                  105       19.219        0.000                       0                    99  
  CLK800x600_vga_bd_clk_wiz_0_0            8.078        0.000                      0                  122        0.227        0.000                      0                  122       12.005        0.000                       0                   108  
  clkfbout_clock_bd_clk_wiz_0_0                                                                                                                                                        7.845        0.000                       0                     3  
  clkfbout_vga_bd_clk_wiz_0_0                                                                                                                                                         40.000        0.000                       0                     3  
  sysCLK_clock_bd_clk_wiz_0_0                                                                                                                                                          3.797        0.000                       0                     2  
sys_clk                                                                                                                                                                                3.000        0.000                       0                     2  
  CLK1024x768_vga_bd_clk_wiz_0_0_1         1.694        0.000                      0                  122        0.262        0.000                      0                  122        7.195        0.000                       0                   108  
  CLK1280x1024_vga_bd_clk_wiz_0_0_1       -1.566      -35.344                     24                  123        0.251        0.000                      0                  123        4.129        0.000                       0                   109  
  CLK640x480_vga_bd_clk_wiz_0_0_1         22.188        0.000                      0                  105        0.243        0.000                      0                  105       19.219        0.000                       0                    99  
  CLK800x600_vga_bd_clk_wiz_0_0_1          8.080        0.000                      0                  122        0.227        0.000                      0                  122       12.005        0.000                       0                   108  
  clkfbout_clock_bd_clk_wiz_0_0_1                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_vga_bd_clk_wiz_0_0_1                                                                                                                                                       40.000        0.000                       0                     3  
  sysCLK_clock_bd_clk_wiz_0_0_1                                                                                                                                                        3.797        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK1024x768_vga_bd_clk_wiz_0_0_1   CLK1024x768_vga_bd_clk_wiz_0_0           1.692        0.000                      0                  122        0.120        0.000                      0                  122  
CLK1280x1024_vga_bd_clk_wiz_0_0_1  CLK1280x1024_vga_bd_clk_wiz_0_0         -1.568      -35.397                     24                  123        0.118        0.000                      0                  123  
CLK640x480_vga_bd_clk_wiz_0_0_1    CLK640x480_vga_bd_clk_wiz_0_0           22.186        0.000                      0                  105        0.082        0.000                      0                  105  
CLK800x600_vga_bd_clk_wiz_0_0_1    CLK800x600_vga_bd_clk_wiz_0_0            8.078        0.000                      0                  122        0.076        0.000                      0                  122  
CLK1024x768_vga_bd_clk_wiz_0_0     CLK1024x768_vga_bd_clk_wiz_0_0_1         1.692        0.000                      0                  122        0.120        0.000                      0                  122  
CLK1280x1024_vga_bd_clk_wiz_0_0    CLK1280x1024_vga_bd_clk_wiz_0_0_1       -1.568      -35.397                     24                  123        0.118        0.000                      0                  123  
CLK640x480_vga_bd_clk_wiz_0_0      CLK640x480_vga_bd_clk_wiz_0_0_1         22.186        0.000                      0                  105        0.082        0.000                      0                  105  
CLK800x600_vga_bd_clk_wiz_0_0      CLK800x600_vga_bd_clk_wiz_0_0_1          8.078        0.000                      0                  122        0.076        0.000                      0                  122  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK1024x768_vga_bd_clk_wiz_0_0
  To Clock:  CLK1024x768_vga_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.181    VGA_Display/VGA1024x768/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.181    VGA_Display/VGA1024x768/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 5.572ns (41.324%)  route 7.912ns (58.676%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.130    10.256    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.380 r  VGA_Display/VGA1024x768/intvgaR[3]_i_3__0/O
                         net (fo=13, routed)          1.439    11.820    VGA_Display/VGA1024x768/intvgaR125_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  VGA_Display/VGA1024x768/intvgaB[2]_i_2/O
                         net (fo=1, routed)           0.657    12.601    VGA_Display/VGA1024x768/intvgaB[2]_i_2_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124    12.725 r  VGA_Display/VGA1024x768/intvgaB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.725    VGA_Display/VGA1024x768/intvgaB[2]_i_1__0_n_0
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.077    14.464    VGA_Display/VGA1024x768/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 5.552ns (42.091%)  route 7.639ns (57.909%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.628    12.431    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.217    VGA_Display/VGA1024x768/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.217    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 5.580ns (41.794%)  route 7.771ns (58.206%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.068     7.810    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.299     8.109 r  VGA_Display/VGA1024x768/intvgaR[3]_i_392__2/O
                         net (fo=1, routed)           0.000     8.109    VGA_Display/VGA1024x768/intvgaR[3]_i_392__2_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000     8.659    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.773    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.887    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_16__0/CO[3]
                         net (fo=3, routed)           1.478    10.479    VGA_Display/VGA1024x768/intvgaR3
    SLICE_X1Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.603 r  VGA_Display/VGA1024x768/intvgaR[3]_i_30__1/O
                         net (fo=12, routed)          1.309    11.911    VGA_Display/VGA1024x768/intvgaR16_out
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.035 r  VGA_Display/VGA1024x768/intvgaR[0]_i_2/O
                         net (fo=1, routed)           0.433    12.468    VGA_Display/VGA1024x768/intvgaR[0]_i_2_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  VGA_Display/VGA1024x768/intvgaR[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.592    VGA_Display/VGA1024x768/intvgaR[0]_i_1__1_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.029    14.416    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 5.572ns (41.591%)  route 7.825ns (58.409%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.134    10.260    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.384 r  VGA_Display/VGA1024x768/intvgaR[3]_i_5/O
                         net (fo=13, routed)          1.331    11.715    VGA_Display/VGA1024x768/intvgaR117_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.839 r  VGA_Display/VGA1024x768/intvgaR[2]_i_2/O
                         net (fo=1, routed)           0.674    12.514    VGA_Display/VGA1024x768/intvgaR[2]_i_2_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  VGA_Display/VGA1024x768/intvgaR[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.638    VGA_Display/VGA1024x768/intvgaR[2]_i_1__1_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.081    14.467    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  VGA_Display/VGA1024x768/pattern[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.179    VGA_Display/VGA1024x768/plusOp[3]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/C
                         clock pessimism              0.232    -0.548    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.441    VGA_Display/VGA1024x768/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.212    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.170 r  VGA_Display/VGA1024x768/pattern[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.170    VGA_Display/VGA1024x768/plusOp[1]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/C
                         clock pessimism              0.232    -0.548    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.441    VGA_Display/VGA1024x768/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.276    VGA_Display/VGA1024x768/patternCNT_reg_n_0_[3]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  VGA_Display/VGA1024x768/patternCNT[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    VGA_Display/VGA1024x768/patternCNT[0]_i_3__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.167 r  VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.167    VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1_n_4
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA1024x768/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.177 r  VGA_Display/VGA1024x768/pattern[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA1024x768/plusOp[2]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/C
                         clock pessimism              0.232    -0.548    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.092    -0.456    VGA_Display/VGA1024x768/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/v_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/v_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.563    -0.582    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.454 r  VGA_Display/VGA1024x768/v_SYNC_reg/Q
                         net (fo=2, routed)           0.164    -0.290    VGA_Display/VGA1024x768/intvSYNC1024x768
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.102    -0.188 r  VGA_Display/VGA1024x768/v_SYNC_i_1__1/O
                         net (fo=1, routed)           0.000    -0.188    VGA_Display/VGA1024x768/v_SYNC_i_1__1_n_0
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.833    -0.816    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
                         clock pessimism              0.233    -0.582    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.107    -0.475    VGA_Display/VGA1024x768/v_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[11]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[8]_i_2__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1_n_4
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA1024x768/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/Q
                         net (fo=7, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1_n_4
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                         clock pessimism              0.232    -0.551    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.134    -0.417    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[7]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[4]_i_2__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1_n_4
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA1024x768/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/Q
                         net (fo=8, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1_n_4
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                         clock pessimism              0.232    -0.551    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.134    -0.417    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.569    -0.576    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA1024x768/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA1024x768/patternCNT_reg[15]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  VGA_Display/VGA1024x768/patternCNT[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1024x768/patternCNT[12]_i_2__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1_n_4
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.839    -0.810    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.576    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.134    -0.442    VGA_Display/VGA1024x768/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1024x768_vga_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 7.695 }
Period(ns):         15.391
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.391      13.236     BUFGCTRL_X0Y17   VGA_Clock/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.391      14.142     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y39      VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y41      VGA_Display/VGA1024x768/pixelXCNT_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y41      VGA_Display/VGA1024x768/pixelXCNT_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y42      VGA_Display/VGA1024x768/pixelXCNT_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.391      197.969    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y49     VGA_Display/VGA1024x768/patternCNT_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y49     VGA_Display/VGA1024x768/patternCNT_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X6Y39      VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X6Y39      VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0
  To Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0

Setup :           24  Failing Endpoints,  Worst Slack       -1.568ns,  Total Violation      -35.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 5.142ns (48.052%)  route 5.559ns (51.948%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.467     9.809    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.933 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2/O
                         net (fo=1, routed)           0.000     9.933    VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2_n_0
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031     8.377    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.544ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 5.142ns (48.178%)  route 5.531ns (51.822%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.439     9.781    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.905 r  VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.905    VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.031     8.360    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 -1.544    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 5.142ns (48.196%)  route 5.527ns (51.804%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.435     9.777    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.901 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.901    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029     8.358    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 -1.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.043    -0.196 r  VGA_Display/VGA1280x1024/pattern[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.196    VGA_Display/VGA1280x1024/plusOp[1]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/C
                         clock pessimism              0.233    -0.578    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.131    -0.447    VGA_Display/VGA1280x1024/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.042    -0.187 r  VGA_Display/VGA1280x1024/pattern[3]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.187    VGA_Display/VGA1280x1024/plusOp[3]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/C
                         clock pessimism              0.232    -0.550    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.107    -0.443    VGA_Display/VGA1280x1024/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_Display/VGA1280x1024/pattern[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.194    VGA_Display/VGA1280x1024/plusOp[0]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
                         clock pessimism              0.233    -0.578    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.120    -0.458    VGA_Display/VGA1280x1024/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.591    -0.554    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  VGA_Display/VGA1280x1024/h_SYNC_reg/Q
                         net (fo=2, routed)           0.177    -0.213    VGA_Display/VGA1280x1024/inthSYNC1280x1024
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  VGA_Display/VGA1280x1024/h_SYNC_i_1__2/O
                         net (fo=1, routed)           0.000    -0.168    VGA_Display/VGA1280x1024/h_SYNC_i_1__2_n_0
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.860    -0.789    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
                         clock pessimism              0.234    -0.554    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.434    VGA_Display/VGA1280x1024/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.184 r  VGA_Display/VGA1280x1024/pattern[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.184    VGA_Display/VGA1280x1024/plusOp[2]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
                         clock pessimism              0.232    -0.550    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.091    -0.459    VGA_Display/VGA1280x1024/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.920%)  route 0.258ns (58.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.258    -0.152    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.045    -0.107 r  VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1_n_0
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.868    -0.781    VGA_Display/VGA1280x1024/RESET
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/C
                         clock pessimism              0.269    -0.511    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121    -0.390    VGA_Display/VGA1280x1024/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.261    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[3]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.216    VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.153    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_4
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                         clock pessimism              0.235    -0.560    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.455    VGA_Display/VGA1280x1024/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[4]
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2_n_7
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.854    -0.795    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105    -0.455    VGA_Display/VGA1280x1024/patternCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  VGA_Display/VGA1280x1024/patternCNT_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[0]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_7
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                         clock pessimism              0.235    -0.560    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.455    VGA_Display/VGA1280x1024/patternCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.341%)  route 0.233ns (55.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.233    -0.176    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.131    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.865    -0.784    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.248    -0.535    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.091    -0.444    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1280x1024_vga_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 4.629 }
Period(ns):         9.259
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.103      BUFGCTRL_X0Y16   VGA_Clock/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y28      VGA_Display/VGA1280x1024/pixelXCNT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X1Y28      VGA_Display/VGA1280x1024/pixelXCNT_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X1Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X1Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X7Y42      VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X7Y42      VGA_Display/VGA1280x1024/intvgaR_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X7Y42      VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y43      VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X5Y27      VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X6Y35      VGA_Display/VGA1280x1024/pixelYCNT_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X0Y44      VGA_Display/VGA1280x1024/intvgaB_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X0Y44      VGA_Display/VGA1280x1024/intvgaB_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y43      VGA_Display/VGA1280x1024/intvgaB_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X2Y44      VGA_Display/VGA1280x1024/intvgaB_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y31      VGA_Display/VGA1280x1024/pixelXCNT_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y31      VGA_Display/VGA1280x1024/pixelXCNT_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y43      VGA_Display/VGA1280x1024/intvgaR_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK640x480_vga_bd_clk_wiz_0_0
  To Clock:  CLK640x480_vga_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.270ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 4.996ns (30.031%)  route 11.640ns (69.969%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.618    15.862    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y44         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 22.270    

Slack (MET) :             22.276ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.865ns  (logic 4.740ns (28.106%)  route 12.125ns (71.894%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           1.063    15.966    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  VGA_Display/VGA640x480/intvgaR[2]_i_1/O
                         net (fo=1, routed)           0.000    16.090    VGA_Display/VGA640x480/intvgaR[2]_i_1_n_0
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    38.366    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 22.276    

Slack (MET) :             22.319ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.588ns  (logic 4.996ns (30.119%)  route 11.592ns (69.881%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.570    15.813    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 22.319    

Slack (MET) :             22.417ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 4.996ns (29.871%)  route 11.729ns (70.129%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           1.103    15.623    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.951 r  VGA_Display/VGA640x480/intvgaR[0]_i_1/O
                         net (fo=1, routed)           0.000    15.951    VGA_Display/VGA640x480/intvgaR[0]_i_1_n_0
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    38.368    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 22.417    

Slack (MET) :             22.500ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.640ns  (logic 4.740ns (28.485%)  route 11.900ns (71.515%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.839    15.742    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.866 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    15.866    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.029    38.366    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 22.500    

Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.638ns  (logic 4.740ns (28.489%)  route 11.898ns (71.511%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.837    15.740    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.864 r  VGA_Display/VGA640x480/intvgaR[3]_i_2/O
                         net (fo=1, routed)           0.000    15.864    VGA_Display/VGA640x480/intvgaR[3]_i_2_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.031    38.368    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             27.642ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 3.504ns (30.300%)  route 8.060ns (69.700%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.790 r  VGA_Display/VGA640x480/pixelYCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    10.790    VGA_Display/VGA640x480/pixelYCNT__0[2]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.161    38.401    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.031    38.432    VGA_Display/VGA640x480/pixelYCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.642    

Slack (MET) :             27.656ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 3.534ns (30.481%)  route 8.060ns (69.519%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.820 r  VGA_Display/VGA640x480/pixelYCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    10.820    VGA_Display/VGA640x480/pixelYCNT__0[6]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.161    38.401    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.075    38.476    VGA_Display/VGA640x480/pixelYCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                 27.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA640x480/pattern_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.327    VGA_Display/VGA640x480/pattern_reg__0[1]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.228 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.091    -0.470    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT2 (Prop_lut2_I0_O)        0.042    -0.215 r  VGA_Display/VGA640x480/pattern[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA_Display/VGA640x480/plusOp[1]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA640x480/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  VGA_Display/VGA640x480/pattern[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[3]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA640x480/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  VGA_Display/VGA640x480/pattern[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[0]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.486    VGA_Display/VGA640x480/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  VGA_Display/VGA640x480/pattern[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGA_Display/VGA640x480/plusOp[2]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.092    -0.485    VGA_Display/VGA640x480/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[3]
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[0]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[0]_i_3__2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[0]_i_1_n_4
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y43         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[7]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[4]_i_2__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[4]_i_1_n_4
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[15]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[12]_i_2__2_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[12]_i_1_n_4
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[11]
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[8]_i_2__2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[8]_i_1_n_4
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.569    -0.576    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA640x480/patternCNT_reg[19]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA640x480/patternCNT_reg[19]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  VGA_Display/VGA640x480/patternCNT[16]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA640x480/patternCNT[16]_i_2__2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA640x480/patternCNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA640x480/patternCNT_reg[16]_i_1_n_4
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.839    -0.810    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
                         clock pessimism              0.233    -0.576    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134    -0.442    VGA_Display/VGA640x480/patternCNT_reg[19]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK640x480_vga_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 19.719 }
Period(ns):         39.439
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.439      37.284     BUFGCTRL_X0Y19   VGA_Clock/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         39.439      38.190     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y56      VGA_Display/VGA640x480/pixelXCNT_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       39.439      173.921    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y56      VGA_Display/VGA640x480/pixelXCNT_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y56      VGA_Display/VGA640x480/pixelXCNT_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y55      VGA_Display/VGA640x480/pixelXCNT_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y55      VGA_Display/VGA640x480/pixelXCNT_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK800x600_vga_bd_clk_wiz_0_0
  To Clock:  CLK800x600_vga_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 4.943ns (29.880%)  route 11.600ns (70.120%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 23.580 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.688    15.713    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.452    23.580    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.567    24.147    
                         clock uncertainty           -0.151    23.996    
    SLICE_X9Y41          FDCE (Setup_fdce_C_CE)      -0.205    23.791    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    23.828    VGA_Display/VGA800x600/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         23.828    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.293%)  route 0.156ns (40.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.294    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X10Y42         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  VGA_Display/VGA800x600/intvgaG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_Display/VGA800x600/intvgaG[1]_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/C
                         clock pessimism              0.269    -0.542    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.121    -0.421    VGA_Display/VGA800x600/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.090%)  route 0.150ns (39.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[3]/Q
                         net (fo=4, routed)           0.150    -0.299    VGA_Display/VGA800x600/pattern_reg[3]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.098    -0.201 r  VGA_Display/VGA800x600/intvgaB[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    VGA_Display/VGA800x600/intvgaB[3]_i_1_n_0
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.269    -0.541    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.091    -0.450    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.483%)  route 0.182ns (49.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.254    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  VGA_Display/VGA800x600/intvgaG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA_Display/VGA800x600/intvgaG[0]_i_1_n_0
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.091    -0.470    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.567    -0.578    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  VGA_Display/VGA800x600/h_SYNC_reg/Q
                         net (fo=2, routed)           0.168    -0.269    VGA_Display/VGA800x600/inthSYNC800x600
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.224 r  VGA_Display/VGA800x600/h_SYNC_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    VGA_Display/VGA800x600/h_SYNC_i_1__0_n_0
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
                         clock pessimism              0.233    -0.578    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.091    -0.487    VGA_Display/VGA800x600/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.183%)  route 0.144ns (38.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.144    -0.305    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.099    -0.206 r  VGA_Display/VGA800x600/intvgaB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    VGA_Display/VGA800x600/intvgaB[1]_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.249    -0.562    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.091    -0.471    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.203 r  VGA_Display/VGA800x600/pattern[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    VGA_Display/VGA800x600/plusOp[1]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA800x600/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.243    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  VGA_Display/VGA800x600/pattern[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[3]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA800x600/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.558    -0.587    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  VGA_Display/VGA800x600/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.286    VGA_Display/VGA800x600/patternCNT_reg_n_0_[3]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  VGA_Display/VGA800x600/patternCNT[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    VGA_Display/VGA800x600/patternCNT[0]_i_3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0_n_4
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.825    -0.824    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
                         clock pessimism              0.236    -0.587    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.134    -0.453    VGA_Display/VGA800x600/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  VGA_Display/VGA800x600/pattern[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[0]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.091    -0.486    VGA_Display/VGA800x600/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.560    -0.585    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  VGA_Display/VGA800x600/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.273    VGA_Display/VGA800x600/patternCNT_reg[15]
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  VGA_Display/VGA800x600/patternCNT[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA800x600/patternCNT[12]_i_2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.164 r  VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.164    VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0_n_4
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.828    -0.821    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
                         clock pessimism              0.235    -0.585    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.134    -0.451    VGA_Display/VGA800x600/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK800x600_vga_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 12.505 }
Period(ns):         25.010
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.010      22.855     BUFGCTRL_X0Y18   VGA_Clock/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.010      23.761     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y40     VGA_Display/VGA800x600/pixelXCNT_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y40     VGA_Display/VGA800x600/pixelXCNT_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y40     VGA_Display/VGA800x600/pixelXCNT_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y34     VGA_Display/VGA800x600/pixelXCNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.010      188.350    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X11Y43     VGA_Display/VGA800x600/intvgaB_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y41      VGA_Display/VGA800x600/intvgaB_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X11Y43     VGA_Display/VGA800x600/intvgaB_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_bd_clk_wiz_0_0
  To Clock:  clkfbout_clock_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Clock/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_bd_clk_wiz_0_0
  To Clock:  clkfbout_vga_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y20   VGA_Clock/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysCLK_clock_bd_clk_wiz_0_0
  To Clock:  sysCLK_clock_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysCLK_clock_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.976 }
Period(ns):         5.952
Sources:            { Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.952       3.797      BUFGCTRL_X0Y0    Clock/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.952       4.703      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.952       207.408    MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK1024x768_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK1024x768_vga_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.140    14.388    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.183    VGA_Display/VGA1024x768/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.140    14.388    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.183    VGA_Display/VGA1024x768/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 5.572ns (41.324%)  route 7.912ns (58.676%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.130    10.256    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.380 r  VGA_Display/VGA1024x768/intvgaR[3]_i_3__0/O
                         net (fo=13, routed)          1.439    11.820    VGA_Display/VGA1024x768/intvgaR125_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  VGA_Display/VGA1024x768/intvgaB[2]_i_2/O
                         net (fo=1, routed)           0.657    12.601    VGA_Display/VGA1024x768/intvgaB[2]_i_2_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124    12.725 r  VGA_Display/VGA1024x768/intvgaB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.725    VGA_Display/VGA1024x768/intvgaB[2]_i_1__0_n_0
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.140    14.389    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.077    14.466    VGA_Display/VGA1024x768/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 5.552ns (42.091%)  route 7.639ns (57.909%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.628    12.431    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.140    14.389    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.205    14.184    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.140    14.388    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.219    VGA_Display/VGA1024x768/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.140    14.388    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.219    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.140    14.389    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.184    VGA_Display/VGA1024x768/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.140    14.389    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.184    VGA_Display/VGA1024x768/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 5.580ns (41.794%)  route 7.771ns (58.206%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.068     7.810    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.299     8.109 r  VGA_Display/VGA1024x768/intvgaR[3]_i_392__2/O
                         net (fo=1, routed)           0.000     8.109    VGA_Display/VGA1024x768/intvgaR[3]_i_392__2_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000     8.659    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.773    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.887    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_16__0/CO[3]
                         net (fo=3, routed)           1.478    10.479    VGA_Display/VGA1024x768/intvgaR3
    SLICE_X1Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.603 r  VGA_Display/VGA1024x768/intvgaR[3]_i_30__1/O
                         net (fo=12, routed)          1.309    11.911    VGA_Display/VGA1024x768/intvgaR16_out
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.035 r  VGA_Display/VGA1024x768/intvgaR[0]_i_2/O
                         net (fo=1, routed)           0.433    12.468    VGA_Display/VGA1024x768/intvgaR[0]_i_2_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  VGA_Display/VGA1024x768/intvgaR[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.592    VGA_Display/VGA1024x768/intvgaR[0]_i_1__1_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.140    14.389    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.029    14.418    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 5.572ns (41.591%)  route 7.825ns (58.409%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.134    10.260    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.384 r  VGA_Display/VGA1024x768/intvgaR[3]_i_5/O
                         net (fo=13, routed)          1.331    11.715    VGA_Display/VGA1024x768/intvgaR117_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.839 r  VGA_Display/VGA1024x768/intvgaR[2]_i_2/O
                         net (fo=1, routed)           0.674    12.514    VGA_Display/VGA1024x768/intvgaR[2]_i_2_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  VGA_Display/VGA1024x768/intvgaR[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.638    VGA_Display/VGA1024x768/intvgaR[2]_i_1__1_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.140    14.388    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.081    14.469    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  1.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  VGA_Display/VGA1024x768/pattern[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.179    VGA_Display/VGA1024x768/plusOp[3]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/C
                         clock pessimism              0.232    -0.548    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.441    VGA_Display/VGA1024x768/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.212    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.170 r  VGA_Display/VGA1024x768/pattern[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.170    VGA_Display/VGA1024x768/plusOp[1]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/C
                         clock pessimism              0.232    -0.548    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.441    VGA_Display/VGA1024x768/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.276    VGA_Display/VGA1024x768/patternCNT_reg_n_0_[3]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  VGA_Display/VGA1024x768/patternCNT[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    VGA_Display/VGA1024x768/patternCNT[0]_i_3__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.167 r  VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.167    VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1_n_4
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA1024x768/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.177 r  VGA_Display/VGA1024x768/pattern[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA1024x768/plusOp[2]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/C
                         clock pessimism              0.232    -0.548    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.092    -0.456    VGA_Display/VGA1024x768/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/v_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/v_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.563    -0.582    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.454 r  VGA_Display/VGA1024x768/v_SYNC_reg/Q
                         net (fo=2, routed)           0.164    -0.290    VGA_Display/VGA1024x768/intvSYNC1024x768
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.102    -0.188 r  VGA_Display/VGA1024x768/v_SYNC_i_1__1/O
                         net (fo=1, routed)           0.000    -0.188    VGA_Display/VGA1024x768/v_SYNC_i_1__1_n_0
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.833    -0.816    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
                         clock pessimism              0.233    -0.582    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.107    -0.475    VGA_Display/VGA1024x768/v_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[11]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[8]_i_2__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1_n_4
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA1024x768/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/Q
                         net (fo=7, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1_n_4
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                         clock pessimism              0.232    -0.551    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.134    -0.417    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[7]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[4]_i_2__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1_n_4
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA1024x768/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/Q
                         net (fo=8, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1_n_4
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                         clock pessimism              0.232    -0.551    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.134    -0.417    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.569    -0.576    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA1024x768/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA1024x768/patternCNT_reg[15]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  VGA_Display/VGA1024x768/patternCNT[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1024x768/patternCNT[12]_i_2__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1_n_4
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.839    -0.810    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.576    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.134    -0.442    VGA_Display/VGA1024x768/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1024x768_vga_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 7.695 }
Period(ns):         15.391
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.391      13.236     BUFGCTRL_X0Y17   VGA_Clock/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.391      14.142     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.391      14.391     SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y39      VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y41      VGA_Display/VGA1024x768/pixelXCNT_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y41      VGA_Display/VGA1024x768/pixelXCNT_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.391      14.391     SLICE_X6Y42      VGA_Display/VGA1024x768/pixelXCNT_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.391      197.969    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y47     VGA_Display/VGA1024x768/patternCNT_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y48     VGA_Display/VGA1024x768/patternCNT_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y49     VGA_Display/VGA1024x768/patternCNT_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X10Y49     VGA_Display/VGA1024x768/patternCNT_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.695       7.195      SLICE_X0Y43      VGA_Display/VGA1024x768/pattern_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X6Y39      VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.695       7.195      SLICE_X6Y39      VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0_1

Setup :           24  Failing Endpoints,  Worst Slack       -1.566ns,  Total Violation      -35.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.131     8.331    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.126    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.566    

Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.131     8.331    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.126    VGA_Display/VGA1280x1024/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.566    

Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.131     8.331    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.126    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.566    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 5.142ns (48.052%)  route 5.559ns (51.948%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.467     9.809    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.933 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2/O
                         net (fo=1, routed)           0.000     9.933    VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2_n_0
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.131     8.348    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031     8.379    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 5.142ns (48.178%)  route 5.531ns (51.822%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.439     9.781    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.905 r  VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.905    VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.131     8.331    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.031     8.362    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.131     8.348    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.143    VGA_Display/VGA1280x1024/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.131     8.348    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.143    VGA_Display/VGA1280x1024/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.131     8.348    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.143    VGA_Display/VGA1280x1024/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.131     8.348    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.143    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 5.142ns (48.196%)  route 5.527ns (51.804%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.435     9.777    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.901 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.901    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.131     8.331    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029     8.360    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 -1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.043    -0.196 r  VGA_Display/VGA1280x1024/pattern[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.196    VGA_Display/VGA1280x1024/plusOp[1]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/C
                         clock pessimism              0.233    -0.578    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.131    -0.447    VGA_Display/VGA1280x1024/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.042    -0.187 r  VGA_Display/VGA1280x1024/pattern[3]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.187    VGA_Display/VGA1280x1024/plusOp[3]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/C
                         clock pessimism              0.232    -0.550    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.107    -0.443    VGA_Display/VGA1280x1024/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_Display/VGA1280x1024/pattern[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.194    VGA_Display/VGA1280x1024/plusOp[0]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
                         clock pessimism              0.233    -0.578    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.120    -0.458    VGA_Display/VGA1280x1024/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.591    -0.554    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  VGA_Display/VGA1280x1024/h_SYNC_reg/Q
                         net (fo=2, routed)           0.177    -0.213    VGA_Display/VGA1280x1024/inthSYNC1280x1024
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  VGA_Display/VGA1280x1024/h_SYNC_i_1__2/O
                         net (fo=1, routed)           0.000    -0.168    VGA_Display/VGA1280x1024/h_SYNC_i_1__2_n_0
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.860    -0.789    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
                         clock pessimism              0.234    -0.554    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.434    VGA_Display/VGA1280x1024/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.184 r  VGA_Display/VGA1280x1024/pattern[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.184    VGA_Display/VGA1280x1024/plusOp[2]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
                         clock pessimism              0.232    -0.550    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.091    -0.459    VGA_Display/VGA1280x1024/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.920%)  route 0.258ns (58.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.258    -0.152    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.045    -0.107 r  VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1_n_0
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.868    -0.781    VGA_Display/VGA1280x1024/RESET
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/C
                         clock pessimism              0.269    -0.511    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121    -0.390    VGA_Display/VGA1280x1024/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.261    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[3]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.216    VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.153    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_4
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                         clock pessimism              0.235    -0.560    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.455    VGA_Display/VGA1280x1024/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[4]
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2_n_7
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.854    -0.795    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105    -0.455    VGA_Display/VGA1280x1024/patternCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  VGA_Display/VGA1280x1024/patternCNT_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[0]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_7
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                         clock pessimism              0.235    -0.560    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.455    VGA_Display/VGA1280x1024/patternCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.341%)  route 0.233ns (55.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.233    -0.176    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.131    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.865    -0.784    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.248    -0.535    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.091    -0.444    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1280x1024_vga_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.629 }
Period(ns):         9.259
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.103      BUFGCTRL_X0Y16   VGA_Clock/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y28      VGA_Display/VGA1280x1024/pixelXCNT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X1Y28      VGA_Display/VGA1280x1024/pixelXCNT_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X1Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X1Y29      VGA_Display/VGA1280x1024/pixelXCNT_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X7Y42      VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X7Y42      VGA_Display/VGA1280x1024/intvgaR_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X7Y42      VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y43      VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X5Y27      VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X6Y35      VGA_Display/VGA1280x1024/pixelYCNT_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X0Y44      VGA_Display/VGA1280x1024/intvgaB_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X0Y44      VGA_Display/VGA1280x1024/intvgaB_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y43      VGA_Display/VGA1280x1024/intvgaB_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X2Y44      VGA_Display/VGA1280x1024/intvgaB_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y31      VGA_Display/VGA1280x1024/pixelXCNT_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X1Y30      VGA_Display/VGA1280x1024/pixelXCNT_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y31      VGA_Display/VGA1280x1024/pixelXCNT_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.629       4.129      SLICE_X3Y43      VGA_Display/VGA1280x1024/intvgaR_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK640x480_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK640x480_vga_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.188ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.134    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.188    

Slack (MET) :             22.188ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.134    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.188    

Slack (MET) :             22.273ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 4.996ns (30.031%)  route 11.640ns (69.969%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.618    15.862    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X13Y44         FDCE (Setup_fdce_C_CE)      -0.205    38.134    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 22.273    

Slack (MET) :             22.278ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.865ns  (logic 4.740ns (28.106%)  route 12.125ns (71.894%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           1.063    15.966    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  VGA_Display/VGA640x480/intvgaR[2]_i_1/O
                         net (fo=1, routed)           0.000    16.090    VGA_Display/VGA640x480/intvgaR[2]_i_1_n_0
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    38.368    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 22.278    

Slack (MET) :             22.321ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.588ns  (logic 4.996ns (30.119%)  route 11.592ns (69.881%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.570    15.813    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X13Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.134    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 22.321    

Slack (MET) :             22.419ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 4.996ns (29.871%)  route 11.729ns (70.129%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           1.103    15.623    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.951 r  VGA_Display/VGA640x480/intvgaR[0]_i_1/O
                         net (fo=1, routed)           0.000    15.951    VGA_Display/VGA640x480/intvgaR[0]_i_1_n_0
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    38.370    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 22.419    

Slack (MET) :             22.503ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.640ns  (logic 4.740ns (28.485%)  route 11.900ns (71.515%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.839    15.742    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.866 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    15.866    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.029    38.368    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 22.503    

Slack (MET) :             22.507ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.638ns  (logic 4.740ns (28.489%)  route 11.898ns (71.511%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.837    15.740    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.864 r  VGA_Display/VGA640x480/intvgaR[3]_i_2/O
                         net (fo=1, routed)           0.000    15.864    VGA_Display/VGA640x480/intvgaR[3]_i_2_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.158    38.339    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.031    38.370    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 22.507    

Slack (MET) :             27.644ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 3.504ns (30.300%)  route 8.060ns (69.700%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.790 r  VGA_Display/VGA640x480/pixelYCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    10.790    VGA_Display/VGA640x480/pixelYCNT__0[2]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.158    38.403    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.031    38.434    VGA_Display/VGA640x480/pixelYCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.644    

Slack (MET) :             27.658ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 3.534ns (30.481%)  route 8.060ns (69.519%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.820 r  VGA_Display/VGA640x480/pixelYCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    10.820    VGA_Display/VGA640x480/pixelYCNT__0[6]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.158    38.403    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.075    38.478    VGA_Display/VGA640x480/pixelYCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                 27.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA640x480/pattern_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.327    VGA_Display/VGA640x480/pattern_reg__0[1]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.228 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.091    -0.470    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT2 (Prop_lut2_I0_O)        0.042    -0.215 r  VGA_Display/VGA640x480/pattern[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA_Display/VGA640x480/plusOp[1]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA640x480/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  VGA_Display/VGA640x480/pattern[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[3]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA640x480/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  VGA_Display/VGA640x480/pattern[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[0]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.486    VGA_Display/VGA640x480/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  VGA_Display/VGA640x480/pattern[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGA_Display/VGA640x480/plusOp[2]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.092    -0.485    VGA_Display/VGA640x480/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[3]
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[0]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[0]_i_3__2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[0]_i_1_n_4
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y43         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[7]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[4]_i_2__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[4]_i_1_n_4
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[15]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[12]_i_2__2_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[12]_i_1_n_4
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[11]
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[8]_i_2__2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[8]_i_1_n_4
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.134    -0.443    VGA_Display/VGA640x480/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.569    -0.576    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA640x480/patternCNT_reg[19]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA640x480/patternCNT_reg[19]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  VGA_Display/VGA640x480/patternCNT[16]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA640x480/patternCNT[16]_i_2__2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA640x480/patternCNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA640x480/patternCNT_reg[16]_i_1_n_4
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.839    -0.810    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
                         clock pessimism              0.233    -0.576    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134    -0.442    VGA_Display/VGA640x480/patternCNT_reg[19]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK640x480_vga_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.719 }
Period(ns):         39.439
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.439      37.284     BUFGCTRL_X0Y19   VGA_Clock/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         39.439      38.190     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y56      VGA_Display/VGA640x480/pixelXCNT_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.439      38.439     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       39.439      173.921    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y56      VGA_Display/VGA640x480/pixelXCNT_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y57      VGA_Display/VGA640x480/pixelXCNT_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y58      VGA_Display/VGA640x480/pixelXCNT_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y56      VGA_Display/VGA640x480/pixelXCNT_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y53      VGA_Display/VGA640x480/pixelXCNT_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y54      VGA_Display/VGA640x480/pixelXCNT_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y55      VGA_Display/VGA640x480/pixelXCNT_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.719      19.219     SLICE_X4Y55      VGA_Display/VGA640x480/pixelXCNT_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK800x600_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK800x600_vga_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 4.943ns (29.880%)  route 11.600ns (70.120%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 23.580 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.688    15.713    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.452    23.580    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.567    24.147    
                         clock uncertainty           -0.149    23.998    
    SLICE_X9Y41          FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.149    23.999    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.794    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         23.794    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.149    23.999    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.794    VGA_Display/VGA800x600/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         23.794    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.149    24.000    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.795    VGA_Display/VGA800x600/intvgaB_reg[0]
  -------------------------------------------------------------------
                         required time                         23.795    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.149    24.000    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.795    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                         23.795    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.149    24.000    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.795    VGA_Display/VGA800x600/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         23.795    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.149    24.000    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.795    VGA_Display/VGA800x600/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         23.795    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.149    23.999    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.794    VGA_Display/VGA800x600/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         23.794    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.149    23.999    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.794    VGA_Display/VGA800x600/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         23.794    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.149    23.999    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    23.830    VGA_Display/VGA800x600/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         23.830    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.293%)  route 0.156ns (40.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.294    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X10Y42         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  VGA_Display/VGA800x600/intvgaG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_Display/VGA800x600/intvgaG[1]_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/C
                         clock pessimism              0.269    -0.542    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.121    -0.421    VGA_Display/VGA800x600/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.090%)  route 0.150ns (39.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[3]/Q
                         net (fo=4, routed)           0.150    -0.299    VGA_Display/VGA800x600/pattern_reg[3]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.098    -0.201 r  VGA_Display/VGA800x600/intvgaB[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    VGA_Display/VGA800x600/intvgaB[3]_i_1_n_0
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.269    -0.541    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.091    -0.450    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.483%)  route 0.182ns (49.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.254    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  VGA_Display/VGA800x600/intvgaG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA_Display/VGA800x600/intvgaG[0]_i_1_n_0
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.091    -0.470    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.567    -0.578    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  VGA_Display/VGA800x600/h_SYNC_reg/Q
                         net (fo=2, routed)           0.168    -0.269    VGA_Display/VGA800x600/inthSYNC800x600
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.224 r  VGA_Display/VGA800x600/h_SYNC_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    VGA_Display/VGA800x600/h_SYNC_i_1__0_n_0
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
                         clock pessimism              0.233    -0.578    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.091    -0.487    VGA_Display/VGA800x600/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.183%)  route 0.144ns (38.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.144    -0.305    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.099    -0.206 r  VGA_Display/VGA800x600/intvgaB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    VGA_Display/VGA800x600/intvgaB[1]_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.249    -0.562    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.091    -0.471    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.203 r  VGA_Display/VGA800x600/pattern[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    VGA_Display/VGA800x600/plusOp[1]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA800x600/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.243    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  VGA_Display/VGA800x600/pattern[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[3]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.470    VGA_Display/VGA800x600/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.558    -0.587    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  VGA_Display/VGA800x600/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.286    VGA_Display/VGA800x600/patternCNT_reg_n_0_[3]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  VGA_Display/VGA800x600/patternCNT[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    VGA_Display/VGA800x600/patternCNT[0]_i_3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0_n_4
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.825    -0.824    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
                         clock pessimism              0.236    -0.587    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.134    -0.453    VGA_Display/VGA800x600/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  VGA_Display/VGA800x600/pattern[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[0]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.091    -0.486    VGA_Display/VGA800x600/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.560    -0.585    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  VGA_Display/VGA800x600/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.273    VGA_Display/VGA800x600/patternCNT_reg[15]
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  VGA_Display/VGA800x600/patternCNT[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA800x600/patternCNT[12]_i_2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.164 r  VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.164    VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0_n_4
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.828    -0.821    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
                         clock pessimism              0.235    -0.585    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.134    -0.451    VGA_Display/VGA800x600/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK800x600_vga_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 12.505 }
Period(ns):         25.010
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.010      22.855     BUFGCTRL_X0Y18   VGA_Clock/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.010      23.761     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y40     VGA_Display/VGA800x600/pixelXCNT_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y40     VGA_Display/VGA800x600/pixelXCNT_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y40     VGA_Display/VGA800x600/pixelXCNT_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y34     VGA_Display/VGA800x600/pixelXCNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.010      24.010     SLICE_X30Y41     VGA_Display/VGA800x600/pixelXCNT_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.010      188.350    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X11Y43     VGA_Display/VGA800x600/intvgaB_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y41      VGA_Display/VGA800x600/intvgaB_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X11Y43     VGA_Display/VGA800x600/intvgaB_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X8Y37      VGA_Display/VGA800x600/pixelYCNT_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X9Y33      VGA_Display/VGA800x600/pixelYCNT_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.505      12.005     SLICE_X30Y38     VGA_Display/VGA800x600/pixelXCNT_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_bd_clk_wiz_0_0_1
  To Clock:  clkfbout_clock_bd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Clock/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_bd_clk_wiz_0_0_1
  To Clock:  clkfbout_vga_bd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y20   VGA_Clock/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysCLK_clock_bd_clk_wiz_0_0_1
  To Clock:  sysCLK_clock_bd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysCLK_clock_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.976 }
Period(ns):         5.952
Sources:            { Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.952       3.797      BUFGCTRL_X0Y0    Clock/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.952       4.703      MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.952       207.408    MMCME2_ADV_X1Y0  Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK1024x768_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK1024x768_vga_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.181    VGA_Display/VGA1024x768/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.181    VGA_Display/VGA1024x768/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 5.572ns (41.324%)  route 7.912ns (58.676%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.130    10.256    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.380 r  VGA_Display/VGA1024x768/intvgaR[3]_i_3__0/O
                         net (fo=13, routed)          1.439    11.820    VGA_Display/VGA1024x768/intvgaR125_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  VGA_Display/VGA1024x768/intvgaB[2]_i_2/O
                         net (fo=1, routed)           0.657    12.601    VGA_Display/VGA1024x768/intvgaB[2]_i_2_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124    12.725 r  VGA_Display/VGA1024x768/intvgaB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.725    VGA_Display/VGA1024x768/intvgaB[2]_i_1__0_n_0
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.077    14.464    VGA_Display/VGA1024x768/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 5.552ns (42.091%)  route 7.639ns (57.909%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.628    12.431    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.217    VGA_Display/VGA1024x768/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.217    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 5.580ns (41.794%)  route 7.771ns (58.206%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.068     7.810    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.299     8.109 r  VGA_Display/VGA1024x768/intvgaR[3]_i_392__2/O
                         net (fo=1, routed)           0.000     8.109    VGA_Display/VGA1024x768/intvgaR[3]_i_392__2_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000     8.659    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.773    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.887    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_16__0/CO[3]
                         net (fo=3, routed)           1.478    10.479    VGA_Display/VGA1024x768/intvgaR3
    SLICE_X1Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.603 r  VGA_Display/VGA1024x768/intvgaR[3]_i_30__1/O
                         net (fo=12, routed)          1.309    11.911    VGA_Display/VGA1024x768/intvgaR16_out
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.035 r  VGA_Display/VGA1024x768/intvgaR[0]_i_2/O
                         net (fo=1, routed)           0.433    12.468    VGA_Display/VGA1024x768/intvgaR[0]_i_2_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  VGA_Display/VGA1024x768/intvgaR[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.592    VGA_Display/VGA1024x768/intvgaR[0]_i_1__1_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.029    14.416    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 5.572ns (41.591%)  route 7.825ns (58.409%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.134    10.260    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.384 r  VGA_Display/VGA1024x768/intvgaR[3]_i_5/O
                         net (fo=13, routed)          1.331    11.715    VGA_Display/VGA1024x768/intvgaR117_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.839 r  VGA_Display/VGA1024x768/intvgaR[2]_i_2/O
                         net (fo=1, routed)           0.674    12.514    VGA_Display/VGA1024x768/intvgaR[2]_i_2_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  VGA_Display/VGA1024x768/intvgaR[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.638    VGA_Display/VGA1024x768/intvgaR[2]_i_1__1_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.081    14.467    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  VGA_Display/VGA1024x768/pattern[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.179    VGA_Display/VGA1024x768/plusOp[3]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/C
                         clock pessimism              0.232    -0.548    
                         clock uncertainty            0.142    -0.406    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.299    VGA_Display/VGA1024x768/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.212    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.170 r  VGA_Display/VGA1024x768/pattern[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.170    VGA_Display/VGA1024x768/plusOp[1]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/C
                         clock pessimism              0.232    -0.548    
                         clock uncertainty            0.142    -0.406    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.299    VGA_Display/VGA1024x768/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.276    VGA_Display/VGA1024x768/patternCNT_reg_n_0_[3]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  VGA_Display/VGA1024x768/patternCNT[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    VGA_Display/VGA1024x768/patternCNT[0]_i_3__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.167 r  VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.167    VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1_n_4
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.134    -0.301    VGA_Display/VGA1024x768/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.177 r  VGA_Display/VGA1024x768/pattern[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA1024x768/plusOp[2]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/C
                         clock pessimism              0.232    -0.548    
                         clock uncertainty            0.142    -0.406    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.092    -0.314    VGA_Display/VGA1024x768/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/v_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/v_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.563    -0.582    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.454 r  VGA_Display/VGA1024x768/v_SYNC_reg/Q
                         net (fo=2, routed)           0.164    -0.290    VGA_Display/VGA1024x768/intvSYNC1024x768
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.102    -0.188 r  VGA_Display/VGA1024x768/v_SYNC_i_1__1/O
                         net (fo=1, routed)           0.000    -0.188    VGA_Display/VGA1024x768/v_SYNC_i_1__1_n_0
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.833    -0.816    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
                         clock pessimism              0.233    -0.582    
                         clock uncertainty            0.142    -0.440    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.107    -0.333    VGA_Display/VGA1024x768/v_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[11]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[8]_i_2__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1_n_4
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.134    -0.301    VGA_Display/VGA1024x768/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/Q
                         net (fo=7, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1_n_4
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                         clock pessimism              0.232    -0.551    
                         clock uncertainty            0.142    -0.409    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.134    -0.275    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[7]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[4]_i_2__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1_n_4
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.134    -0.301    VGA_Display/VGA1024x768/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/Q
                         net (fo=8, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1_n_4
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                         clock pessimism              0.232    -0.551    
                         clock uncertainty            0.142    -0.409    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.134    -0.275    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.569    -0.576    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA1024x768/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA1024x768/patternCNT_reg[15]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  VGA_Display/VGA1024x768/patternCNT[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1024x768/patternCNT[12]_i_2__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1_n_4
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.839    -0.810    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.134    -0.300    VGA_Display/VGA1024x768/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0

Setup :           24  Failing Endpoints,  Worst Slack       -1.568ns,  Total Violation      -35.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 5.142ns (48.052%)  route 5.559ns (51.948%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.467     9.809    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.933 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2/O
                         net (fo=1, routed)           0.000     9.933    VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2_n_0
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031     8.377    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.544ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 5.142ns (48.178%)  route 5.531ns (51.822%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.439     9.781    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.905 r  VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.905    VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.031     8.360    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 -1.544    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 5.142ns (48.196%)  route 5.527ns (51.804%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.435     9.777    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.901 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.901    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029     8.358    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 -1.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.043    -0.196 r  VGA_Display/VGA1280x1024/pattern[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.196    VGA_Display/VGA1280x1024/plusOp[1]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/C
                         clock pessimism              0.233    -0.578    
                         clock uncertainty            0.133    -0.445    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.131    -0.314    VGA_Display/VGA1280x1024/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.042    -0.187 r  VGA_Display/VGA1280x1024/pattern[3]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.187    VGA_Display/VGA1280x1024/plusOp[3]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/C
                         clock pessimism              0.232    -0.550    
                         clock uncertainty            0.133    -0.417    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.107    -0.310    VGA_Display/VGA1280x1024/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_Display/VGA1280x1024/pattern[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.194    VGA_Display/VGA1280x1024/plusOp[0]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
                         clock pessimism              0.233    -0.578    
                         clock uncertainty            0.133    -0.445    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.120    -0.325    VGA_Display/VGA1280x1024/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.591    -0.554    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  VGA_Display/VGA1280x1024/h_SYNC_reg/Q
                         net (fo=2, routed)           0.177    -0.213    VGA_Display/VGA1280x1024/inthSYNC1280x1024
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  VGA_Display/VGA1280x1024/h_SYNC_i_1__2/O
                         net (fo=1, routed)           0.000    -0.168    VGA_Display/VGA1280x1024/h_SYNC_i_1__2_n_0
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.860    -0.789    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
                         clock pessimism              0.234    -0.554    
                         clock uncertainty            0.133    -0.421    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.301    VGA_Display/VGA1280x1024/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.184 r  VGA_Display/VGA1280x1024/pattern[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.184    VGA_Display/VGA1280x1024/plusOp[2]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
                         clock pessimism              0.232    -0.550    
                         clock uncertainty            0.133    -0.417    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.091    -0.326    VGA_Display/VGA1280x1024/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.920%)  route 0.258ns (58.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.258    -0.152    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.045    -0.107 r  VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1_n_0
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.868    -0.781    VGA_Display/VGA1280x1024/RESET
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/C
                         clock pessimism              0.269    -0.511    
                         clock uncertainty            0.133    -0.378    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121    -0.257    VGA_Display/VGA1280x1024/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.261    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[3]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.216    VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.153    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_4
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.133    -0.427    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.322    VGA_Display/VGA1280x1024/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[4]
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2_n_7
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.854    -0.795    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.133    -0.427    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105    -0.322    VGA_Display/VGA1280x1024/patternCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  VGA_Display/VGA1280x1024/patternCNT_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[0]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_7
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.133    -0.427    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.322    VGA_Display/VGA1280x1024/patternCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.341%)  route 0.233ns (55.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.233    -0.176    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.131    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.865    -0.784    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.248    -0.535    
                         clock uncertainty            0.133    -0.402    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.091    -0.311    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  CLK640x480_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK640x480_vga_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.270ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 4.996ns (30.031%)  route 11.640ns (69.969%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.618    15.862    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y44         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 22.270    

Slack (MET) :             22.276ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.865ns  (logic 4.740ns (28.106%)  route 12.125ns (71.894%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           1.063    15.966    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  VGA_Display/VGA640x480/intvgaR[2]_i_1/O
                         net (fo=1, routed)           0.000    16.090    VGA_Display/VGA640x480/intvgaR[2]_i_1_n_0
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    38.366    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 22.276    

Slack (MET) :             22.319ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.588ns  (logic 4.996ns (30.119%)  route 11.592ns (69.881%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.570    15.813    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 22.319    

Slack (MET) :             22.417ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 4.996ns (29.871%)  route 11.729ns (70.129%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           1.103    15.623    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.951 r  VGA_Display/VGA640x480/intvgaR[0]_i_1/O
                         net (fo=1, routed)           0.000    15.951    VGA_Display/VGA640x480/intvgaR[0]_i_1_n_0
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    38.368    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 22.417    

Slack (MET) :             22.500ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.640ns  (logic 4.740ns (28.485%)  route 11.900ns (71.515%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.839    15.742    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.866 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    15.866    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.029    38.366    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 22.500    

Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.638ns  (logic 4.740ns (28.489%)  route 11.898ns (71.511%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.837    15.740    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.864 r  VGA_Display/VGA640x480/intvgaR[3]_i_2/O
                         net (fo=1, routed)           0.000    15.864    VGA_Display/VGA640x480/intvgaR[3]_i_2_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.031    38.368    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             27.642ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 3.504ns (30.300%)  route 8.060ns (69.700%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.790 r  VGA_Display/VGA640x480/pixelYCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    10.790    VGA_Display/VGA640x480/pixelYCNT__0[2]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.161    38.401    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.031    38.432    VGA_Display/VGA640x480/pixelYCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.642    

Slack (MET) :             27.656ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 3.534ns (30.481%)  route 8.060ns (69.519%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.820 r  VGA_Display/VGA640x480/pixelYCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    10.820    VGA_Display/VGA640x480/pixelYCNT__0[6]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.161    38.401    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.075    38.476    VGA_Display/VGA640x480/pixelYCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                 27.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA640x480/pattern_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.327    VGA_Display/VGA640x480/pattern_reg__0[1]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.228 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.161    -0.401    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.091    -0.310    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT2 (Prop_lut2_I0_O)        0.042    -0.215 r  VGA_Display/VGA640x480/pattern[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA_Display/VGA640x480/plusOp[1]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.310    VGA_Display/VGA640x480/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  VGA_Display/VGA640x480/pattern[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[3]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.310    VGA_Display/VGA640x480/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  VGA_Display/VGA640x480/pattern[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[0]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.326    VGA_Display/VGA640x480/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  VGA_Display/VGA640x480/pattern[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGA_Display/VGA640x480/plusOp[2]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.092    -0.325    VGA_Display/VGA640x480/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[3]
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[0]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[0]_i_3__2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[0]_i_1_n_4
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y43         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[7]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[4]_i_2__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[4]_i_1_n_4
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[15]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[12]_i_2__2_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[12]_i_1_n_4
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[11]
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[8]_i_2__2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[8]_i_1_n_4
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.569    -0.576    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA640x480/patternCNT_reg[19]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA640x480/patternCNT_reg[19]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  VGA_Display/VGA640x480/patternCNT[16]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA640x480/patternCNT[16]_i_2__2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA640x480/patternCNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA640x480/patternCNT_reg[16]_i_1_n_4
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.839    -0.810    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
                         clock pessimism              0.233    -0.576    
                         clock uncertainty            0.161    -0.416    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134    -0.282    VGA_Display/VGA640x480/patternCNT_reg[19]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  CLK800x600_vga_bd_clk_wiz_0_0_1
  To Clock:  CLK800x600_vga_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 4.943ns (29.880%)  route 11.600ns (70.120%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 23.580 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.688    15.713    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.452    23.580    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.567    24.147    
                         clock uncertainty           -0.151    23.996    
    SLICE_X9Y41          FDCE (Setup_fdce_C_CE)      -0.205    23.791    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    23.828    VGA_Display/VGA800x600/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         23.828    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.293%)  route 0.156ns (40.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.294    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X10Y42         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  VGA_Display/VGA800x600/intvgaG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_Display/VGA800x600/intvgaG[1]_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/C
                         clock pessimism              0.269    -0.542    
                         clock uncertainty            0.151    -0.391    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.121    -0.270    VGA_Display/VGA800x600/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.090%)  route 0.150ns (39.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[3]/Q
                         net (fo=4, routed)           0.150    -0.299    VGA_Display/VGA800x600/pattern_reg[3]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.098    -0.201 r  VGA_Display/VGA800x600/intvgaB[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    VGA_Display/VGA800x600/intvgaB[3]_i_1_n_0
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.269    -0.541    
                         clock uncertainty            0.151    -0.390    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.091    -0.299    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.483%)  route 0.182ns (49.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.254    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  VGA_Display/VGA800x600/intvgaG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA_Display/VGA800x600/intvgaG[0]_i_1_n_0
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.151    -0.410    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.091    -0.319    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.567    -0.578    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  VGA_Display/VGA800x600/h_SYNC_reg/Q
                         net (fo=2, routed)           0.168    -0.269    VGA_Display/VGA800x600/inthSYNC800x600
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.224 r  VGA_Display/VGA800x600/h_SYNC_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    VGA_Display/VGA800x600/h_SYNC_i_1__0_n_0
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
                         clock pessimism              0.233    -0.578    
                         clock uncertainty            0.151    -0.427    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.091    -0.336    VGA_Display/VGA800x600/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.183%)  route 0.144ns (38.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.144    -0.305    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.099    -0.206 r  VGA_Display/VGA800x600/intvgaB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    VGA_Display/VGA800x600/intvgaB[1]_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.249    -0.562    
                         clock uncertainty            0.151    -0.411    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.091    -0.320    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.203 r  VGA_Display/VGA800x600/pattern[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    VGA_Display/VGA800x600/plusOp[1]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.151    -0.426    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.319    VGA_Display/VGA800x600/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.243    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  VGA_Display/VGA800x600/pattern[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[3]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.151    -0.426    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.319    VGA_Display/VGA800x600/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.558    -0.587    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  VGA_Display/VGA800x600/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.286    VGA_Display/VGA800x600/patternCNT_reg_n_0_[3]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  VGA_Display/VGA800x600/patternCNT[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    VGA_Display/VGA800x600/patternCNT[0]_i_3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0_n_4
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.825    -0.824    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
                         clock pessimism              0.236    -0.587    
                         clock uncertainty            0.151    -0.436    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.134    -0.302    VGA_Display/VGA800x600/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  VGA_Display/VGA800x600/pattern[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[0]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.151    -0.426    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.091    -0.335    VGA_Display/VGA800x600/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.560    -0.585    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  VGA_Display/VGA800x600/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.273    VGA_Display/VGA800x600/patternCNT_reg[15]
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  VGA_Display/VGA800x600/patternCNT[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA800x600/patternCNT[12]_i_2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.164 r  VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.164    VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0_n_4
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.828    -0.821    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
                         clock pessimism              0.235    -0.585    
                         clock uncertainty            0.151    -0.434    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.134    -0.300    VGA_Display/VGA800x600/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  CLK1024x768_vga_bd_clk_wiz_0_0
  To Clock:  CLK1024x768_vga_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.181    VGA_Display/VGA1024x768/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.552ns (41.910%)  route 7.695ns (58.090%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.684    12.488    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[1]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.181    VGA_Display/VGA1024x768/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 5.572ns (41.324%)  route 7.912ns (58.676%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.130    10.256    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.380 r  VGA_Display/VGA1024x768/intvgaR[3]_i_3__0/O
                         net (fo=13, routed)          1.439    11.820    VGA_Display/VGA1024x768/intvgaR125_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  VGA_Display/VGA1024x768/intvgaB[2]_i_2/O
                         net (fo=1, routed)           0.657    12.601    VGA_Display/VGA1024x768/intvgaB[2]_i_2_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124    12.725 r  VGA_Display/VGA1024x768/intvgaB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.725    VGA_Display/VGA1024x768/intvgaB[2]_i_1__0_n_0
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y44          FDCE                                         r  VGA_Display/VGA1024x768/intvgaB_reg[2]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.077    14.464    VGA_Display/VGA1024x768/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 5.552ns (42.091%)  route 7.639ns (57.909%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.628    12.431    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.217    VGA_Display/VGA1024x768/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.552ns (42.065%)  route 7.647ns (57.935%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.636    12.439    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.217    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.552ns (42.246%)  route 7.590ns (57.754%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.192     7.933    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.299     8.232 r  VGA_Display/VGA1024x768/intvgaR[3]_i_428__2/O
                         net (fo=1, routed)           0.000     8.232    VGA_Display/VGA1024x768/intvgaR[3]_i_428__2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.745 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000     8.745    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_355_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     8.862    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_246_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_140__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           1.086    10.182    VGA_Display/VGA1024x768/intvgaR2
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.306 r  VGA_Display/VGA1024x768/intvgaR[3]_i_13__0/O
                         net (fo=13, routed)          0.511    10.816    VGA_Display/VGA1024x768/p_0_in__0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  VGA_Display/VGA1024x768/intvgaR[3]_i_4__0/O
                         net (fo=1, routed)           0.740    11.680    VGA_Display/VGA1024x768/intvgaR[3]_i_4__0_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.804 r  VGA_Display/VGA1024x768/intvgaR[3]_i_1__2/O
                         net (fo=12, routed)          0.579    12.383    VGA_Display/VGA1024x768/intvgaR[3]_i_1__2_n_0
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y45          FDCE                                         r  VGA_Display/VGA1024x768/intvgaG_reg[3]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.182    VGA_Display/VGA1024x768/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 5.580ns (41.794%)  route 7.771ns (58.206%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.961 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.068     7.810    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.299     8.109 r  VGA_Display/VGA1024x768/intvgaR[3]_i_392__2/O
                         net (fo=1, routed)           0.000     8.109    VGA_Display/VGA1024x768/intvgaR[3]_i_392__2_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000     8.659    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_275_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.773    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_169_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.887    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_74_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_16__0/CO[3]
                         net (fo=3, routed)           1.478    10.479    VGA_Display/VGA1024x768/intvgaR3
    SLICE_X1Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.603 r  VGA_Display/VGA1024x768/intvgaR[3]_i_30__1/O
                         net (fo=12, routed)          1.309    11.911    VGA_Display/VGA1024x768/intvgaR16_out
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.035 r  VGA_Display/VGA1024x768/intvgaR[0]_i_2/O
                         net (fo=1, routed)           0.433    12.468    VGA_Display/VGA1024x768/intvgaR[0]_i_2_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  VGA_Display/VGA1024x768/intvgaR[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.592    VGA_Display/VGA1024x768/intvgaR[0]_i_1__1_n_0
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.453    13.961    VGA_Display/VGA1024x768/RESET
    SLICE_X9Y46          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[0]/C
                         clock pessimism              0.567    14.529    
                         clock uncertainty           -0.142    14.387    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.029    14.416    VGA_Display/VGA1024x768/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.391ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@15.391ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 5.572ns (41.591%)  route 7.825ns (58.409%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.960 - 15.391 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.635    -0.759    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y39          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.241 r  VGA_Display/VGA1024x768/pixelXCNT_reg[0]/Q
                         net (fo=16, routed)          0.988     0.747    VGA_Display/VGA1024x768/pixelXCNT_reg[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124     0.871 r  VGA_Display/VGA1024x768/h_SYNC_i_75__1/O
                         net (fo=1, routed)           0.000     0.871    VGA_Display/VGA1024x768/h_SYNC_i_75__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.403 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.403    VGA_Display/VGA1024x768/h_SYNC_reg_i_50_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.517    VGA_Display/VGA1024x768/h_SYNC_reg_i_27_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     1.631    VGA_Display/VGA1024x768/h_SYNC_reg_i_6__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  VGA_Display/VGA1024x768/h_SYNC_reg_i_3__1/CO[3]
                         net (fo=192, routed)         1.083     2.828    VGA_Display/VGA1024x768/p_0_in
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.952 r  VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.952    VGA_Display/VGA1024x768/pixelYCNT[3]_i_6__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.484 r  VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.484    VGA_Display/VGA1024x768/pixelYCNT_reg[3]_i_2__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.598    VGA_Display/VGA1024x768/pixelYCNT_reg[7]_i_2__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.712    VGA_Display/VGA1024x768/pixelYCNT_reg[11]_i_2__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    VGA_Display/VGA1024x768/pixelYCNT_reg[15]_i_2__1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    VGA_Display/VGA1024x768/pixelYCNT_reg[19]_i_2__1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     4.054    VGA_Display/VGA1024x768/pixelYCNT_reg[23]_i_2__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.276 f  VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1/O[0]
                         net (fo=16, routed)          1.412     5.688    VGA_Display/VGA1024x768/pixelYCNT_reg[27]_i_2__1_n_7
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.299     5.987 r  VGA_Display/VGA1024x768/pixelYCNT[31]_i_17/O
                         net (fo=1, routed)           0.000     5.987    VGA_Display/VGA1024x768/pixelYCNT[31]_i_17_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    VGA_Display/VGA1024x768/pixelYCNT1
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.741 r  VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1/O[0]
                         net (fo=214, routed)         1.202     7.943    VGA_Display/VGA1024x768/pixelYCNT_reg[31]_i_2__1_n_7
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.299     8.242 r  VGA_Display/VGA1024x768/intvgaR[3]_i_330__0/O
                         net (fo=1, routed)           0.000     8.242    VGA_Display/VGA1024x768/intvgaR[3]_i_330__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.775 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.775    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_217_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0/CO[3]
                         net (fo=1, routed)           0.000     8.892    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_111__0_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.009    VGA_Display/VGA1024x768/intvgaR_reg[3]_i_40_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  VGA_Display/VGA1024x768/intvgaR_reg[3]_i_10__0/CO[3]
                         net (fo=2, routed)           1.134    10.260    VGA_Display/VGA1024x768/intvgaR318_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    10.384 r  VGA_Display/VGA1024x768/intvgaR[3]_i_5/O
                         net (fo=13, routed)          1.331    11.715    VGA_Display/VGA1024x768/intvgaR117_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.839 r  VGA_Display/VGA1024x768/intvgaR[2]_i_2/O
                         net (fo=1, routed)           0.674    12.514    VGA_Display/VGA1024x768/intvgaR[2]_i_2_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  VGA_Display/VGA1024x768/intvgaR[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.638    VGA_Display/VGA1024x768/intvgaR[2]_i_1__1_n_0
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     15.391    15.391 r  
    W5                                                0.000    15.391 r  CLK (IN)
                         net (fo=0)                   0.000    15.391    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.779 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.040    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.836 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.417    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.508 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         1.452    13.960    VGA_Display/VGA1024x768/RESET
    SLICE_X8Y42          FDCE                                         r  VGA_Display/VGA1024x768/intvgaR_reg[2]/C
                         clock pessimism              0.567    14.528    
                         clock uncertainty           -0.142    14.386    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.081    14.467    VGA_Display/VGA1024x768/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  VGA_Display/VGA1024x768/pattern[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.179    VGA_Display/VGA1024x768/plusOp[3]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[3]/C
                         clock pessimism              0.232    -0.548    
                         clock uncertainty            0.142    -0.406    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.299    VGA_Display/VGA1024x768/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.212    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.170 r  VGA_Display/VGA1024x768/pattern[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.170    VGA_Display/VGA1024x768/plusOp[1]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[1]/C
                         clock pessimism              0.232    -0.548    
                         clock uncertainty            0.142    -0.406    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.107    -0.299    VGA_Display/VGA1024x768/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.276    VGA_Display/VGA1024x768/patternCNT_reg_n_0_[3]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  VGA_Display/VGA1024x768/patternCNT[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    VGA_Display/VGA1024x768/patternCNT[0]_i_3__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.167 r  VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.167    VGA_Display/VGA1024x768/patternCNT_reg[0]_i_1__1_n_4
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y44         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.134    -0.301    VGA_Display/VGA1024x768/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.597    -0.548    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_Display/VGA1024x768/pattern_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.222    VGA_Display/VGA1024x768/pattern_reg[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.177 r  VGA_Display/VGA1024x768/pattern[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA1024x768/plusOp[2]
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.868    -0.781    VGA_Display/VGA1024x768/RESET
    SLICE_X0Y43          FDRE                                         r  VGA_Display/VGA1024x768/pattern_reg[2]/C
                         clock pessimism              0.232    -0.548    
                         clock uncertainty            0.142    -0.406    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.092    -0.314    VGA_Display/VGA1024x768/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/v_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/v_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.563    -0.582    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.454 r  VGA_Display/VGA1024x768/v_SYNC_reg/Q
                         net (fo=2, routed)           0.164    -0.290    VGA_Display/VGA1024x768/intvSYNC1024x768
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.102    -0.188 r  VGA_Display/VGA1024x768/v_SYNC_i_1__1/O
                         net (fo=1, routed)           0.000    -0.188    VGA_Display/VGA1024x768/v_SYNC_i_1__1_n_0
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.833    -0.816    VGA_Display/VGA1024x768/RESET
    SLICE_X11Y51         FDCE                                         r  VGA_Display/VGA1024x768/v_SYNC_reg/C
                         clock pessimism              0.233    -0.582    
                         clock uncertainty            0.142    -0.440    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.107    -0.333    VGA_Display/VGA1024x768/v_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[11]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[8]_i_2__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[8]_i_1__1_n_4
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y46         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.134    -0.301    VGA_Display/VGA1024x768/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/Q
                         net (fo=7, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[12]_i_2__2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[12]_i_1__1_n_4
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y42          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[15]/C
                         clock pessimism              0.232    -0.551    
                         clock uncertainty            0.142    -0.409    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.134    -0.275    VGA_Display/VGA1024x768/pixelXCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA1024x768/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA1024x768/patternCNT_reg[7]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  VGA_Display/VGA1024x768/patternCNT[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA1024x768/patternCNT[4]_i_2__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA1024x768/patternCNT_reg[4]_i_1__1_n_4
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y45         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.134    -0.301    VGA_Display/VGA1024x768/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.594    -0.551    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/Q
                         net (fo=8, routed)           0.149    -0.238    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.193    VGA_Display/VGA1024x768/pixelXCNT[4]_i_2__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.129 r  VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.129    VGA_Display/VGA1024x768/pixelXCNT_reg[4]_i_1__1_n_4
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.865    -0.784    VGA_Display/VGA1024x768/RESET
    SLICE_X6Y40          FDCE                                         r  VGA_Display/VGA1024x768/pixelXCNT_reg[7]/C
                         clock pessimism              0.232    -0.551    
                         clock uncertainty            0.142    -0.409    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.134    -0.275    VGA_Display/VGA1024x768/pixelXCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@7.695ns period=15.391ns})
  Destination:            VGA_Display/VGA1024x768/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK1024x768_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@7.695ns period=15.391ns})
  Path Group:             CLK1024x768_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1024x768_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1024x768_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1024x768_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.569    -0.576    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA1024x768/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA1024x768/patternCNT_reg[15]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  VGA_Display/VGA1024x768/patternCNT[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1024x768/patternCNT[12]_i_2__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA1024x768/patternCNT_reg[12]_i_1__1_n_4
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1024x768_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=106, routed)         0.839    -0.810    VGA_Display/VGA1024x768/RESET
    SLICE_X10Y47         FDCE                                         r  VGA_Display/VGA1024x768/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.134    -0.300    VGA_Display/VGA1024x768/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0
  To Clock:  CLK1280x1024_vga_bd_clk_wiz_0_0_1

Setup :           24  Failing Endpoints,  Worst Slack       -1.568ns,  Total Violation      -35.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[1]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 5.475ns (52.340%)  route 4.986ns (47.660%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.511     9.692    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.205     8.124    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 5.142ns (48.052%)  route 5.559ns (51.948%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.467     9.809    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.933 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2/O
                         net (fo=1, routed)           0.000     9.933    VGA_Display/VGA1280x1024/intvgaR[3]_i_2__2_n_0
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031     8.377    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.544ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 5.142ns (48.178%)  route 5.531ns (51.822%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.439     9.781    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.905 r  VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.905    VGA_Display/VGA1280x1024/intvgaR[0]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[0]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.031     8.360    VGA_Display/VGA1280x1024/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 -1.544    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaB_reg[2]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[1]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 5.475ns (52.381%)  route 4.977ns (47.619%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 7.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         0.953     6.037    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.124     6.161 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2/O
                         net (fo=2, routed)           0.203     6.363    VGA_Display/VGA1280x1024/intvgaR[3]_i_303__2_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.943 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_334__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_225__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_126__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.399 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_34/CO[2]
                         net (fo=4, routed)           0.591     7.990    VGA_Display/VGA1280x1024/intvgaR3
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.313     8.303 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0/O
                         net (fo=4, routed)           0.482     8.785    VGA_Display/VGA1280x1024/intvgaR[3]_i_15__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1/O
                         net (fo=1, routed)           0.149     9.058    VGA_Display/VGA1280x1024/intvgaR[3]_i_3__1_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.182 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/O
                         net (fo=12, routed)          0.502     9.684    VGA_Display/VGA1280x1024/intvgaB
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.522     7.898    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[3]/C
                         clock pessimism              0.581     8.479    
                         clock uncertainty           -0.133     8.346    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205     8.141    VGA_Display/VGA1280x1024/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@9.259ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 5.142ns (48.196%)  route 5.527ns (51.804%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 7.895 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.626    -0.768    VGA_Display/VGA1280x1024/RESET
    SLICE_X3Y28          FDCE                                         r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.312 r  VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/Q
                         net (fo=4, routed)           0.436     0.124    VGA_Display/VGA1280x1024/pixelXCNT_reg[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     0.248 r  VGA_Display/VGA1280x1024/h_SYNC_i_74__2/O
                         net (fo=1, routed)           0.000     0.248    VGA_Display/VGA1280x1024/h_SYNC_i_74__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.780 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.780    VGA_Display/VGA1280x1024/h_SYNC_reg_i_47_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.894 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.894    VGA_Display/VGA1280x1024/h_SYNC_reg_i_24_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.008    VGA_Display/VGA1280x1024/h_SYNC_reg_i_6__2_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  VGA_Display/VGA1280x1024/h_SYNC_reg_i_3__2/CO[3]
                         net (fo=191, routed)         0.935     2.057    VGA_Display/VGA1280x1024/p_0_in
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2/O
                         net (fo=1, routed)           0.000     2.181    VGA_Display/VGA1280x1024/pixelYCNT[3]_i_6__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.713 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.713    VGA_Display/VGA1280x1024/pixelYCNT_reg[3]_i_2__2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.827 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.827    VGA_Display/VGA1280x1024/pixelYCNT_reg[7]_i_2__2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.941    VGA_Display/VGA1280x1024/pixelYCNT_reg[11]_i_2__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.055 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.055    VGA_Display/VGA1280x1024/pixelYCNT_reg[15]_i_2__2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.169 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.169    VGA_Display/VGA1280x1024/pixelYCNT_reg[19]_i_2__2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.283 r  VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.283    VGA_Display/VGA1280x1024/pixelYCNT_reg[23]_i_2__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.522 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2/O[2]
                         net (fo=16, routed)          0.727     4.249    VGA_Display/VGA1280x1024/pixelYCNT_reg[27]_i_2__2_n_5
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.302     4.551 r  VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1/O
                         net (fo=1, routed)           0.000     4.551    VGA_Display/VGA1280x1024/pixelYCNT[31]_i_15__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 f  VGA_Display/VGA1280x1024/pixelYCNT_reg[31]_i_3__2/CO[3]
                         net (fo=209, routed)         1.078     6.162    VGA_Display/VGA1280x1024/pixelYCNT1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.286 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1/O
                         net (fo=1, routed)           0.000     6.286    VGA_Display/VGA1280x1024/intvgaR[3]_i_390__1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.836 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000     6.836    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_279_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000     6.950    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_174__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.064    VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_81_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 f  VGA_Display/VGA1280x1024/intvgaR_reg[3]_i_18__2/CO[3]
                         net (fo=4, routed)           0.916     8.093    VGA_Display/VGA1280x1024/intvgaR318_in
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     8.217 f  VGA_Display/VGA1280x1024/intvgaR[3]_i_32/O
                         net (fo=5, routed)           1.000     9.218    VGA_Display/VGA1280x1024/intvgaR[3]_i_32_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1/O
                         net (fo=4, routed)           0.435     9.777    VGA_Display/VGA1280x1024/intvgaR[3]_i_9__1_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.901 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.901    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    11.907    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.704 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.285    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.376 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.519     7.895    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.567     8.462    
                         clock uncertainty           -0.133     8.329    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029     8.358    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 -1.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.043    -0.196 r  VGA_Display/VGA1280x1024/pattern[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.196    VGA_Display/VGA1280x1024/plusOp[1]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[1]/C
                         clock pessimism              0.233    -0.578    
                         clock uncertainty            0.133    -0.445    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.131    -0.314    VGA_Display/VGA1280x1024/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.042    -0.187 r  VGA_Display/VGA1280x1024/pattern[3]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.187    VGA_Display/VGA1280x1024/plusOp[3]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[3]/C
                         clock pessimism              0.232    -0.550    
                         clock uncertainty            0.133    -0.417    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.107    -0.310    VGA_Display/VGA1280x1024/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.567    -0.578    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  VGA_Display/VGA1280x1024/pattern_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.239    VGA_Display/VGA1280x1024/pattern_reg[0]
    SLICE_X8Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_Display/VGA1280x1024/pattern[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.194    VGA_Display/VGA1280x1024/plusOp[0]
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.837    -0.812    VGA_Display/VGA1280x1024/RESET
    SLICE_X8Y41          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[0]/C
                         clock pessimism              0.233    -0.578    
                         clock uncertainty            0.133    -0.445    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.120    -0.325    VGA_Display/VGA1280x1024/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.591    -0.554    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  VGA_Display/VGA1280x1024/h_SYNC_reg/Q
                         net (fo=2, routed)           0.177    -0.213    VGA_Display/VGA1280x1024/inthSYNC1280x1024
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  VGA_Display/VGA1280x1024/h_SYNC_i_1__2/O
                         net (fo=1, routed)           0.000    -0.168    VGA_Display/VGA1280x1024/h_SYNC_i_1__2_n_0
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.860    -0.789    VGA_Display/VGA1280x1024/RESET
    SLICE_X6Y34          FDCE                                         r  VGA_Display/VGA1280x1024/h_SYNC_reg/C
                         clock pessimism              0.234    -0.554    
                         clock uncertainty            0.133    -0.421    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.301    VGA_Display/VGA1280x1024/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.180    -0.229    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.184 r  VGA_Display/VGA1280x1024/pattern[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.184    VGA_Display/VGA1280x1024/plusOp[2]
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.866    -0.783    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
                         clock pessimism              0.232    -0.550    
                         clock uncertainty            0.133    -0.417    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.091    -0.326    VGA_Display/VGA1280x1024/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.920%)  route 0.258ns (58.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.258    -0.152    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.045    -0.107 r  VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    VGA_Display/VGA1280x1024/intvgaG[2]_i_1__1_n_0
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.868    -0.781    VGA_Display/VGA1280x1024/RESET
    SLICE_X2Y43          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaG_reg[2]/C
                         clock pessimism              0.269    -0.511    
                         clock uncertainty            0.133    -0.378    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121    -0.257    VGA_Display/VGA1280x1024/intvgaG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.261    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[3]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.216    VGA_Display/VGA1280x1024/patternCNT[0]_i_3__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.153    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_4
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[3]/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.133    -0.427    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.322    VGA_Display/VGA1280x1024/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[4]
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[4]_i_5__1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[4]_i_1__2_n_7
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.854    -0.795    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y28          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[4]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.133    -0.427    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105    -0.322    VGA_Display/VGA1280x1024/patternCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.585    -0.560    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  VGA_Display/VGA1280x1024/patternCNT_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.263    VGA_Display/VGA1280x1024/patternCNT_reg_n_0_[0]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA1280x1024/patternCNT[0]_i_6__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.148    VGA_Display/VGA1280x1024/patternCNT_reg[0]_i_1__2_n_7
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.853    -0.796    VGA_Display/VGA1280x1024/RESET
    SLICE_X5Y27          FDCE                                         r  VGA_Display/VGA1280x1024/patternCNT_reg[0]/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.133    -0.427    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105    -0.322    VGA_Display/VGA1280x1024/patternCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA_Display/VGA1280x1024/pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@4.629ns period=9.259ns})
  Destination:            VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@4.629ns period=9.259ns})
  Path Group:             CLK1280x1024_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK1280x1024_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.341%)  route 0.233ns (55.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.595    -0.550    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y43          FDRE                                         r  VGA_Display/VGA1280x1024/pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA_Display/VGA1280x1024/pattern_reg[2]/Q
                         net (fo=5, routed)           0.233    -0.176    VGA_Display/VGA1280x1024/pattern_reg[2]
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.131    VGA_Display/VGA1280x1024/intvgaR[2]_i_1__2_n_0
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1280x1024_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.865    -0.784    VGA_Display/VGA1280x1024/RESET
    SLICE_X7Y42          FDCE                                         r  VGA_Display/VGA1280x1024/intvgaR_reg[2]/C
                         clock pessimism              0.248    -0.535    
                         clock uncertainty            0.133    -0.402    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.091    -0.311    VGA_Display/VGA1280x1024/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  CLK640x480_vga_bd_clk_wiz_0_0
  To Clock:  CLK640x480_vga_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 4.996ns (29.879%)  route 11.725ns (70.121%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.703    15.946    VGA_Display/VGA640x480/intvgaB
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.270ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 4.996ns (30.031%)  route 11.640ns (69.969%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.618    15.862    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y44         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 22.270    

Slack (MET) :             22.276ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.865ns  (logic 4.740ns (28.106%)  route 12.125ns (71.894%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           1.063    15.966    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  VGA_Display/VGA640x480/intvgaR[2]_i_1/O
                         net (fo=1, routed)           0.000    16.090    VGA_Display/VGA640x480/intvgaR[2]_i_1_n_0
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    38.366    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 22.276    

Slack (MET) :             22.319ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.588ns  (logic 4.996ns (30.119%)  route 11.592ns (69.881%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           0.395    14.915    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.243 r  VGA_Display/VGA640x480/intvgaR[3]_i_1/O
                         net (fo=4, routed)           0.570    15.813    VGA_Display/VGA640x480/intvgaB
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[2]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y43         FDCE (Setup_fdce_C_CE)      -0.205    38.132    VGA_Display/VGA640x480/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 22.319    

Slack (MET) :             22.417ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 4.996ns (29.871%)  route 11.729ns (70.129%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         3.164    11.407    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.531 r  VGA_Display/VGA640x480/intvgaR[3]_i_420/O
                         net (fo=1, routed)           0.000    11.531    VGA_Display/VGA640x480/intvgaR[3]_i_420_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000    12.081    VGA_Display/VGA640x480/intvgaR_reg[3]_i_323_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    12.195    VGA_Display/VGA640x480/intvgaR_reg[3]_i_216_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.309    VGA_Display/VGA640x480/intvgaR_reg[3]_i_111_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_31/CO[3]
                         net (fo=3, routed)           1.305    13.728    VGA_Display/VGA640x480/intvgaR318_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.852 f  VGA_Display/VGA640x480/intvgaR[3]_i_14/O
                         net (fo=1, routed)           0.520    14.372    VGA_Display/VGA640x480/intvgaR[3]_i_14_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.148    14.520 f  VGA_Display/VGA640x480/intvgaR[3]_i_3/O
                         net (fo=5, routed)           1.103    15.623    VGA_Display/VGA640x480/intvgaR[3]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.328    15.951 r  VGA_Display/VGA640x480/intvgaR[0]_i_1/O
                         net (fo=1, routed)           0.000    15.951    VGA_Display/VGA640x480/intvgaR[0]_i_1_n_0
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[0]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    38.368    VGA_Display/VGA640x480/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 22.417    

Slack (MET) :             22.500ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.640ns  (logic 4.740ns (28.485%)  route 11.900ns (71.515%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.839    15.742    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.866 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    15.866    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.029    38.366    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 22.500    

Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.638ns  (logic 4.740ns (28.489%)  route 11.898ns (71.511%))
  Logic Levels:           19  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.010 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.923    11.166    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124    11.290 r  VGA_Display/VGA640x480/intvgaR[3]_i_383/O
                         net (fo=1, routed)           0.000    11.290    VGA_Display/VGA640x480/intvgaR[3]_i_383_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.803    VGA_Display/VGA640x480/intvgaR_reg[3]_i_268_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.920    VGA_Display/VGA640x480/intvgaR_reg[3]_i_163_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.037    VGA_Display/VGA640x480/intvgaR_reg[3]_i_68_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  VGA_Display/VGA640x480/intvgaR_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           1.316    13.469    VGA_Display/VGA640x480/intvgaR20_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.593 f  VGA_Display/VGA640x480/intvgaR[3]_i_4/O
                         net (fo=2, routed)           1.186    14.779    VGA_Display/VGA640x480/intvgaR[3]_i_4_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  VGA_Display/VGA640x480/intvgaR[3]_i_8/O
                         net (fo=4, routed)           0.837    15.740    VGA_Display/VGA640x480/intvgaR[3]_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.864 r  VGA_Display/VGA640x480/intvgaR[3]_i_2/O
                         net (fo=1, routed)           0.000    15.864    VGA_Display/VGA640x480/intvgaR[3]_i_2_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.453    38.010    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[3]/C
                         clock pessimism              0.488    38.498    
                         clock uncertainty           -0.161    38.337    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.031    38.368    VGA_Display/VGA640x480/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             27.642ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 3.504ns (30.300%)  route 8.060ns (69.700%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.790 r  VGA_Display/VGA640x480/pixelYCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    10.790    VGA_Display/VGA640x480/pixelYCNT__0[2]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[2]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.161    38.401    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.031    38.432    VGA_Display/VGA640x480/pixelYCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.642    

Slack (MET) :             27.656ns  (required time - arrival time)
  Source:                 VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.439ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@39.439ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 3.534ns (30.481%)  route 8.060ns (69.519%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 37.994 - 39.439 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.620    -0.775    VGA_Display/VGA640x480/CLK
    SLICE_X4Y57          FDCE                                         r  VGA_Display/VGA640x480/pixelXCNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456    -0.319 f  VGA_Display/VGA640x480/pixelXCNT_reg[16]/Q
                         net (fo=7, routed)           1.557     1.239    VGA_Display/VGA640x480/pixelXCNT_reg[16]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.363 r  VGA_Display/VGA640x480/h_SYNC_i_33/O
                         net (fo=1, routed)           0.000     1.363    VGA_Display/VGA640x480/h_SYNC_i_33_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  VGA_Display/VGA640x480/h_SYNC_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.895    VGA_Display/VGA640x480/h_SYNC_reg_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  VGA_Display/VGA640x480/h_SYNC_reg_i_3/CO[3]
                         net (fo=193, routed)         2.924     4.932    VGA_Display/VGA640x480/p_0_in
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.056 r  VGA_Display/VGA640x480/pixelYCNT[3]_i_6/O
                         net (fo=1, routed)           0.000     5.056    VGA_Display/VGA640x480/pixelYCNT[3]_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.588    VGA_Display/VGA640x480/pixelYCNT_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.702 r  VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.702    VGA_Display/VGA640x480/pixelYCNT_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.036 r  VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2/O[1]
                         net (fo=19, routed)          1.156     7.193    VGA_Display/VGA640x480/pixelYCNT_reg[11]_i_2_n_6
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.303     7.496 r  VGA_Display/VGA640x480/pixelYCNT[31]_i_34/O
                         net (fo=1, routed)           0.000     7.496    VGA_Display/VGA640x480/pixelYCNT[31]_i_34_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.009 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.009    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.126    VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_8_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 f  VGA_Display/VGA640x480/pixelYCNT_reg[31]_i_3/CO[3]
                         net (fo=211, routed)         2.423    10.666    VGA_Display/VGA640x480/pixelYCNT1
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.820 r  VGA_Display/VGA640x480/pixelYCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    10.820    VGA_Display/VGA640x480/pixelYCNT__0[6]
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     39.439    39.439 r  
    W5                                                0.000    39.439 r  CLK (IN)
                         net (fo=0)                   0.000    39.439    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.827 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    42.088    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    34.884 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.465    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.556 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          1.438    37.994    VGA_Display/VGA640x480/CLK
    SLICE_X13Y50         FDCE                                         r  VGA_Display/VGA640x480/pixelYCNT_reg[6]/C
                         clock pessimism              0.568    38.561    
                         clock uncertainty           -0.161    38.401    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.075    38.476    VGA_Display/VGA640x480/pixelYCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                 27.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/intvgaR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA640x480/pattern_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.327    VGA_Display/VGA640x480/pattern_reg__0[1]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.228 r  VGA_Display/VGA640x480/intvgaR[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA640x480/intvgaR[1]_i_1_n_0
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y43         FDCE                                         r  VGA_Display/VGA640x480/intvgaR_reg[1]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.161    -0.401    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.091    -0.310    VGA_Display/VGA640x480/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT2 (Prop_lut2_I0_O)        0.042    -0.215 r  VGA_Display/VGA640x480/pattern[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA_Display/VGA640x480/plusOp[1]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.310    VGA_Display/VGA640x480/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  VGA_Display/VGA640x480/pattern[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[3]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.107    -0.310    VGA_Display/VGA640x480/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  VGA_Display/VGA640x480/pattern[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VGA_Display/VGA640x480/plusOp[0]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.326    VGA_Display/VGA640x480/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA640x480/pattern_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.255    VGA_Display/VGA640x480/pattern_reg__0[0]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  VGA_Display/VGA640x480/pattern[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGA_Display/VGA640x480/plusOp[2]
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X15Y44         FDRE                                         r  VGA_Display/VGA640x480/pattern_reg[2]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.092    -0.325    VGA_Display/VGA640x480/pattern_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[3]
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[0]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[0]_i_3__2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[0]_i_1_n_4
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y43         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y43         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.265    VGA_Display/VGA640x480/patternCNT_reg[7]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  VGA_Display/VGA640x480/patternCNT[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.220    VGA_Display/VGA640x480/patternCNT[4]_i_2__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  VGA_Display/VGA640x480/patternCNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    VGA_Display/VGA640x480/patternCNT_reg[4]_i_1_n_4
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y44         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[7]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[15]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[12]_i_2__2_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[12]_i_1_n_4
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[15]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.568    -0.577    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  VGA_Display/VGA640x480/patternCNT_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.264    VGA_Display/VGA640x480/patternCNT_reg[11]
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  VGA_Display/VGA640x480/patternCNT[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.219    VGA_Display/VGA640x480/patternCNT[8]_i_2__2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.155 r  VGA_Display/VGA640x480/patternCNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    VGA_Display/VGA640x480/patternCNT_reg[8]_i_1_n_4
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.838    -0.811    VGA_Display/VGA640x480/CLK
    SLICE_X14Y45         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[11]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.161    -0.417    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.134    -0.283    VGA_Display/VGA640x480/patternCNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_Display/VGA640x480/patternCNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@19.719ns period=39.439ns})
  Destination:            VGA_Display/VGA640x480/patternCNT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK640x480_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@19.719ns period=39.439ns})
  Path Group:             CLK640x480_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK640x480_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK640x480_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK640x480_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.569    -0.576    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  VGA_Display/VGA640x480/patternCNT_reg[19]/Q
                         net (fo=2, routed)           0.149    -0.263    VGA_Display/VGA640x480/patternCNT_reg[19]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  VGA_Display/VGA640x480/patternCNT[16]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.218    VGA_Display/VGA640x480/patternCNT[16]_i_2__2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  VGA_Display/VGA640x480/patternCNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    VGA_Display/VGA640x480/patternCNT_reg[16]_i_1_n_4
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK640x480_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK640x480_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97, routed)          0.839    -0.810    VGA_Display/VGA640x480/CLK
    SLICE_X14Y47         FDCE                                         r  VGA_Display/VGA640x480/patternCNT_reg[19]/C
                         clock pessimism              0.233    -0.576    
                         clock uncertainty            0.161    -0.416    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134    -0.282    VGA_Display/VGA640x480/patternCNT_reg[19]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  CLK800x600_vga_bd_clk_wiz_0_0
  To Clock:  CLK800x600_vga_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 4.943ns (29.880%)  route 11.600ns (70.120%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 23.580 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.688    15.713    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.452    23.580    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.567    24.147    
                         clock uncertainty           -0.151    23.996    
    SLICE_X9Y41          FDCE (Setup_fdce_C_CE)      -0.205    23.791    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 4.943ns (29.885%)  route 11.597ns (70.115%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.685    15.710    VGA_Display/VGA800x600/intvgaB
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[3]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaG_reg[3]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[0]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaR_reg[0]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.375ns  (logic 4.943ns (30.186%)  route 11.432ns (69.814%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.582 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.520    15.545    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.454    23.582    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[3]/C
                         clock pessimism              0.567    24.149    
                         clock uncertainty           -0.151    23.998    
    SLICE_X11Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.793    VGA_Display/VGA800x600/intvgaR_reg[3]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[1]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaR_reg[1]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X11Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaR_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X11Y42         FDCE (Setup_fdce_C_CE)      -0.205    23.792    VGA_Display/VGA800x600/intvgaR_reg[2]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.010ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@25.010ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 4.943ns (30.427%)  route 11.303ns (69.573%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.581 - 25.010 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.491    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.564    -0.830    VGA_Display/VGA800x600/RESET
    SLICE_X30Y38         FDCE                                         r  VGA_Display/VGA800x600/pixelXCNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  VGA_Display/VGA800x600/pixelXCNT_reg[18]/Q
                         net (fo=7, routed)           1.283     0.971    VGA_Display/VGA800x600/pixelXCNT_reg[18]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.095 r  VGA_Display/VGA800x600/h_SYNC_i_33__0/O
                         net (fo=1, routed)           0.000     1.095    VGA_Display/VGA800x600/h_SYNC_i_33__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.645 r  VGA_Display/VGA800x600/h_SYNC_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.645    VGA_Display/VGA800x600/h_SYNC_reg_i_6__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  VGA_Display/VGA800x600/h_SYNC_reg_i_3__0/CO[3]
                         net (fo=191, routed)         3.158     4.917    VGA_Display/VGA800x600/p_0_in
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.041 r  VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.041    VGA_Display/VGA800x600/pixelYCNT[3]_i_6__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.573 r  VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    VGA_Display/VGA800x600/pixelYCNT_reg[3]_i_2__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    VGA_Display/VGA800x600/pixelYCNT_reg[7]_i_2__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    VGA_Display/VGA800x600/pixelYCNT_reg[11]_i_2__0_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    VGA_Display/VGA800x600/pixelYCNT_reg[15]_i_2__0_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    VGA_Display/VGA800x600/pixelYCNT_reg[19]_i_2__0_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    VGA_Display/VGA800x600/pixelYCNT_reg[23]_i_2__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.257    VGA_Display/VGA800x600/pixelYCNT_reg[27]_i_2__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.496 f  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0/O[2]
                         net (fo=16, routed)          1.308     7.804    VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_2__0_n_5
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.302     8.106 r  VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0/O
                         net (fo=1, routed)           0.000     8.106    VGA_Display/VGA800x600/pixelYCNT[31]_i_13__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.482 r  VGA_Display/VGA800x600/pixelYCNT_reg[31]_i_3__0/CO[3]
                         net (fo=209, routed)         2.101    10.583    VGA_Display/VGA800x600/pixelYCNT1
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.707 r  VGA_Display/VGA800x600/intvgaR[3]_i_431__0/O
                         net (fo=1, routed)           0.000    10.707    VGA_Display/VGA800x600/intvgaR[3]_i_431__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.240 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    11.240    VGA_Display/VGA800x600/intvgaR_reg[3]_i_348_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    11.357    VGA_Display/VGA800x600/intvgaR_reg[3]_i_244__0_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    11.474    VGA_Display/VGA800x600/intvgaR_reg[3]_i_141_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  VGA_Display/VGA800x600/intvgaR_reg[3]_i_53/CO[3]
                         net (fo=3, routed)           1.324    12.914    VGA_Display/VGA800x600/intvgaR37_in
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.124    13.038 r  VGA_Display/VGA800x600/intvgaR[3]_i_44__0/O
                         net (fo=5, routed)           0.921    13.959    VGA_Display/VGA800x600/intvgaR111_out
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  VGA_Display/VGA800x600/intvgaR[3]_i_8__0/O
                         net (fo=1, routed)           0.818    14.901    VGA_Display/VGA800x600/intvgaR[3]_i_8__0_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  VGA_Display/VGA800x600/intvgaR[3]_i_1__0/O
                         net (fo=12, routed)          0.391    15.415    VGA_Display/VGA800x600/intvgaB
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                     25.010    25.010 r  
    W5                                                0.000    25.010 r  CLK (IN)
                         net (fo=0)                   0.000    25.010    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.398 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    27.659    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.455 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    22.036    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    22.127 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         1.453    23.581    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[2]/C
                         clock pessimism              0.567    24.148    
                         clock uncertainty           -0.151    23.997    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    23.828    VGA_Display/VGA800x600/intvgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         23.828    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                  8.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.293%)  route 0.156ns (40.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.294    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X10Y42         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  VGA_Display/VGA800x600/intvgaG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_Display/VGA800x600/intvgaG[1]_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X10Y42         FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[1]/C
                         clock pessimism              0.269    -0.542    
                         clock uncertainty            0.151    -0.391    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.121    -0.270    VGA_Display/VGA800x600/intvgaG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.090%)  route 0.150ns (39.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[3]/Q
                         net (fo=4, routed)           0.150    -0.299    VGA_Display/VGA800x600/pattern_reg[3]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.098    -0.201 r  VGA_Display/VGA800x600/intvgaB[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    VGA_Display/VGA800x600/intvgaB[3]_i_1_n_0
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X11Y43         FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[3]/C
                         clock pessimism              0.269    -0.541    
                         clock uncertainty            0.151    -0.390    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.091    -0.299    VGA_Display/VGA800x600/intvgaB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.483%)  route 0.182ns (49.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.254    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  VGA_Display/VGA800x600/intvgaG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA_Display/VGA800x600/intvgaG[0]_i_1_n_0
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y44          FDCE                                         r  VGA_Display/VGA800x600/intvgaG_reg[0]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.151    -0.410    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.091    -0.319    VGA_Display/VGA800x600/intvgaG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/h_SYNC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/h_SYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.567    -0.578    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  VGA_Display/VGA800x600/h_SYNC_reg/Q
                         net (fo=2, routed)           0.168    -0.269    VGA_Display/VGA800x600/inthSYNC800x600
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.224 r  VGA_Display/VGA800x600/h_SYNC_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    VGA_Display/VGA800x600/h_SYNC_i_1__0_n_0
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X15Y40         FDCE                                         r  VGA_Display/VGA800x600/h_SYNC_reg/C
                         clock pessimism              0.233    -0.578    
                         clock uncertainty            0.151    -0.427    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.091    -0.336    VGA_Display/VGA800x600/h_SYNC_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/intvgaB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.183%)  route 0.144ns (38.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  VGA_Display/VGA800x600/pattern_reg[1]/Q
                         net (fo=6, routed)           0.144    -0.305    VGA_Display/VGA800x600/pattern_reg[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.099    -0.206 r  VGA_Display/VGA800x600/intvgaB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    VGA_Display/VGA800x600/intvgaB[1]_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.837    -0.812    VGA_Display/VGA800x600/RESET
    SLICE_X9Y41          FDCE                                         r  VGA_Display/VGA800x600/intvgaB_reg[1]/C
                         clock pessimism              0.249    -0.562    
                         clock uncertainty            0.151    -0.411    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.091    -0.320    VGA_Display/VGA800x600/intvgaB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.203 r  VGA_Display/VGA800x600/pattern[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    VGA_Display/VGA800x600/plusOp[1]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[1]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.151    -0.426    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.319    VGA_Display/VGA800x600/pattern_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.243    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  VGA_Display/VGA800x600/pattern[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[3]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[3]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.151    -0.426    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.107    -0.319    VGA_Display/VGA800x600/pattern_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.558    -0.587    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  VGA_Display/VGA800x600/patternCNT_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.286    VGA_Display/VGA800x600/patternCNT_reg_n_0_[3]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  VGA_Display/VGA800x600/patternCNT[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    VGA_Display/VGA800x600/patternCNT[0]_i_3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Display/VGA800x600/patternCNT_reg[0]_i_1__0_n_4
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.825    -0.824    VGA_Display/VGA800x600/RESET
    SLICE_X10Y27         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[3]/C
                         clock pessimism              0.236    -0.587    
                         clock uncertainty            0.151    -0.436    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.134    -0.302    VGA_Display/VGA800x600/patternCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.568    -0.577    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  VGA_Display/VGA800x600/pattern_reg[0]/Q
                         net (fo=7, routed)           0.191    -0.245    VGA_Display/VGA800x600/pattern_reg[0]
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  VGA_Display/VGA800x600/pattern[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    VGA_Display/VGA800x600/plusOp[0]
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.838    -0.811    VGA_Display/VGA800x600/RESET
    SLICE_X9Y43          FDRE                                         r  VGA_Display/VGA800x600/pattern_reg[0]/C
                         clock pessimism              0.233    -0.577    
                         clock uncertainty            0.151    -0.426    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.091    -0.335    VGA_Display/VGA800x600/pattern_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_Display/VGA800x600/patternCNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0  {rise@0.000ns fall@12.505ns period=25.010ns})
  Destination:            VGA_Display/VGA800x600/patternCNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK800x600_vga_bd_clk_wiz_0_0_1  {rise@0.000ns fall@12.505ns period=25.010ns})
  Path Group:             CLK800x600_vga_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK800x600_vga_bd_clk_wiz_0_0_1 rise@0.000ns - CLK800x600_vga_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK800x600_vga_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.171    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.560    -0.585    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  VGA_Display/VGA800x600/patternCNT_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.273    VGA_Display/VGA800x600/patternCNT_reg[15]
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  VGA_Display/VGA800x600/patternCNT[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    VGA_Display/VGA800x600/patternCNT[12]_i_2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.164 r  VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.164    VGA_Display/VGA800x600/patternCNT_reg[12]_i_1__0_n_4
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK800x600_vga_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Clock/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    VGA_Clock/clk_wiz_0/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  VGA_Clock/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.677    VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  VGA_Clock/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=106, routed)         0.828    -0.821    VGA_Display/VGA800x600/RESET
    SLICE_X10Y30         FDCE                                         r  VGA_Display/VGA800x600/patternCNT_reg[15]/C
                         clock pessimism              0.235    -0.585    
                         clock uncertainty            0.151    -0.434    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.134    -0.300    VGA_Display/VGA800x600/patternCNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.136    





