Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Wed Jun 12 16:39:45 2024


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_DLATCH_C                  2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      2 uses
GTP_LUT5                      8 uses
GTP_LUT5CARRY                24 uses

I/O ports: 9
GTP_INBUF                   6 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 39 of 17536 (0.22%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 39
Total Registers: 30 of 26304 (0.11%)
Total Latches: 2

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 9 of 240 (3.75%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             2
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file jk_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| jk                   | 41      | 30     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 9      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + U1                 | 7       | 4      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 jk|exCLK                 1000.000     {0 500}        Declared                26           0  {exCLK} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               jk|exCLK                                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jk|exCLK                     1.000 MHz     356.379 MHz       1000.000          2.806        997.194
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK               jk|exCLK                   997.194       0.000              0             52
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK               jk|exCLK                     0.988       0.000              0             52
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK                                          499.380       0.000              0             26
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : CLKcount[0]/CLK (GTP_DFF_R)
Endpoint    : CLKcount[0]/R (GTP_DFF_R)
Path Group  : jk|exCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.347 r       CLKcount[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.910         CLKcount[0]      
                                                                                   N30_21/I0 (GTP_LUT5)
                                   td                    0.270       5.180 r       N30_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       5.587         _N83             
                                                                                   N30_25/I4 (GTP_LUT5)
                                   td                    0.275       5.862 r       N30_25/Z (GTP_LUT5)
                                   net (fanout=26)       0.625       6.487         N30              
                                                                           r       CLKcount[0]/R (GTP_DFF_R)

 Data arrival time                                                   6.487         Logic Levels: 2  
                                                                                   Logic: 0.870ns(35.294%), Route: 1.595ns(64.706%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 exCLK                                                   0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.000    1000.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811    1004.022         nt_exCLK         
                                                                           r       CLKcount[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.291    1003.681                          

 Data required time                                               1003.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.681                          
 Data arrival time                                                   6.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.194                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[0]/CLK (GTP_DFF_R)
Endpoint    : CLKcount[1]/R (GTP_DFF_R)
Path Group  : jk|exCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.347 r       CLKcount[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.910         CLKcount[0]      
                                                                                   N30_21/I0 (GTP_LUT5)
                                   td                    0.270       5.180 r       N30_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       5.587         _N83             
                                                                                   N30_25/I4 (GTP_LUT5)
                                   td                    0.275       5.862 r       N30_25/Z (GTP_LUT5)
                                   net (fanout=26)       0.625       6.487         N30              
                                                                           r       CLKcount[1]/R (GTP_DFF_R)

 Data arrival time                                                   6.487         Logic Levels: 2  
                                                                                   Logic: 0.870ns(35.294%), Route: 1.595ns(64.706%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 exCLK                                                   0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.000    1000.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811    1004.022         nt_exCLK         
                                                                           r       CLKcount[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.291    1003.681                          

 Data required time                                               1003.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.681                          
 Data arrival time                                                   6.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.194                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[0]/CLK (GTP_DFF_R)
Endpoint    : CLKcount[2]/R (GTP_DFF_R)
Path Group  : jk|exCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.347 r       CLKcount[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.910         CLKcount[0]      
                                                                                   N30_21/I0 (GTP_LUT5)
                                   td                    0.270       5.180 r       N30_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       5.587         _N83             
                                                                                   N30_25/I4 (GTP_LUT5)
                                   td                    0.275       5.862 r       N30_25/Z (GTP_LUT5)
                                   net (fanout=26)       0.625       6.487         N30              
                                                                           r       CLKcount[2]/R (GTP_DFF_R)

 Data arrival time                                                   6.487         Logic Levels: 2  
                                                                                   Logic: 0.870ns(35.294%), Route: 1.595ns(64.706%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 exCLK                                                   0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.000    1000.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811    1004.022         nt_exCLK         
                                                                           r       CLKcount[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.291    1003.681                          

 Data required time                                               1003.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.681                          
 Data arrival time                                                   6.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.194                          
====================================================================================================

====================================================================================================

Startpoint  : CLKin/CLK (GTP_DFF_E)
Endpoint    : CLKin/D (GTP_DFF_E)
Path Group  : jk|exCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKin/CLK (GTP_DFF_E)

                                   tco                   0.317       4.339 f       CLKin/Q (GTP_DFF_E)
                                   net (fanout=3)        0.530       4.869         CLKin            
                                                                                   N3/I0 (GTP_LUT1) 
                                   td                    0.164       5.033 r       N3/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       5.033         N3               
                                                                           r       CLKin/D (GTP_DFF_E)

 Data arrival time                                                   5.033         Logic Levels: 1  
                                                                                   Logic: 0.481ns(47.577%), Route: 0.530ns(52.423%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKin/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.023       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                   5.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.988                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[0]/CLK (GTP_DFF_R)
Endpoint    : CLKcount[0]/D (GTP_DFF_R)
Path Group  : jk|exCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[0]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.339 f       CLKcount[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.563       4.902         CLKcount[0]      
                                                                                   N17/I0 (GTP_LUT1)
                                   td                    0.164       5.066 r       N17/Z (GTP_LUT1) 
                                   net (fanout=1)        0.000       5.066         N17              
                                                                           r       CLKcount[0]/D (GTP_DFF_R)

 Data arrival time                                                   5.066         Logic Levels: 1  
                                                                                   Logic: 0.481ns(46.073%), Route: 0.563ns(53.927%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.023       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                   5.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.021                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[3]/CLK (GTP_DFF_R)
Endpoint    : CLKcount[3]/D (GTP_DFF_R)
Path Group  : jk|exCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[3]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.339 f       CLKcount[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.485       4.824         CLKcount[3]      
                                                                                   N6_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.105 f       N6_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.105         N33[3]           
                                                                           f       CLKcount[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.105         Logic Levels: 1  
                                                                                   Logic: 0.598ns(55.217%), Route: 0.485ns(44.783%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKcount[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   5.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.050                          
====================================================================================================

====================================================================================================

Startpoint  : CLKin/CLK (GTP_DFF_E)
Endpoint    : CLKout (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 exCLK                                                   0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.000       0.000         exCLK            
                                                                                   exCLK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       exCLK_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       2.811       4.022         nt_exCLK         
                                                                           r       CLKin/CLK (GTP_DFF_E)

                                   tco                   0.325       4.347 r       CLKin/Q (GTP_DFF_E)
                                   net (fanout=3)        0.530       4.877         CLKin            
                                                                                   N9/I1 (GTP_LUT2) 
                                   td                    0.174       5.051 f       N9/Z (GTP_LUT2)  
                                   net (fanout=1)        0.957       6.008         nt_CLKout        
                                                                                   CLKout_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.417 f       CLKout_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.417         CLKout           
 CLKout                                                                    f       CLKout (port)    

 Data arrival time                                                   8.417         Logic Levels: 2  
                                                                                   Logic: 2.908ns(66.166%), Route: 1.487ns(33.834%)
====================================================================================================

====================================================================================================

Startpoint  : CLKen (port)
Endpoint    : CLKout (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 CLKen                                                   0.000       0.000 r       CLKen (port)     
                                   net (fanout=1)        0.000       0.000         CLKen            
                                                                                   CLKen_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLKen_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_CLKen         
                                                                                   N9/I0 (GTP_LUT2) 
                                   td                    0.214       2.460 r       N9/Z (GTP_LUT2)  
                                   net (fanout=1)        0.957       3.417         nt_CLKout        
                                                                                   CLKout_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.686 r       CLKout_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.686         CLKout           
 CLKout                                                                    r       CLKout (port)    

 Data arrival time                                                   5.686         Logic Levels: 3  
                                                                                   Logic: 3.694ns(64.967%), Route: 1.992ns(35.033%)
====================================================================================================

{jk|exCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          CLKcount[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           CLKcount[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          CLKcount[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                        
+--------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/compile/jk_comp.adf               
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.fdc                     
| Output     | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/synthesize/jk_syn.adf             
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/synthesize/jk_syn.vm              
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/synthesize/jk_controlsets.txt     
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/synthesize/snr.db                 
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/synthesize/jk.snr                 
+--------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 286 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:5s
