
Temperature_Earthquake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014eac  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000708  08014ff0  08014ff0  00015ff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080156f8  080156f8  000166f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015700  08015700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015704  08015704  00016704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  20000008  08015708  00017008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000074  08015774  00017074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000ac  080157a9  000170ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b30  200000c0  080157ba  000170c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bf0  080157ba  00017bf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00018000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00018000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  080157ba  000171e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00050b3d  00000000  00000000  00017a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000945e  00000000  00000000  000685d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000046a8  00000000  00000000  00071a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000367c  00000000  00000000  000760e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00035f38  00000000  00000000  0007975c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000500a7  00000000  00000000  000af694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00125011  00000000  00000000  000ff73b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000087  00000000  00000000  0022474c  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000133b4  00000000  00000000  002247d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000095  00000000  00000000  00237b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000c0 	.word	0x200000c0
 800015c:	00000000 	.word	0x00000000
 8000160:	08014fd4 	.word	0x08014fd4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000c4 	.word	0x200000c4
 800017c:	08014fd4 	.word	0x08014fd4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2f>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a70:	bf24      	itt	cs
 8000a72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a7a:	d90d      	bls.n	8000a98 <__aeabi_d2f+0x30>
 8000a7c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a88:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a90:	bf08      	it	eq
 8000a92:	f020 0001 	biceq.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a9c:	d121      	bne.n	8000ae2 <__aeabi_d2f+0x7a>
 8000a9e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aa2:	bfbc      	itt	lt
 8000aa4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	4770      	bxlt	lr
 8000aaa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab2:	f1c2 0218 	rsb	r2, r2, #24
 8000ab6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000abe:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	f040 0001 	orrne.w	r0, r0, #1
 8000ac8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000acc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad4:	ea40 000c 	orr.w	r0, r0, ip
 8000ad8:	fa23 f302 	lsr.w	r3, r3, r2
 8000adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae0:	e7cc      	b.n	8000a7c <__aeabi_d2f+0x14>
 8000ae2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae6:	d107      	bne.n	8000af8 <__aeabi_d2f+0x90>
 8000ae8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aec:	bf1e      	ittt	ne
 8000aee:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000af2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000af6:	4770      	bxne	lr
 8000af8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000afc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_uldivmod>:
 8000b08:	b953      	cbnz	r3, 8000b20 <__aeabi_uldivmod+0x18>
 8000b0a:	b94a      	cbnz	r2, 8000b20 <__aeabi_uldivmod+0x18>
 8000b0c:	2900      	cmp	r1, #0
 8000b0e:	bf08      	it	eq
 8000b10:	2800      	cmpeq	r0, #0
 8000b12:	bf1c      	itt	ne
 8000b14:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b18:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b1c:	f000 b988 	b.w	8000e30 <__aeabi_idiv0>
 8000b20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b28:	f000 f806 	bl	8000b38 <__udivmoddi4>
 8000b2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b34:	b004      	add	sp, #16
 8000b36:	4770      	bx	lr

08000b38 <__udivmoddi4>:
 8000b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b3c:	9d08      	ldr	r5, [sp, #32]
 8000b3e:	468e      	mov	lr, r1
 8000b40:	4604      	mov	r4, r0
 8000b42:	4688      	mov	r8, r1
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d14a      	bne.n	8000bde <__udivmoddi4+0xa6>
 8000b48:	428a      	cmp	r2, r1
 8000b4a:	4617      	mov	r7, r2
 8000b4c:	d962      	bls.n	8000c14 <__udivmoddi4+0xdc>
 8000b4e:	fab2 f682 	clz	r6, r2
 8000b52:	b14e      	cbz	r6, 8000b68 <__udivmoddi4+0x30>
 8000b54:	f1c6 0320 	rsb	r3, r6, #32
 8000b58:	fa01 f806 	lsl.w	r8, r1, r6
 8000b5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b60:	40b7      	lsls	r7, r6
 8000b62:	ea43 0808 	orr.w	r8, r3, r8
 8000b66:	40b4      	lsls	r4, r6
 8000b68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b6c:	fa1f fc87 	uxth.w	ip, r7
 8000b70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b74:	0c23      	lsrs	r3, r4, #16
 8000b76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d909      	bls.n	8000b9a <__udivmoddi4+0x62>
 8000b86:	18fb      	adds	r3, r7, r3
 8000b88:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b8c:	f080 80ea 	bcs.w	8000d64 <__udivmoddi4+0x22c>
 8000b90:	429a      	cmp	r2, r3
 8000b92:	f240 80e7 	bls.w	8000d64 <__udivmoddi4+0x22c>
 8000b96:	3902      	subs	r1, #2
 8000b98:	443b      	add	r3, r7
 8000b9a:	1a9a      	subs	r2, r3, r2
 8000b9c:	b2a3      	uxth	r3, r4
 8000b9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ba2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ba6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000baa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bae:	459c      	cmp	ip, r3
 8000bb0:	d909      	bls.n	8000bc6 <__udivmoddi4+0x8e>
 8000bb2:	18fb      	adds	r3, r7, r3
 8000bb4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000bb8:	f080 80d6 	bcs.w	8000d68 <__udivmoddi4+0x230>
 8000bbc:	459c      	cmp	ip, r3
 8000bbe:	f240 80d3 	bls.w	8000d68 <__udivmoddi4+0x230>
 8000bc2:	443b      	add	r3, r7
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bca:	eba3 030c 	sub.w	r3, r3, ip
 8000bce:	2100      	movs	r1, #0
 8000bd0:	b11d      	cbz	r5, 8000bda <__udivmoddi4+0xa2>
 8000bd2:	40f3      	lsrs	r3, r6
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d905      	bls.n	8000bee <__udivmoddi4+0xb6>
 8000be2:	b10d      	cbz	r5, 8000be8 <__udivmoddi4+0xb0>
 8000be4:	e9c5 0100 	strd	r0, r1, [r5]
 8000be8:	2100      	movs	r1, #0
 8000bea:	4608      	mov	r0, r1
 8000bec:	e7f5      	b.n	8000bda <__udivmoddi4+0xa2>
 8000bee:	fab3 f183 	clz	r1, r3
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	d146      	bne.n	8000c84 <__udivmoddi4+0x14c>
 8000bf6:	4573      	cmp	r3, lr
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xc8>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 8105 	bhi.w	8000e0a <__udivmoddi4+0x2d2>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	4690      	mov	r8, r2
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	d0e5      	beq.n	8000bda <__udivmoddi4+0xa2>
 8000c0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c12:	e7e2      	b.n	8000bda <__udivmoddi4+0xa2>
 8000c14:	2a00      	cmp	r2, #0
 8000c16:	f000 8090 	beq.w	8000d3a <__udivmoddi4+0x202>
 8000c1a:	fab2 f682 	clz	r6, r2
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	f040 80a4 	bne.w	8000d6c <__udivmoddi4+0x234>
 8000c24:	1a8a      	subs	r2, r1, r2
 8000c26:	0c03      	lsrs	r3, r0, #16
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	b280      	uxth	r0, r0
 8000c2e:	b2bc      	uxth	r4, r7
 8000c30:	2101      	movs	r1, #1
 8000c32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x11e>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x11c>
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	f200 80e0 	bhi.w	8000e14 <__udivmoddi4+0x2dc>
 8000c54:	46c4      	mov	ip, r8
 8000c56:	1a9b      	subs	r3, r3, r2
 8000c58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c64:	fb02 f404 	mul.w	r4, r2, r4
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x144>
 8000c6c:	18fb      	adds	r3, r7, r3
 8000c6e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x142>
 8000c74:	429c      	cmp	r4, r3
 8000c76:	f200 80ca 	bhi.w	8000e0e <__udivmoddi4+0x2d6>
 8000c7a:	4602      	mov	r2, r0
 8000c7c:	1b1b      	subs	r3, r3, r4
 8000c7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c82:	e7a5      	b.n	8000bd0 <__udivmoddi4+0x98>
 8000c84:	f1c1 0620 	rsb	r6, r1, #32
 8000c88:	408b      	lsls	r3, r1
 8000c8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c8e:	431f      	orrs	r7, r3
 8000c90:	fa0e f401 	lsl.w	r4, lr, r1
 8000c94:	fa20 f306 	lsr.w	r3, r0, r6
 8000c98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ca0:	4323      	orrs	r3, r4
 8000ca2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ca6:	fa1f fc87 	uxth.w	ip, r7
 8000caa:	fbbe f0f9 	udiv	r0, lr, r9
 8000cae:	0c1c      	lsrs	r4, r3, #16
 8000cb0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cb4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cb8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cbc:	45a6      	cmp	lr, r4
 8000cbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x1a0>
 8000cc4:	193c      	adds	r4, r7, r4
 8000cc6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000cca:	f080 809c 	bcs.w	8000e06 <__udivmoddi4+0x2ce>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f240 8099 	bls.w	8000e06 <__udivmoddi4+0x2ce>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	eba4 040e 	sub.w	r4, r4, lr
 8000cdc:	fa1f fe83 	uxth.w	lr, r3
 8000ce0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ce4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ce8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cf0:	45a4      	cmp	ip, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1ce>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000cfa:	f080 8082 	bcs.w	8000e02 <__udivmoddi4+0x2ca>
 8000cfe:	45a4      	cmp	ip, r4
 8000d00:	d97f      	bls.n	8000e02 <__udivmoddi4+0x2ca>
 8000d02:	3b02      	subs	r3, #2
 8000d04:	443c      	add	r4, r7
 8000d06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d0a:	eba4 040c 	sub.w	r4, r4, ip
 8000d0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d12:	4564      	cmp	r4, ip
 8000d14:	4673      	mov	r3, lr
 8000d16:	46e1      	mov	r9, ip
 8000d18:	d362      	bcc.n	8000de0 <__udivmoddi4+0x2a8>
 8000d1a:	d05f      	beq.n	8000ddc <__udivmoddi4+0x2a4>
 8000d1c:	b15d      	cbz	r5, 8000d36 <__udivmoddi4+0x1fe>
 8000d1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d22:	eb64 0409 	sbc.w	r4, r4, r9
 8000d26:	fa04 f606 	lsl.w	r6, r4, r6
 8000d2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2e:	431e      	orrs	r6, r3
 8000d30:	40cc      	lsrs	r4, r1
 8000d32:	e9c5 6400 	strd	r6, r4, [r5]
 8000d36:	2100      	movs	r1, #0
 8000d38:	e74f      	b.n	8000bda <__udivmoddi4+0xa2>
 8000d3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d3e:	0c01      	lsrs	r1, r0, #16
 8000d40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d44:	b280      	uxth	r0, r0
 8000d46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d4a:	463b      	mov	r3, r7
 8000d4c:	4638      	mov	r0, r7
 8000d4e:	463c      	mov	r4, r7
 8000d50:	46b8      	mov	r8, r7
 8000d52:	46be      	mov	lr, r7
 8000d54:	2620      	movs	r6, #32
 8000d56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d5a:	eba2 0208 	sub.w	r2, r2, r8
 8000d5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d62:	e766      	b.n	8000c32 <__udivmoddi4+0xfa>
 8000d64:	4601      	mov	r1, r0
 8000d66:	e718      	b.n	8000b9a <__udivmoddi4+0x62>
 8000d68:	4610      	mov	r0, r2
 8000d6a:	e72c      	b.n	8000bc6 <__udivmoddi4+0x8e>
 8000d6c:	f1c6 0220 	rsb	r2, r6, #32
 8000d70:	fa2e f302 	lsr.w	r3, lr, r2
 8000d74:	40b7      	lsls	r7, r6
 8000d76:	40b1      	lsls	r1, r6
 8000d78:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	430a      	orrs	r2, r1
 8000d82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d86:	b2bc      	uxth	r4, r7
 8000d88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d8c:	0c11      	lsrs	r1, r2, #16
 8000d8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d92:	fb08 f904 	mul.w	r9, r8, r4
 8000d96:	40b0      	lsls	r0, r6
 8000d98:	4589      	cmp	r9, r1
 8000d9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d9e:	b280      	uxth	r0, r0
 8000da0:	d93e      	bls.n	8000e20 <__udivmoddi4+0x2e8>
 8000da2:	1879      	adds	r1, r7, r1
 8000da4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000da8:	d201      	bcs.n	8000dae <__udivmoddi4+0x276>
 8000daa:	4589      	cmp	r9, r1
 8000dac:	d81f      	bhi.n	8000dee <__udivmoddi4+0x2b6>
 8000dae:	eba1 0109 	sub.w	r1, r1, r9
 8000db2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db6:	fb09 f804 	mul.w	r8, r9, r4
 8000dba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dbe:	b292      	uxth	r2, r2
 8000dc0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d229      	bcs.n	8000e1c <__udivmoddi4+0x2e4>
 8000dc8:	18ba      	adds	r2, r7, r2
 8000dca:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000dce:	d2c4      	bcs.n	8000d5a <__udivmoddi4+0x222>
 8000dd0:	4542      	cmp	r2, r8
 8000dd2:	d2c2      	bcs.n	8000d5a <__udivmoddi4+0x222>
 8000dd4:	f1a9 0102 	sub.w	r1, r9, #2
 8000dd8:	443a      	add	r2, r7
 8000dda:	e7be      	b.n	8000d5a <__udivmoddi4+0x222>
 8000ddc:	45f0      	cmp	r8, lr
 8000dde:	d29d      	bcs.n	8000d1c <__udivmoddi4+0x1e4>
 8000de0:	ebbe 0302 	subs.w	r3, lr, r2
 8000de4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000de8:	3801      	subs	r0, #1
 8000dea:	46e1      	mov	r9, ip
 8000dec:	e796      	b.n	8000d1c <__udivmoddi4+0x1e4>
 8000dee:	eba7 0909 	sub.w	r9, r7, r9
 8000df2:	4449      	add	r1, r9
 8000df4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000df8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfc:	fb09 f804 	mul.w	r8, r9, r4
 8000e00:	e7db      	b.n	8000dba <__udivmoddi4+0x282>
 8000e02:	4673      	mov	r3, lr
 8000e04:	e77f      	b.n	8000d06 <__udivmoddi4+0x1ce>
 8000e06:	4650      	mov	r0, sl
 8000e08:	e766      	b.n	8000cd8 <__udivmoddi4+0x1a0>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e6fd      	b.n	8000c0a <__udivmoddi4+0xd2>
 8000e0e:	443b      	add	r3, r7
 8000e10:	3a02      	subs	r2, #2
 8000e12:	e733      	b.n	8000c7c <__udivmoddi4+0x144>
 8000e14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e18:	443b      	add	r3, r7
 8000e1a:	e71c      	b.n	8000c56 <__udivmoddi4+0x11e>
 8000e1c:	4649      	mov	r1, r9
 8000e1e:	e79c      	b.n	8000d5a <__udivmoddi4+0x222>
 8000e20:	eba1 0109 	sub.w	r1, r1, r9
 8000e24:	46c4      	mov	ip, r8
 8000e26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2a:	fb09 f804 	mul.w	r8, r9, r4
 8000e2e:	e7c4      	b.n	8000dba <__udivmoddi4+0x282>

08000e30 <__aeabi_idiv0>:
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4013      	ands	r3, r2
 8000e56:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e58:	68fb      	ldr	r3, [r7, #12]
}
 8000e5a:	bf00      	nop
 8000e5c:	3714      	adds	r7, #20
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
	...

08000e68 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b094      	sub	sp, #80	@ 0x50
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]
 8000e7c:	611a      	str	r2, [r3, #16]
 8000e7e:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2234      	movs	r2, #52	@ 0x34
 8000e84:	2100      	movs	r1, #0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f013 fd94 	bl	80149b4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e8c:	4b4e      	ldr	r3, [pc, #312]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000e8e:	4a4f      	ldr	r2, [pc, #316]	@ (8000fcc <MX_ADC1_Init+0x164>)
 8000e90:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e92:	4b4d      	ldr	r3, [pc, #308]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e98:	4b4b      	ldr	r3, [pc, #300]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ea4:	4b48      	ldr	r3, [pc, #288]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000eaa:	4b47      	ldr	r3, [pc, #284]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000eac:	2208      	movs	r2, #8
 8000eae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eb0:	4b45      	ldr	r3, [pc, #276]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000eb6:	4b44      	ldr	r3, [pc, #272]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000ebc:	4b42      	ldr	r3, [pc, #264]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec2:	4b41      	ldr	r3, [pc, #260]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eca:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ed0:	4b3d      	ldr	r3, [pc, #244]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ed6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000ede:	4b3a      	ldr	r3, [pc, #232]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ee0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ee4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000ee6:	4b38      	ldr	r3, [pc, #224]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eee:	4836      	ldr	r0, [pc, #216]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000ef0:	f004 f9d8 	bl	80052a4 <HAL_ADC_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000efa:	f002 ff03 	bl	8003d04 <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8000efe:	4832      	ldr	r0, [pc, #200]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000f00:	f005 fca6 	bl	8006850 <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f04:	4b32      	ldr	r3, [pc, #200]	@ (8000fd0 <MX_ADC1_Init+0x168>)
 8000f06:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f08:	2306      	movs	r3, #6
 8000f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000f0c:	2305      	movs	r3, #5
 8000f0e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f10:	237f      	movs	r3, #127	@ 0x7f
 8000f12:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f14:	2304      	movs	r3, #4
 8000f16:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.Offset = 0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f20:	4619      	mov	r1, r3
 8000f22:	4829      	ldr	r0, [pc, #164]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000f24:	f004 fb0a 	bl	800553c <HAL_ADC_ConfigChannel>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000f2e:	f002 fee9 	bl	8003d04 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_TEMPSENSOR;
 8000f32:	4b28      	ldr	r3, [pc, #160]	@ (8000fd4 <MX_ADC1_Init+0x16c>)
 8000f34:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f36:	2308      	movs	r3, #8
 8000f38:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000f3a:	2305      	movs	r3, #5
 8000f3c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f3e:	237f      	movs	r3, #127	@ 0x7f
 8000f40:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f42:	2304      	movs	r3, #4
 8000f44:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f60:	2300      	movs	r3, #0
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 8000f64:	2300      	movs	r3, #0
 8000f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	4619      	mov	r1, r3
 8000f72:	4815      	ldr	r0, [pc, #84]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000f74:	f004 ffbe 	bl	8005ef4 <HAL_ADCEx_InjectedConfigChannel>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000f7e:	f002 fec1 	bl	8003d04 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_13;
 8000f82:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <MX_ADC1_Init+0x170>)
 8000f84:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f86:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8000f8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	4619      	mov	r1, r3
 8000f90:	480d      	ldr	r0, [pc, #52]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000f92:	f004 ffaf 	bl	8005ef4 <HAL_ADCEx_InjectedConfigChannel>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000f9c:	f002 feb2 	bl	8003d04 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <MX_ADC1_Init+0x174>)
 8000fa2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000fa4:	f44f 7305 	mov.w	r3, #532	@ 0x214
 8000fa8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	4619      	mov	r1, r3
 8000fae:	4806      	ldr	r0, [pc, #24]	@ (8000fc8 <MX_ADC1_Init+0x160>)
 8000fb0:	f004 ffa0 	bl	8005ef4 <HAL_ADCEx_InjectedConfigChannel>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8000fba:	f002 fea3 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	3750      	adds	r7, #80	@ 0x50
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200000dc 	.word	0x200000dc
 8000fcc:	50040000 	.word	0x50040000
 8000fd0:	14f00020 	.word	0x14f00020
 8000fd4:	c7520000 	.word	0xc7520000
 8000fd8:	36902000 	.word	0x36902000
 8000fdc:	3ac04000 	.word	0x3ac04000

08000fe0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b09c      	sub	sp, #112	@ 0x70
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	2250      	movs	r2, #80	@ 0x50
 8000ffe:	2100      	movs	r1, #0
 8001000:	4618      	mov	r0, r3
 8001002:	f013 fcd7 	bl	80149b4 <memset>
  if(adcHandle->Instance==ADC1)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a1d      	ldr	r2, [pc, #116]	@ (8001080 <HAL_ADC_MspInit+0xa0>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d132      	bne.n	8001076 <HAL_ADC_MspInit+0x96>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001014:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001016:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800101a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4618      	mov	r0, r3
 8001022:	f009 f828 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800102c:	f002 fe6a 	bl	8003d04 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001030:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001034:	f7ff fefe 	bl	8000e34 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001038:	2001      	movs	r0, #1
 800103a:	f7ff fefb 	bl	8000e34 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800103e:	2004      	movs	r0, #4
 8001040:	f7ff fef8 	bl	8000e34 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PC5     ------> ADC1_IN14
    PC4     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 8001044:	2301      	movs	r3, #1
 8001046:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001048:	2303      	movs	r3, #3
 800104a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001054:	4619      	mov	r1, r3
 8001056:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105a:	f006 f835 	bl	80070c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PRIMBATMS_ADC_Pin|BATMS_ADC_Pin;
 800105e:	2330      	movs	r3, #48	@ 0x30
 8001060:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001062:	2303      	movs	r3, #3
 8001064:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800106e:	4619      	mov	r1, r3
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <HAL_ADC_MspInit+0xa4>)
 8001072:	f006 f829 	bl	80070c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001076:	bf00      	nop
 8001078:	3770      	adds	r7, #112	@ 0x70
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	50040000 	.word	0x50040000
 8001084:	48000800 	.word	0x48000800

08001088 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8001088:	b5b0      	push	{r4, r5, r7, lr}
 800108a:	b088      	sub	sp, #32
 800108c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <APPD_EnableCPU2+0x34>)
 8001090:	1d3c      	adds	r4, r7, #4
 8001092:	461d      	mov	r5, r3
 8001094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001098:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800109c:	c403      	stmia	r4!, {r0, r1}
 800109e:	8022      	strh	r2, [r4, #0]
 80010a0:	3402      	adds	r4, #2
 80010a2:	0c13      	lsrs	r3, r2, #16
 80010a4:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80010a6:	f00f f951 	bl	801034c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4618      	mov	r0, r3
 80010ae:	f00e fbde 	bl	800f86e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80010b2:	bf00      	nop
}
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bdb0      	pop	{r4, r5, r7, pc}
 80010ba:	bf00      	nop
 80010bc:	08014ff0 	.word	0x08014ff0

080010c0 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80010c8:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <LL_C2_PWR_SetPowerMode+0x28>)
 80010ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010ce:	f023 0207 	bic.w	r2, r3, #7
 80010d2:	4905      	ldr	r1, [pc, #20]	@ (80010e8 <LL_C2_PWR_SetPowerMode+0x28>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	58000400 	.word	0x58000400

080010ec <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <LL_EXTI_EnableIT_32_63+0x24>)
 80010f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80010fa:	4905      	ldr	r1, [pc, #20]	@ (8001110 <LL_EXTI_EnableIT_32_63+0x24>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4313      	orrs	r3, r2
 8001100:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	58000800 	.word	0x58000800

08001114 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 800111c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001120:	4a0a      	ldr	r2, [pc, #40]	@ (800114c <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001122:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8001126:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800112a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800112e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800113a:	4313      	orrs	r3, r2
 800113c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	cafecafe 	.word	0xcafecafe

08001150 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001162:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4313      	orrs	r3, r2
 800116a:	608b      	str	r3, [r1, #8]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 800117c:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <LL_DBGMCU_GetDeviceID+0x18>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e0042000 	.word	0xe0042000

08001194 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8001198:	4b04      	ldr	r3, [pc, #16]	@ (80011ac <LL_DBGMCU_GetRevisionID+0x18>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	0c1b      	lsrs	r3, r3, #16
 800119e:	b29b      	uxth	r3, r3
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	e0042000 	.word	0xe0042000

080011b0 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80011b4:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <LL_LPM_EnableSleep+0x1c>)
 80011b6:	691b      	ldr	r3, [r3, #16]
 80011b8:	4a04      	ldr	r2, [pc, #16]	@ (80011cc <LL_LPM_EnableSleep+0x1c>)
 80011ba:	f023 0304 	bic.w	r3, r3, #4
 80011be:	6113      	str	r3, [r2, #16]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	22ff      	movs	r2, #255	@ 0xff
 80011dc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	22ca      	movs	r2, #202	@ 0xca
 80011f6:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2253      	movs	r2, #83	@ 0x53
 80011fc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f023 0207 	bic.w	r2, r3, #7
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	609a      	str	r2, [r3, #8]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <ism330dhcx_read_reg>:
  *
  */
int32_t __weak ism330dhcx_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	607a      	str	r2, [r7, #4]
 800123a:	461a      	mov	r2, r3
 800123c:	460b      	mov	r3, r1
 800123e:	72fb      	strb	r3, [r7, #11]
 8001240:	4613      	mov	r3, r2
 8001242:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	685c      	ldr	r4, [r3, #4]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	68d8      	ldr	r0, [r3, #12]
 800124c:	893b      	ldrh	r3, [r7, #8]
 800124e:	7af9      	ldrb	r1, [r7, #11]
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	47a0      	blx	r4
 8001254:	6178      	str	r0, [r7, #20]

  return ret;
 8001256:	697b      	ldr	r3, [r7, #20]
}
 8001258:	4618      	mov	r0, r3
 800125a:	371c      	adds	r7, #28
 800125c:	46bd      	mov	sp, r7
 800125e:	bd90      	pop	{r4, r7, pc}

08001260 <ism330dhcx_write_reg>:
  *
  */
int32_t __weak ism330dhcx_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b087      	sub	sp, #28
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	607a      	str	r2, [r7, #4]
 800126a:	461a      	mov	r2, r3
 800126c:	460b      	mov	r3, r1
 800126e:	72fb      	strb	r3, [r7, #11]
 8001270:	4613      	mov	r3, r2
 8001272:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681c      	ldr	r4, [r3, #0]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	68d8      	ldr	r0, [r3, #12]
 800127c:	893b      	ldrh	r3, [r7, #8]
 800127e:	7af9      	ldrb	r1, [r7, #11]
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	47a0      	blx	r4
 8001284:	6178      	str	r0, [r7, #20]

  return ret;
 8001286:	697b      	ldr	r3, [r7, #20]
}
 8001288:	4618      	mov	r0, r3
 800128a:	371c      	adds	r7, #28
 800128c:	46bd      	mov	sp, r7
 800128e:	bd90      	pop	{r4, r7, pc}

08001290 <ism330dhcx_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t ism330dhcx_from_fs8g_to_mg(int16_t lsb)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 800129a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800129e:	ee07 3a90 	vmov	s15, r3
 80012a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80012bc <ism330dhcx_from_fs8g_to_mg+0x2c>
 80012aa:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80012ae:	eeb0 0a67 	vmov.f32	s0, s15
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	3e79db23 	.word	0x3e79db23

080012c0 <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 80012cc:	f107 0208 	add.w	r2, r7, #8
 80012d0:	2301      	movs	r3, #1
 80012d2:	2110      	movs	r1, #16
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff ffab 	bl	8001230 <ism330dhcx_read_reg>
 80012da:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10f      	bne.n	8001302 <ism330dhcx_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 80012e2:	78fb      	ldrb	r3, [r7, #3]
 80012e4:	f003 0303 	and.w	r3, r3, #3
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	7a3b      	ldrb	r3, [r7, #8]
 80012ec:	f362 0383 	bfi	r3, r2, #2, #2
 80012f0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 80012f2:	f107 0208 	add.w	r2, r7, #8
 80012f6:	2301      	movs	r3, #1
 80012f8:	2110      	movs	r1, #16
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff ffb0 	bl	8001260 <ism330dhcx_write_reg>
 8001300:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8001302:	68fb      	ldr	r3, [r7, #12]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	460b      	mov	r3, r1
 8001316:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	4619      	mov	r1, r3
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f000 fc24 	bl	8001b70 <ism330dhcx_fsm_enable_get>
 8001328:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	2b00      	cmp	r3, #0
 800132e:	f040 80c4 	bne.w	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001332:	7b3b      	ldrb	r3, [r7, #12]
 8001334:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001338:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800133a:	7b3b      	ldrb	r3, [r7, #12]
 800133c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001340:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001342:	4313      	orrs	r3, r2
 8001344:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8001346:	7b3b      	ldrb	r3, [r7, #12]
 8001348:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800134c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800134e:	4313      	orrs	r3, r2
 8001350:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8001352:	7b3b      	ldrb	r3, [r7, #12]
 8001354:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001358:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800135a:	4313      	orrs	r3, r2
 800135c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800135e:	7b3b      	ldrb	r3, [r7, #12]
 8001360:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001364:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8001366:	4313      	orrs	r3, r2
 8001368:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800136a:	7b3b      	ldrb	r3, [r7, #12]
 800136c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001370:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8001372:	4313      	orrs	r3, r2
 8001374:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8001376:	7b3b      	ldrb	r3, [r7, #12]
 8001378:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800137c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800137e:	4313      	orrs	r3, r2
 8001380:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8001382:	7b3b      	ldrb	r3, [r7, #12]
 8001384:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001388:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800138a:	4313      	orrs	r3, r2
 800138c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800138e:	7b7b      	ldrb	r3, [r7, #13]
 8001390:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001394:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8001396:	4313      	orrs	r3, r2
 8001398:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800139a:	7b7b      	ldrb	r3, [r7, #13]
 800139c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80013a0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80013a6:	7b7b      	ldrb	r3, [r7, #13]
 80013a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80013ac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80013ae:	4313      	orrs	r3, r2
 80013b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80013b2:	7b7b      	ldrb	r3, [r7, #13]
 80013b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80013b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80013ba:	4313      	orrs	r3, r2
 80013bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80013be:	7b7b      	ldrb	r3, [r7, #13]
 80013c0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80013c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80013ca:	7b7b      	ldrb	r3, [r7, #13]
 80013cc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80013d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80013d2:	4313      	orrs	r3, r2
 80013d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80013d6:	7b7b      	ldrb	r3, [r7, #13]
 80013d8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80013dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80013de:	4313      	orrs	r3, r2
 80013e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80013e2:	7b7b      	ldrb	r3, [r7, #13]
 80013e4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80013ea:	4313      	orrs	r3, r2
 80013ec:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d163      	bne.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 80013f2:	f107 030b 	add.w	r3, r7, #11
 80013f6:	4619      	mov	r1, r3
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f000 fbe5 	bl	8001bc8 <ism330dhcx_fsm_data_rate_get>
 80013fe:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d159      	bne.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8001406:	7afb      	ldrb	r3, [r7, #11]
 8001408:	2b03      	cmp	r3, #3
 800140a:	d853      	bhi.n	80014b4 <ism330dhcx_xl_data_rate_set+0x1a8>
 800140c:	a201      	add	r2, pc, #4	@ (adr r2, 8001414 <ism330dhcx_xl_data_rate_set+0x108>)
 800140e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001412:	bf00      	nop
 8001414:	08001425 	.word	0x08001425
 8001418:	08001437 	.word	0x08001437
 800141c:	08001455 	.word	0x08001455
 8001420:	0800147f 	.word	0x0800147f
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d102      	bne.n	8001430 <ism330dhcx_xl_data_rate_set+0x124>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800142a:	2301      	movs	r3, #1
 800142c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800142e:	e044      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	75fb      	strb	r3, [r7, #23]
            break;
 8001434:	e041      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8001436:	78fb      	ldrb	r3, [r7, #3]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d102      	bne.n	8001442 <ism330dhcx_xl_data_rate_set+0x136>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800143c:	2302      	movs	r3, #2
 800143e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8001440:	e03b      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8001442:	78fb      	ldrb	r3, [r7, #3]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d102      	bne.n	800144e <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8001448:	2302      	movs	r3, #2
 800144a:	75fb      	strb	r3, [r7, #23]
            break;
 800144c:	e035      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	75fb      	strb	r3, [r7, #23]
            break;
 8001452:	e032      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d102      	bne.n	8001460 <ism330dhcx_xl_data_rate_set+0x154>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800145a:	2303      	movs	r3, #3
 800145c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800145e:	e02c      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8001460:	78fb      	ldrb	r3, [r7, #3]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d102      	bne.n	800146c <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8001466:	2303      	movs	r3, #3
 8001468:	75fb      	strb	r3, [r7, #23]
            break;
 800146a:	e026      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800146c:	78fb      	ldrb	r3, [r7, #3]
 800146e:	2b02      	cmp	r3, #2
 8001470:	d102      	bne.n	8001478 <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8001472:	2303      	movs	r3, #3
 8001474:	75fb      	strb	r3, [r7, #23]
            break;
 8001476:	e020      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	75fb      	strb	r3, [r7, #23]
            break;
 800147c:	e01d      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <ism330dhcx_xl_data_rate_set+0x17e>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001484:	2304      	movs	r3, #4
 8001486:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8001488:	e017      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800148a:	78fb      	ldrb	r3, [r7, #3]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d102      	bne.n	8001496 <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001490:	2304      	movs	r3, #4
 8001492:	75fb      	strb	r3, [r7, #23]
            break;
 8001494:	e011      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d102      	bne.n	80014a2 <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800149c:	2304      	movs	r3, #4
 800149e:	75fb      	strb	r3, [r7, #23]
            break;
 80014a0:	e00b      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 80014a2:	78fb      	ldrb	r3, [r7, #3]
 80014a4:	2b03      	cmp	r3, #3
 80014a6:	d102      	bne.n	80014ae <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80014a8:	2304      	movs	r3, #4
 80014aa:	75fb      	strb	r3, [r7, #23]
            break;
 80014ac:	e005      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80014ae:	78fb      	ldrb	r3, [r7, #3]
 80014b0:	75fb      	strb	r3, [r7, #23]
            break;
 80014b2:	e002      	b.n	80014ba <ism330dhcx_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	75fb      	strb	r3, [r7, #23]
            break;
 80014b8:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d16c      	bne.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 80014c4:	f107 030a 	add.w	r3, r7, #10
 80014c8:	4619      	mov	r1, r3
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 fbc4 	bl	8001c58 <ism330dhcx_mlc_get>
 80014d0:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 80014d2:	7abb      	ldrb	r3, [r7, #10]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d162      	bne.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 80014d8:	f107 0309 	add.w	r3, r7, #9
 80014dc:	4619      	mov	r1, r3
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fbe4 	bl	8001cac <ism330dhcx_mlc_data_rate_get>
 80014e4:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d158      	bne.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
      {
        switch (mlc_odr)
 80014ec:	7a7b      	ldrb	r3, [r7, #9]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	d852      	bhi.n	8001598 <ism330dhcx_xl_data_rate_set+0x28c>
 80014f2:	a201      	add	r2, pc, #4	@ (adr r2, 80014f8 <ism330dhcx_xl_data_rate_set+0x1ec>)
 80014f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f8:	08001509 	.word	0x08001509
 80014fc:	0800151b 	.word	0x0800151b
 8001500:	08001539 	.word	0x08001539
 8001504:	08001563 	.word	0x08001563
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d102      	bne.n	8001514 <ism330dhcx_xl_data_rate_set+0x208>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800150e:	2301      	movs	r3, #1
 8001510:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8001512:	e044      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8001514:	78fb      	ldrb	r3, [r7, #3]
 8001516:	75fb      	strb	r3, [r7, #23]
            break;
 8001518:	e041      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800151a:	78fb      	ldrb	r3, [r7, #3]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d102      	bne.n	8001526 <ism330dhcx_xl_data_rate_set+0x21a>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8001520:	2302      	movs	r3, #2
 8001522:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8001524:	e03b      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8001526:	78fb      	ldrb	r3, [r7, #3]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d102      	bne.n	8001532 <ism330dhcx_xl_data_rate_set+0x226>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800152c:	2302      	movs	r3, #2
 800152e:	75fb      	strb	r3, [r7, #23]
            break;
 8001530:	e035      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	75fb      	strb	r3, [r7, #23]
            break;
 8001536:	e032      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d102      	bne.n	8001544 <ism330dhcx_xl_data_rate_set+0x238>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800153e:	2303      	movs	r3, #3
 8001540:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8001542:	e02c      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8001544:	78fb      	ldrb	r3, [r7, #3]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d102      	bne.n	8001550 <ism330dhcx_xl_data_rate_set+0x244>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800154a:	2303      	movs	r3, #3
 800154c:	75fb      	strb	r3, [r7, #23]
            break;
 800154e:	e026      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8001550:	78fb      	ldrb	r3, [r7, #3]
 8001552:	2b02      	cmp	r3, #2
 8001554:	d102      	bne.n	800155c <ism330dhcx_xl_data_rate_set+0x250>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8001556:	2303      	movs	r3, #3
 8001558:	75fb      	strb	r3, [r7, #23]
            break;
 800155a:	e020      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	75fb      	strb	r3, [r7, #23]
            break;
 8001560:	e01d      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <ism330dhcx_xl_data_rate_set+0x262>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001568:	2304      	movs	r3, #4
 800156a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800156c:	e017      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800156e:	78fb      	ldrb	r3, [r7, #3]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d102      	bne.n	800157a <ism330dhcx_xl_data_rate_set+0x26e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001574:	2304      	movs	r3, #4
 8001576:	75fb      	strb	r3, [r7, #23]
            break;
 8001578:	e011      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	2b02      	cmp	r3, #2
 800157e:	d102      	bne.n	8001586 <ism330dhcx_xl_data_rate_set+0x27a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001580:	2304      	movs	r3, #4
 8001582:	75fb      	strb	r3, [r7, #23]
            break;
 8001584:	e00b      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	2b03      	cmp	r3, #3
 800158a:	d102      	bne.n	8001592 <ism330dhcx_xl_data_rate_set+0x286>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800158c:	2304      	movs	r3, #4
 800158e:	75fb      	strb	r3, [r7, #23]
            break;
 8001590:	e005      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	75fb      	strb	r3, [r7, #23]
            break;
 8001596:	e002      	b.n	800159e <ism330dhcx_xl_data_rate_set+0x292>

          default:
            odr_xl = val;
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	75fb      	strb	r3, [r7, #23]
            break;
 800159c:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d107      	bne.n	80015b4 <ism330dhcx_xl_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 80015a4:	f107 0208 	add.w	r2, r7, #8
 80015a8:	2301      	movs	r3, #1
 80015aa:	2110      	movs	r1, #16
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fe3f 	bl	8001230 <ism330dhcx_read_reg>
 80015b2:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0)
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d10f      	bne.n	80015da <ism330dhcx_xl_data_rate_set+0x2ce>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 80015ba:	7dfb      	ldrb	r3, [r7, #23]
 80015bc:	f003 030f 	and.w	r3, r3, #15
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	7a3b      	ldrb	r3, [r7, #8]
 80015c4:	f362 1307 	bfi	r3, r2, #4, #4
 80015c8:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 80015ca:	f107 0208 	add.w	r2, r7, #8
 80015ce:	2301      	movs	r3, #1
 80015d0:	2110      	movs	r1, #16
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff fe44 	bl	8001260 <ism330dhcx_write_reg>
 80015d8:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80015da:	693b      	ldr	r3, [r7, #16]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <ism330dhcx_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(stmdev_ctx_t *ctx,
                                         uint8_t val)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 80015f0:	f107 0208 	add.w	r2, r7, #8
 80015f4:	2301      	movs	r3, #1
 80015f6:	2112      	movs	r1, #18
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff fe19 	bl	8001230 <ism330dhcx_read_reg>
 80015fe:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10f      	bne.n	8001626 <ism330dhcx_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8001606:	78fb      	ldrb	r3, [r7, #3]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	b2da      	uxtb	r2, r3
 800160e:	7a3b      	ldrb	r3, [r7, #8]
 8001610:	f362 1386 	bfi	r3, r2, #6, #1
 8001614:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8001616:	f107 0208 	add.w	r2, r7, #8
 800161a:	2301      	movs	r3, #1
 800161c:	2112      	movs	r1, #18
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff fe1e 	bl	8001260 <ism330dhcx_write_reg>
 8001624:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8001626:	68fb      	ldr	r3, [r7, #12]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <ism330dhcx_fifo_out_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_out_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_DATA_OUT_X_L, buff, 6);
 800163a:	2306      	movs	r3, #6
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	2179      	movs	r1, #121	@ 0x79
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fdf5 	bl	8001230 <ism330dhcx_read_reg>
 8001646:	60f8      	str	r0, [r7, #12]

  return ret;
 8001648:	68fb      	ldr	r3, [r7, #12]
}
 800164a:	4618      	mov	r0, r3
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b084      	sub	sp, #16
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	460b      	mov	r3, r1
 800165c:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 800165e:	f107 0208 	add.w	r2, r7, #8
 8001662:	2301      	movs	r3, #1
 8001664:	2101      	movs	r1, #1
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fde2 	bl	8001230 <ism330dhcx_read_reg>
 800166c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d10f      	bne.n	8001694 <ism330dhcx_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8001674:	78fb      	ldrb	r3, [r7, #3]
 8001676:	f003 0303 	and.w	r3, r3, #3
 800167a:	b2da      	uxtb	r2, r3
 800167c:	7a3b      	ldrb	r3, [r7, #8]
 800167e:	f362 1387 	bfi	r3, r2, #6, #2
 8001682:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8001684:	f107 0208 	add.w	r2, r7, #8
 8001688:	2301      	movs	r3, #1
 800168a:	2101      	movs	r1, #1
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff fde7 	bl	8001260 <ism330dhcx_write_reg>
 8001692:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8001694:	68fb      	ldr	r3, [r7, #12]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b084      	sub	sp, #16
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 80016a8:	2301      	movs	r3, #1
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	210f      	movs	r1, #15
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fdbe 	bl	8001230 <ism330dhcx_read_reg>
 80016b4:	60f8      	str	r0, [r7, #12]

  return ret;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 80016cc:	f107 0208 	add.w	r2, r7, #8
 80016d0:	2301      	movs	r3, #1
 80016d2:	2112      	movs	r1, #18
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff fdab 	bl	8001230 <ism330dhcx_read_reg>
 80016da:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d10f      	bne.n	8001702 <ism330dhcx_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	7a3b      	ldrb	r3, [r7, #8]
 80016ec:	f362 0300 	bfi	r3, r2, #0, #1
 80016f0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 80016f2:	f107 0208 	add.w	r2, r7, #8
 80016f6:	2301      	movs	r3, #1
 80016f8:	2112      	movs	r1, #18
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff fdb0 	bl	8001260 <ism330dhcx_write_reg>
 8001700:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8001702:	68fb      	ldr	r3, [r7, #12]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8001718:	f107 0208 	add.w	r2, r7, #8
 800171c:	2301      	movs	r3, #1
 800171e:	2112      	movs	r1, #18
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff fd85 	bl	8001230 <ism330dhcx_read_reg>
 8001726:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10f      	bne.n	800174e <ism330dhcx_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = (uint8_t)val;
 800172e:	78fb      	ldrb	r3, [r7, #3]
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	b2da      	uxtb	r2, r3
 8001736:	7a3b      	ldrb	r3, [r7, #8]
 8001738:	f362 0382 	bfi	r3, r2, #2, #1
 800173c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 800173e:	f107 0208 	add.w	r2, r7, #8
 8001742:	2301      	movs	r3, #1
 8001744:	2112      	movs	r1, #18
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fd8a 	bl	8001260 <ism330dhcx_write_reg>
 800174c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 800174e:	68fb      	ldr	r3, [r7, #12]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <ism330dhcx_fifo_watermark_set>:
  * @param  val    Change the values of wtm in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_watermark_set(stmdev_ctx_t *ctx, uint16_t val)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	460b      	mov	r3, r1
 8001762:	807b      	strh	r3, [r7, #2]
  ism330dhcx_fifo_ctrl1_t fifo_ctrl1;
  ism330dhcx_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 8001764:	f107 020c 	add.w	r2, r7, #12
 8001768:	2301      	movs	r3, #1
 800176a:	2108      	movs	r1, #8
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff fd5f 	bl	8001230 <ism330dhcx_read_reg>
 8001772:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_ctrl2, 1);

  if (ret == 0)
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d111      	bne.n	800179e <ism330dhcx_fifo_watermark_set+0x46>
  {
    fifo_ctrl2.wtm = (uint8_t)(val / 256U) & 0x01U;
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	b29b      	uxth	r3, r3
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	b2da      	uxtb	r2, r3
 8001786:	7b3b      	ldrb	r3, [r7, #12]
 8001788:	f362 0300 	bfi	r3, r2, #0, #1
 800178c:	733b      	strb	r3, [r7, #12]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 800178e:	f107 020c 	add.w	r2, r7, #12
 8001792:	2301      	movs	r3, #1
 8001794:	2108      	movs	r1, #8
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff fd62 	bl	8001260 <ism330dhcx_write_reg>
 800179c:	6178      	str	r0, [r7, #20]
                               (uint8_t *)&fifo_ctrl2, 1);
  }

  if (ret == 0)
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10a      	bne.n	80017ba <ism330dhcx_fifo_watermark_set+0x62>
  {
    fifo_ctrl1.wtm = (uint8_t)(val - (fifo_ctrl2.wtm * 256U));
 80017a4:	887b      	ldrh	r3, [r7, #2]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	743b      	strb	r3, [r7, #16]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL1,
 80017aa:	f107 0210 	add.w	r2, r7, #16
 80017ae:	2301      	movs	r3, #1
 80017b0:	2107      	movs	r1, #7
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff fd54 	bl	8001260 <ism330dhcx_write_reg>
 80017b8:	6178      	str	r0, [r7, #20]
                               (uint8_t *)&fifo_ctrl1, 1);
  }

  return ret;
 80017ba:	697b      	ldr	r3, [r7, #20]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <ism330dhcx_fifo_stop_on_wtm_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_stop_on_wtm_set(stmdev_ctx_t *ctx,
                                        uint8_t val)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 80017d0:	f107 0208 	add.w	r2, r7, #8
 80017d4:	2301      	movs	r3, #1
 80017d6:	2108      	movs	r1, #8
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff fd29 	bl	8001230 <ism330dhcx_read_reg>
 80017de:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl2, 1);

  if (ret == 0)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d10f      	bne.n	8001806 <ism330dhcx_fifo_stop_on_wtm_set+0x42>
  {
    fifo_ctrl2.stop_on_wtm = (uint8_t)val;
 80017e6:	78fb      	ldrb	r3, [r7, #3]
 80017e8:	f003 0301 	and.w	r3, r3, #1
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	7a3b      	ldrb	r3, [r7, #8]
 80017f0:	f362 13c7 	bfi	r3, r2, #7, #1
 80017f4:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 80017f6:	f107 0208 	add.w	r2, r7, #8
 80017fa:	2301      	movs	r3, #1
 80017fc:	2108      	movs	r1, #8
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff fd2e 	bl	8001260 <ism330dhcx_write_reg>
 8001804:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl2, 1);
  }

  return ret;
 8001806:	68fb      	ldr	r3, [r7, #12]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <ism330dhcx_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_bdr_xl_t val)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 800181c:	f107 0208 	add.w	r2, r7, #8
 8001820:	2301      	movs	r3, #1
 8001822:	2109      	movs	r1, #9
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff fd03 	bl	8001230 <ism330dhcx_read_reg>
 800182a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d10f      	bne.n	8001852 <ism330dhcx_fifo_xl_batch_set+0x42>
  {
    fifo_ctrl3.bdr_xl = (uint8_t)val;
 8001832:	78fb      	ldrb	r3, [r7, #3]
 8001834:	f003 030f 	and.w	r3, r3, #15
 8001838:	b2da      	uxtb	r2, r3
 800183a:	7a3b      	ldrb	r3, [r7, #8]
 800183c:	f362 0303 	bfi	r3, r2, #0, #4
 8001840:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8001842:	f107 0208 	add.w	r2, r7, #8
 8001846:	2301      	movs	r3, #1
 8001848:	2109      	movs	r1, #9
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7ff fd08 	bl	8001260 <ism330dhcx_write_reg>
 8001850:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <ism330dhcx_fifo_gy_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_bdr_gy_t val)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8001868:	f107 0208 	add.w	r2, r7, #8
 800186c:	2301      	movs	r3, #1
 800186e:	2109      	movs	r1, #9
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f7ff fcdd 	bl	8001230 <ism330dhcx_read_reg>
 8001876:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10f      	bne.n	800189e <ism330dhcx_fifo_gy_batch_set+0x42>
  {
    fifo_ctrl3.bdr_gy = (uint8_t)val;
 800187e:	78fb      	ldrb	r3, [r7, #3]
 8001880:	f003 030f 	and.w	r3, r3, #15
 8001884:	b2da      	uxtb	r2, r3
 8001886:	7a3b      	ldrb	r3, [r7, #8]
 8001888:	f362 1307 	bfi	r3, r2, #4, #4
 800188c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 800188e:	f107 0208 	add.w	r2, r7, #8
 8001892:	2301      	movs	r3, #1
 8001894:	2109      	movs	r1, #9
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff fce2 	bl	8001260 <ism330dhcx_write_reg>
 800189c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	460b      	mov	r3, r1
 80018b2:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80018b4:	f107 0208 	add.w	r2, r7, #8
 80018b8:	2301      	movs	r3, #1
 80018ba:	210a      	movs	r1, #10
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff fcb7 	bl	8001230 <ism330dhcx_read_reg>
 80018c2:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10f      	bne.n	80018ea <ism330dhcx_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 80018ca:	78fb      	ldrb	r3, [r7, #3]
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	7a3b      	ldrb	r3, [r7, #8]
 80018d4:	f362 0302 	bfi	r3, r2, #0, #3
 80018d8:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80018da:	f107 0208 	add.w	r2, r7, #8
 80018de:	2301      	movs	r3, #1
 80018e0:	210a      	movs	r1, #10
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7ff fcbc 	bl	8001260 <ism330dhcx_write_reg>
 80018e8:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 80018ea:	68fb      	ldr	r3, [r7, #12]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <ism330dhcx_fifo_temp_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_temp_batch_set(stmdev_ctx_t *ctx,
                                       ism330dhcx_odr_t_batch_t val)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8001900:	f107 0208 	add.w	r2, r7, #8
 8001904:	2301      	movs	r3, #1
 8001906:	210a      	movs	r1, #10
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff fc91 	bl	8001230 <ism330dhcx_read_reg>
 800190e:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d10f      	bne.n	8001936 <ism330dhcx_fifo_temp_batch_set+0x42>
  {
    fifo_ctrl4.odr_t_batch = (uint8_t)val;
 8001916:	78fb      	ldrb	r3, [r7, #3]
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	b2da      	uxtb	r2, r3
 800191e:	7a3b      	ldrb	r3, [r7, #8]
 8001920:	f362 1305 	bfi	r3, r2, #4, #2
 8001924:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8001926:	f107 0208 	add.w	r2, r7, #8
 800192a:	2301      	movs	r3, #1
 800192c:	210a      	movs	r1, #10
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff fc96 	bl	8001260 <ism330dhcx_write_reg>
 8001934:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8001936:	68fb      	ldr	r3, [r7, #12]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <ism330dhcx_fifo_timestamp_decimation_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_timestamp_decimation_set(stmdev_ctx_t *ctx,
                                                 ism330dhcx_odr_ts_batch_t val)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	460b      	mov	r3, r1
 800194a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 800194c:	f107 0208 	add.w	r2, r7, #8
 8001950:	2301      	movs	r3, #1
 8001952:	210a      	movs	r1, #10
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7ff fc6b 	bl	8001230 <ism330dhcx_read_reg>
 800195a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10f      	bne.n	8001982 <ism330dhcx_fifo_timestamp_decimation_set+0x42>
  {
    fifo_ctrl4.odr_ts_batch = (uint8_t)val;
 8001962:	78fb      	ldrb	r3, [r7, #3]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	b2da      	uxtb	r2, r3
 800196a:	7a3b      	ldrb	r3, [r7, #8]
 800196c:	f362 1387 	bfi	r3, r2, #6, #2
 8001970:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8001972:	f107 0208 	add.w	r2, r7, #8
 8001976:	2301      	movs	r3, #1
 8001978:	210a      	movs	r1, #10
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff fc70 	bl	8001260 <ism330dhcx_write_reg>
 8001980:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8001982:	68fb      	ldr	r3, [r7, #12]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <ism330dhcx_fifo_data_level_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_data_level_get(stmdev_ctx_t *ctx,
                                       uint16_t *val)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_status1_t fifo_status1;
  ism330dhcx_fifo_status2_t fifo_status2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS1,
 8001996:	f107 0210 	add.w	r2, r7, #16
 800199a:	2301      	movs	r3, #1
 800199c:	213a      	movs	r1, #58	@ 0x3a
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f7ff fc46 	bl	8001230 <ism330dhcx_read_reg>
 80019a4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_status1, 1);

  if (ret == 0)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d117      	bne.n	80019dc <ism330dhcx_fifo_data_level_get+0x50>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS2,
 80019ac:	f107 020c 	add.w	r2, r7, #12
 80019b0:	2301      	movs	r3, #1
 80019b2:	213b      	movs	r1, #59	@ 0x3b
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fc3b 	bl	8001230 <ism330dhcx_read_reg>
 80019ba:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&fifo_status2, 1);
    *val = fifo_status2.diff_fifo;
 80019bc:	7b3b      	ldrb	r3, [r7, #12]
 80019be:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	461a      	mov	r2, r3
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256U) +  fifo_status1.diff_fifo;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	7c3a      	ldrb	r2, [r7, #16]
 80019d4:	4413      	add	r3, r2
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 80019dc:	697b      	ldr	r3, [r7, #20]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <ism330dhcx_fifo_ovr_flag_get>:
  *                reg FIFO_STATUS2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_ovr_flag_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b084      	sub	sp, #16
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_status2_t fifo_status2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS2,
 80019f0:	f107 0208 	add.w	r2, r7, #8
 80019f4:	2301      	movs	r3, #1
 80019f6:	213b      	movs	r1, #59	@ 0x3b
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f7ff fc19 	bl	8001230 <ism330dhcx_read_reg>
 80019fe:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_status2, 1);
  *val = fifo_status2. fifo_ovr_ia;
 8001a00:	7a3b      	ldrb	r3, [r7, #8]
 8001a02:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	461a      	mov	r2, r3
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	701a      	strb	r2, [r3, #0]

  return ret;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <ism330dhcx_fifo_sensor_tag_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_sensor_tag_get(stmdev_ctx_t *ctx,
                                       ism330dhcx_fifo_tag_t *val)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_data_out_tag_t fifo_data_out_tag;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_DATA_OUT_TAG,
 8001a22:	f107 0208 	add.w	r2, r7, #8
 8001a26:	2301      	movs	r3, #1
 8001a28:	2178      	movs	r1, #120	@ 0x78
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff fc00 	bl	8001230 <ism330dhcx_read_reg>
 8001a30:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_data_out_tag, 1);

  switch (fifo_data_out_tag.tag_sensor)
 8001a32:	7a3b      	ldrb	r3, [r7, #8]
 8001a34:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	2b18      	cmp	r3, #24
 8001a3e:	f200 808d 	bhi.w	8001b5c <ism330dhcx_fifo_sensor_tag_get+0x144>
 8001a42:	a201      	add	r2, pc, #4	@ (adr r2, 8001a48 <ism330dhcx_fifo_sensor_tag_get+0x30>)
 8001a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a48:	08001aad 	.word	0x08001aad
 8001a4c:	08001ab5 	.word	0x08001ab5
 8001a50:	08001abd 	.word	0x08001abd
 8001a54:	08001ac5 	.word	0x08001ac5
 8001a58:	08001acd 	.word	0x08001acd
 8001a5c:	08001ad5 	.word	0x08001ad5
 8001a60:	08001add 	.word	0x08001add
 8001a64:	08001ae5 	.word	0x08001ae5
 8001a68:	08001aed 	.word	0x08001aed
 8001a6c:	08001af5 	.word	0x08001af5
 8001a70:	08001afd 	.word	0x08001afd
 8001a74:	08001b05 	.word	0x08001b05
 8001a78:	08001b0d 	.word	0x08001b0d
 8001a7c:	08001b15 	.word	0x08001b15
 8001a80:	08001b1d 	.word	0x08001b1d
 8001a84:	08001b25 	.word	0x08001b25
 8001a88:	08001b2d 	.word	0x08001b2d
 8001a8c:	08001b35 	.word	0x08001b35
 8001a90:	08001b3d 	.word	0x08001b3d
 8001a94:	08001b45 	.word	0x08001b45
 8001a98:	08001b4d 	.word	0x08001b4d
 8001a9c:	08001b5d 	.word	0x08001b5d
 8001aa0:	08001b5d 	.word	0x08001b5d
 8001aa4:	08001b5d 	.word	0x08001b5d
 8001aa8:	08001b55 	.word	0x08001b55
  {
    case ISM330DHCX_GYRO_NC_TAG:
      *val = ISM330DHCX_GYRO_NC_TAG;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
      break;
 8001ab2:	e057      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_NC_TAG:
      *val = ISM330DHCX_XL_NC_TAG;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	701a      	strb	r2, [r3, #0]
      break;
 8001aba:	e053      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_TEMPERATURE_TAG:
      *val = ISM330DHCX_TEMPERATURE_TAG;
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	2203      	movs	r2, #3
 8001ac0:	701a      	strb	r2, [r3, #0]
      break;
 8001ac2:	e04f      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_TIMESTAMP_TAG:
      *val = ISM330DHCX_TIMESTAMP_TAG;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	2204      	movs	r2, #4
 8001ac8:	701a      	strb	r2, [r3, #0]
      break;
 8001aca:	e04b      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_CFG_CHANGE_TAG:
      *val = ISM330DHCX_CFG_CHANGE_TAG;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	2205      	movs	r2, #5
 8001ad0:	701a      	strb	r2, [r3, #0]
      break;
 8001ad2:	e047      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_NC_T_2_TAG:
      *val = ISM330DHCX_XL_NC_T_2_TAG;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	2206      	movs	r2, #6
 8001ad8:	701a      	strb	r2, [r3, #0]
      break;
 8001ada:	e043      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_NC_T_1_TAG:
      *val = ISM330DHCX_XL_NC_T_1_TAG;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2207      	movs	r2, #7
 8001ae0:	701a      	strb	r2, [r3, #0]
      break;
 8001ae2:	e03f      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_2XC_TAG:
      *val = ISM330DHCX_XL_2XC_TAG;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	701a      	strb	r2, [r3, #0]
      break;
 8001aea:	e03b      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_3XC_TAG:
      *val = ISM330DHCX_XL_3XC_TAG;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	2209      	movs	r2, #9
 8001af0:	701a      	strb	r2, [r3, #0]
      break;
 8001af2:	e037      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_NC_T_2_TAG:
      *val = ISM330DHCX_GYRO_NC_T_2_TAG;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	220a      	movs	r2, #10
 8001af8:	701a      	strb	r2, [r3, #0]
      break;
 8001afa:	e033      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_NC_T_1_TAG:
      *val = ISM330DHCX_GYRO_NC_T_1_TAG;
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	220b      	movs	r2, #11
 8001b00:	701a      	strb	r2, [r3, #0]
      break;
 8001b02:	e02f      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_2XC_TAG:
      *val = ISM330DHCX_GYRO_2XC_TAG;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	220c      	movs	r2, #12
 8001b08:	701a      	strb	r2, [r3, #0]
      break;
 8001b0a:	e02b      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_3XC_TAG:
      *val = ISM330DHCX_GYRO_3XC_TAG;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	220d      	movs	r2, #13
 8001b10:	701a      	strb	r2, [r3, #0]
      break;
 8001b12:	e027      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE0_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE0_TAG;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	220e      	movs	r2, #14
 8001b18:	701a      	strb	r2, [r3, #0]
      break;
 8001b1a:	e023      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE1_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE1_TAG;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	220f      	movs	r2, #15
 8001b20:	701a      	strb	r2, [r3, #0]
      break;
 8001b22:	e01f      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE2_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE2_TAG;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	2210      	movs	r2, #16
 8001b28:	701a      	strb	r2, [r3, #0]
      break;
 8001b2a:	e01b      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE3_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE3_TAG;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	2211      	movs	r2, #17
 8001b30:	701a      	strb	r2, [r3, #0]
      break;
 8001b32:	e017      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_STEP_CPUNTER_TAG:
      *val = ISM330DHCX_STEP_CPUNTER_TAG;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	2212      	movs	r2, #18
 8001b38:	701a      	strb	r2, [r3, #0]
      break;
 8001b3a:	e013      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GAME_ROTATION_TAG:
      *val = ISM330DHCX_GAME_ROTATION_TAG;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	2213      	movs	r2, #19
 8001b40:	701a      	strb	r2, [r3, #0]
      break;
 8001b42:	e00f      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GEOMAG_ROTATION_TAG:
      *val = ISM330DHCX_GEOMAG_ROTATION_TAG;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	2214      	movs	r2, #20
 8001b48:	701a      	strb	r2, [r3, #0]
      break;
 8001b4a:	e00b      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_ROTATION_TAG:
      *val = ISM330DHCX_ROTATION_TAG;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	2215      	movs	r2, #21
 8001b50:	701a      	strb	r2, [r3, #0]
      break;
 8001b52:	e007      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_NACK_TAG:
      *val = ISM330DHCX_SENSORHUB_NACK_TAG;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	2219      	movs	r2, #25
 8001b58:	701a      	strb	r2, [r3, #0]
      break;
 8001b5a:	e003      	b.n	8001b64 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    default:
      *val = ISM330DHCX_SENSORHUB_NACK_TAG;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	2219      	movs	r2, #25
 8001b60:	701a      	strb	r2, [r3, #0]
      break;
 8001b62:	bf00      	nop
  }

  return ret;
 8001b64:	68fb      	ldr	r3, [r7, #12]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop

08001b70 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001b7a:	2102      	movs	r1, #2
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff fd68 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001b82:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <ism330dhcx_fsm_enable_get+0x28>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 8001b8a:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	2146      	movs	r1, #70	@ 0x46
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff fb4d 	bl	8001230 <ism330dhcx_read_reg>
 8001b96:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d107      	bne.n	8001bae <ism330dhcx_fsm_enable_get+0x3e>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	2147      	movs	r1, #71	@ 0x47
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7ff fb42 	bl	8001230 <ism330dhcx_read_reg>
 8001bac:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d104      	bne.n	8001bbe <ism330dhcx_fsm_enable_get+0x4e>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff fd4b 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001bbc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001bd2:	2102      	movs	r1, #2
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7ff fd3c 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001bda:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d107      	bne.n	8001bf2 <ism330dhcx_fsm_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 8001be2:	f107 0208 	add.w	r2, r7, #8
 8001be6:	2301      	movs	r3, #1
 8001be8:	215f      	movs	r1, #95	@ 0x5f
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff fb20 	bl	8001230 <ism330dhcx_read_reg>
 8001bf0:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d104      	bne.n	8001c02 <ism330dhcx_fsm_data_rate_get+0x3a>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff fd29 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001c00:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8001c02:	7a3b      	ldrb	r3, [r7, #8]
 8001c04:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d81a      	bhi.n	8001c44 <ism330dhcx_fsm_data_rate_get+0x7c>
 8001c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c14 <ism330dhcx_fsm_data_rate_get+0x4c>)
 8001c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c14:	08001c25 	.word	0x08001c25
 8001c18:	08001c2d 	.word	0x08001c2d
 8001c1c:	08001c35 	.word	0x08001c35
 8001c20:	08001c3d 	.word	0x08001c3d
  {
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
      break;
 8001c2a:	e00f      	b.n	8001c4c <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	701a      	strb	r2, [r3, #0]
      break;
 8001c32:	e00b      	b.n	8001c4c <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	2202      	movs	r2, #2
 8001c38:	701a      	strb	r2, [r3, #0]
      break;
 8001c3a:	e007      	b.n	8001c4c <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	701a      	strb	r2, [r3, #0]
      break;
 8001c42:	e003      	b.n	8001c4c <ism330dhcx_fsm_data_rate_get+0x84>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
      break;
 8001c4a:	bf00      	nop
  }

  return ret;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop

08001c58 <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001c62:	2102      	movs	r1, #2
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff fcf4 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001c6a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d107      	bne.n	8001c82 <ism330dhcx_mlc_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 8001c72:	f107 0208 	add.w	r2, r7, #8
 8001c76:	2301      	movs	r3, #1
 8001c78:	2105      	movs	r1, #5
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff fad8 	bl	8001230 <ism330dhcx_read_reg>
 8001c80:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d10b      	bne.n	8001ca0 <ism330dhcx_mlc_get+0x48>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff fce1 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001c90:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 8001c92:	7a3b      	ldrb	r3, [r7, #8]
 8001c94:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001cb6:	2102      	movs	r1, #2
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff fcca 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001cbe:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d107      	bne.n	8001cd6 <ism330dhcx_mlc_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 8001cc6:	f107 0208 	add.w	r2, r7, #8
 8001cca:	2301      	movs	r3, #1
 8001ccc:	2160      	movs	r1, #96	@ 0x60
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7ff faae 	bl	8001230 <ism330dhcx_read_reg>
 8001cd4:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d12a      	bne.n	8001d32 <ism330dhcx_mlc_data_rate_get+0x86>
  {
    switch (reg.mlc_odr)
 8001cdc:	7a3b      	ldrb	r3, [r7, #8]
 8001cde:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	d81b      	bhi.n	8001d20 <ism330dhcx_mlc_data_rate_get+0x74>
 8001ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8001cf0 <ism330dhcx_mlc_data_rate_get+0x44>)
 8001cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cee:	bf00      	nop
 8001cf0:	08001d01 	.word	0x08001d01
 8001cf4:	08001d09 	.word	0x08001d09
 8001cf8:	08001d11 	.word	0x08001d11
 8001cfc:	08001d19 	.word	0x08001d19
    {
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	2200      	movs	r2, #0
 8001d04:	701a      	strb	r2, [r3, #0]
        break;
 8001d06:	e00f      	b.n	8001d28 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	701a      	strb	r2, [r3, #0]
        break;
 8001d0e:	e00b      	b.n	8001d28 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	2202      	movs	r2, #2
 8001d14:	701a      	strb	r2, [r3, #0]
        break;
 8001d16:	e007      	b.n	8001d28 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	2203      	movs	r2, #3
 8001d1c:	701a      	strb	r2, [r3, #0]
        break;
 8001d1e:	e003      	b.n	8001d28 <ism330dhcx_mlc_data_rate_get+0x7c>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
        break;
 8001d26:	bf00      	nop
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff fc91 	bl	8001652 <ism330dhcx_mem_bank_set>
 8001d30:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001d40:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <MX_APPE_Config+0x18>)
 8001d42:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d46:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001d48:	f000 f824 	bl	8001d94 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001d4c:	f000 f829 	bl	8001da2 <Config_HSE>

  return;
 8001d50:	bf00      	nop
}
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	58004000 	.word	0x58004000

08001d58 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001d5c:	f000 f835 	bl	8001dca <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001d60:	f000 f84e 	bl	8001e00 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001d64:	4903      	ldr	r1, [pc, #12]	@ (8001d74 <MX_APPE_Init+0x1c>)
 8001d66:	2000      	movs	r0, #0
 8001d68:	f001 faf6 	bl	8003358 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
APP_DBG_MSG("SERIAL\r\n");

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001d6c:	f000 f856 	bl	8001e1c <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001d70:	bf00      	nop
}
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	20000738 	.word	0x20000738

08001d78 <Init_Smps>:

void Init_Smps(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001d7c:	bf00      	nop
}
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <Init_Exti>:

void Init_Exti(void)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001d8a:	2050      	movs	r0, #80	@ 0x50
 8001d8c:	f7ff f9ae 	bl	80010ec <LL_EXTI_EnableIT_32_63>

  return;
 8001d90:	bf00      	nop
}
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001d98:	bf00      	nop
}
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001da8:	2000      	movs	r0, #0
 8001daa:	f00e fb63 	bl	8010474 <OTP_Read>
 8001dae:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d005      	beq.n	8001dc2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	799b      	ldrb	r3, [r3, #6]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff f9aa 	bl	8001114 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
}
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <System_Init>:

static void System_Init(void)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	af00      	add	r7, sp, #0
  Init_Smps();
 8001dce:	f7ff ffd3 	bl	8001d78 <Init_Smps>

  Init_Exti();
 8001dd2:	f7ff ffd8 	bl	8001d86 <Init_Exti>

  Init_Rtc();
 8001dd6:	f000 f803 	bl	8001de0 <Init_Rtc>

  return;
 8001dda:	bf00      	nop
}
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001de4:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <Init_Rtc+0x1c>)
 8001de6:	f7ff fa00 	bl	80011ea <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001dea:	2100      	movs	r1, #0
 8001dec:	4803      	ldr	r0, [pc, #12]	@ (8001dfc <Init_Rtc+0x1c>)
 8001dee:	f7ff fa0c 	bl	800120a <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001df2:	4802      	ldr	r0, [pc, #8]	@ (8001dfc <Init_Rtc+0x1c>)
 8001df4:	f7ff f9ec 	bl	80011d0 <LL_RTC_EnableWriteProtection>

  return;
 8001df8:	bf00      	nop
}
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40002800 	.word	0x40002800

08001e00 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001e04:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001e08:	f7ff f9a2 	bl	8001150 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001e0c:	f010 fc64 	bl	80126d8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001e10:	2004      	movs	r0, #4
 8001e12:	f7ff f955 	bl	80010c0 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001e16:	bf00      	nop
}
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001e22:	f00e f8d9 	bl	800ffd8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001e26:	4a11      	ldr	r2, [pc, #68]	@ (8001e6c <appe_Tl_Init+0x50>)
 8001e28:	2100      	movs	r1, #0
 8001e2a:	2004      	movs	r0, #4
 8001e2c:	f010 fe18 	bl	8012a60 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001e30:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <appe_Tl_Init+0x54>)
 8001e32:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <appe_Tl_Init+0x58>)
 8001e36:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001e38:	463b      	mov	r3, r7
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	480e      	ldr	r0, [pc, #56]	@ (8001e78 <appe_Tl_Init+0x5c>)
 8001e3e:	f00d ff8d 	bl	800fd5c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <appe_Tl_Init+0x60>)
 8001e44:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <appe_Tl_Init+0x64>)
 8001e48:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <appe_Tl_Init+0x68>)
 8001e4c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001e4e:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001e52:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001e54:	f107 0308 	add.w	r3, r7, #8
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f00e fa03 	bl	8010264 <TL_MM_Init>

  TL_Enable();
 8001e5e:	f00e f8b5 	bl	800ffcc <TL_Enable>

  return;
 8001e62:	bf00      	nop
}
 8001e64:	3720      	adds	r7, #32
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	0800fd95 	.word	0x0800fd95
 8001e70:	20030734 	.word	0x20030734
 8001e74:	08001e89 	.word	0x08001e89
 8001e78:	08001ea1 	.word	0x08001ea1
 8001e7c:	2003094c 	.word	0x2003094c
 8001e80:	20030840 	.word	0x20030840
 8001e84:	200301f8 	.word	0x200301f8

08001e88 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001e92:	bf00      	nop
}
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
	...

08001ea0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	330b      	adds	r3, #11
 8001eae:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8001eba:	2b07      	cmp	r3, #7
 8001ebc:	d81f      	bhi.n	8001efe <APPE_SysUserEvtRx+0x5e>
 8001ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8001ec4 <APPE_SysUserEvtRx+0x24>)
 8001ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec4:	08001ee5 	.word	0x08001ee5
 8001ec8:	08001ef7 	.word	0x08001ef7
 8001ecc:	08001eff 	.word	0x08001eff
 8001ed0:	08001eff 	.word	0x08001eff
 8001ed4:	08001eff 	.word	0x08001eff
 8001ed8:	08001eff 	.word	0x08001eff
 8001edc:	08001eff 	.word	0x08001eff
 8001ee0:	08001eff 	.word	0x08001eff
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f00d fced 	bl	800f8c8 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f81b 	bl	8001f2a <APPE_SysEvtReadyProcessing>
    break;
 8001ef4:	e004      	b.n	8001f00 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f806 	bl	8001f08 <APPE_SysEvtError>
    break;
 8001efc:	e000      	b.n	8001f00 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8001efe:	bf00      	nop
  }

  return;
 8001f00:	bf00      	nop
}
 8001f02:	3720      	adds	r7, #32
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	330b      	adds	r3, #11
 8001f16:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3302      	adds	r3, #2
 8001f1c:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001f1e:	bf00      	nop
}
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b08a      	sub	sp, #40	@ 0x28
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001f32:	f107 0308 	add.w	r3, r7, #8
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	330b      	adds	r3, #11
 8001f4e:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	3302      	adds	r3, #2
 8001f54:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d11d      	bne.n	8001f9a <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001f5e:	f7ff f893 	bl	8001088 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001f62:	230f      	movs	r3, #15
 8001f64:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001f66:	237f      	movs	r3, #127	@ 0x7f
 8001f68:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001f6a:	f7ff f913 	bl	8001194 <LL_DBGMCU_GetRevisionID>
 8001f6e:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8001f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8001f76:	f7ff f8ff 	bl	8001178 <LL_DBGMCU_GetDeviceID>
 8001f7a:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001f82:	f107 0308 	add.w	r3, r7, #8
 8001f86:	4618      	mov	r0, r3
 8001f88:	f00d fc88 	bl	800f89c <SHCI_C2_Config>

    APP_BLE_Init();
 8001f8c:	f00e fca8 	bl	80108e0 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001f90:	2100      	movs	r1, #0
 8001f92:	2001      	movs	r0, #1
 8001f94:	f010 fbb2 	bl	80126fc <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001f98:	e007      	b.n	8001faa <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d103      	bne.n	8001faa <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
  return;
 8001fa8:	bf00      	nop
 8001faa:	bf00      	nop
}
 8001fac:	3728      	adds	r7, #40	@ 0x28
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <ISM330_CS_LOW>:

#define ISM330_CS_GPIO_Port    SPI_ISM330DHCX_CS_GPIO_Port
#define ISM330_CS_Pin          SPI_ISM330DHCX_CS_Pin

static inline void ISM330_CS_LOW(void)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ISM330_CS_GPIO_Port, ISM330_CS_Pin, GPIO_PIN_RESET);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2110      	movs	r1, #16
 8001fba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fbe:	f005 f9f3 	bl	80073a8 <HAL_GPIO_WritePin>
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <ISM330_CS_HIGH>:

static inline void ISM330_CS_HIGH(void)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ISM330_CS_GPIO_Port, ISM330_CS_Pin, GPIO_PIN_SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2110      	movs	r1, #16
 8001fce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd2:	f005 f9e9 	bl	80073a8 <HAL_GPIO_WritePin>
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <ism_platform_write>:
/* NOTE SPI:
   - bit7=1 -> read
   - bit6=1 -> auto-increment (multi-byte)
*/
static int32_t ism_platform_write(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	60f8      	str	r0, [r7, #12]
 8001fe2:	607a      	str	r2, [r7, #4]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	72fb      	strb	r3, [r7, #11]
 8001fea:	4613      	mov	r3, r2
 8001fec:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)handle;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	617b      	str	r3, [r7, #20]

  uint8_t addr = (uint8_t)(reg & 0x7Fu);
 8001ff2:	7afb      	ldrb	r3, [r7, #11]
 8001ff4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	74fb      	strb	r3, [r7, #19]
  if (len > 1u)
 8001ffc:	893b      	ldrh	r3, [r7, #8]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d904      	bls.n	800200c <ism_platform_write+0x32>
  {
    addr |= 0x40u;
 8002002:	7cfb      	ldrb	r3, [r7, #19]
 8002004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002008:	b2db      	uxtb	r3, r3
 800200a:	74fb      	strb	r3, [r7, #19]
  }

  ISM330_CS_LOW();
 800200c:	f7ff ffd1 	bl	8001fb2 <ISM330_CS_LOW>
  if (HAL_SPI_Transmit(hspi, &addr, 1, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 8002010:	f107 0113 	add.w	r1, r7, #19
 8002014:	2364      	movs	r3, #100	@ 0x64
 8002016:	2201      	movs	r2, #1
 8002018:	6978      	ldr	r0, [r7, #20]
 800201a:	f008 fd2e 	bl	800aa7a <HAL_SPI_Transmit>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d004      	beq.n	800202e <ism_platform_write+0x54>
  {
    ISM330_CS_HIGH();
 8002024:	f7ff ffcf 	bl	8001fc6 <ISM330_CS_HIGH>
    return -1;
 8002028:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800202c:	e010      	b.n	8002050 <ism_platform_write+0x76>
  }

  if (HAL_SPI_Transmit(hspi, (uint8_t*)bufp, len, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 800202e:	893a      	ldrh	r2, [r7, #8]
 8002030:	2364      	movs	r3, #100	@ 0x64
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	6978      	ldr	r0, [r7, #20]
 8002036:	f008 fd20 	bl	800aa7a <HAL_SPI_Transmit>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d004      	beq.n	800204a <ism_platform_write+0x70>
  {
    ISM330_CS_HIGH();
 8002040:	f7ff ffc1 	bl	8001fc6 <ISM330_CS_HIGH>
    return -1;
 8002044:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002048:	e002      	b.n	8002050 <ism_platform_write+0x76>
  }

  ISM330_CS_HIGH();
 800204a:	f7ff ffbc 	bl	8001fc6 <ISM330_CS_HIGH>
  return 0;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <ism_platform_read>:

static int32_t ism_platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	607a      	str	r2, [r7, #4]
 8002062:	461a      	mov	r2, r3
 8002064:	460b      	mov	r3, r1
 8002066:	72fb      	strb	r3, [r7, #11]
 8002068:	4613      	mov	r3, r2
 800206a:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)handle;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	617b      	str	r3, [r7, #20]

  uint8_t addr = (uint8_t)(reg | 0x80u);
 8002070:	7afb      	ldrb	r3, [r7, #11]
 8002072:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002076:	b2db      	uxtb	r3, r3
 8002078:	74fb      	strb	r3, [r7, #19]
  if (len > 1u)
 800207a:	893b      	ldrh	r3, [r7, #8]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d904      	bls.n	800208a <ism_platform_read+0x32>
  {
    addr |= 0x40u;
 8002080:	7cfb      	ldrb	r3, [r7, #19]
 8002082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002086:	b2db      	uxtb	r3, r3
 8002088:	74fb      	strb	r3, [r7, #19]
  }

  ISM330_CS_LOW();
 800208a:	f7ff ff92 	bl	8001fb2 <ISM330_CS_LOW>
  if (HAL_SPI_Transmit(hspi, &addr, 1, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 800208e:	f107 0113 	add.w	r1, r7, #19
 8002092:	2364      	movs	r3, #100	@ 0x64
 8002094:	2201      	movs	r2, #1
 8002096:	6978      	ldr	r0, [r7, #20]
 8002098:	f008 fcef 	bl	800aa7a <HAL_SPI_Transmit>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d004      	beq.n	80020ac <ism_platform_read+0x54>
  {
    ISM330_CS_HIGH();
 80020a2:	f7ff ff90 	bl	8001fc6 <ISM330_CS_HIGH>
    return -1;
 80020a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020aa:	e010      	b.n	80020ce <ism_platform_read+0x76>
  }

  if (HAL_SPI_Receive(hspi, bufp, len, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 80020ac:	893a      	ldrh	r2, [r7, #8]
 80020ae:	2364      	movs	r3, #100	@ 0x64
 80020b0:	6879      	ldr	r1, [r7, #4]
 80020b2:	6978      	ldr	r0, [r7, #20]
 80020b4:	f008 fe57 	bl	800ad66 <HAL_SPI_Receive>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d004      	beq.n	80020c8 <ism_platform_read+0x70>
  {
    ISM330_CS_HIGH();
 80020be:	f7ff ff82 	bl	8001fc6 <ISM330_CS_HIGH>
    return -1;
 80020c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020c6:	e002      	b.n	80020ce <ism_platform_read+0x76>
  }

  ISM330_CS_HIGH();
 80020c8:	f7ff ff7d 	bl	8001fc6 <ISM330_CS_HIGH>
  return 0;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <ISM330_InitOnce>:

static void ISM330_InitOnce(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
  if (s_ism_inited) return;
 80020de:	4b1d      	ldr	r3, [pc, #116]	@ (8002154 <ISM330_InitOnce+0x7c>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d131      	bne.n	800214a <ISM330_InitOnce+0x72>

  s_ism_ctx.write_reg = ism_platform_write;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002158 <ISM330_InitOnce+0x80>)
 80020e8:	4a1c      	ldr	r2, [pc, #112]	@ (800215c <ISM330_InitOnce+0x84>)
 80020ea:	601a      	str	r2, [r3, #0]
  s_ism_ctx.read_reg  = ism_platform_read;
 80020ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002158 <ISM330_InitOnce+0x80>)
 80020ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002160 <ISM330_InitOnce+0x88>)
 80020f0:	605a      	str	r2, [r3, #4]
  s_ism_ctx.handle    = (void*)ISM330_SPI;
 80020f2:	4b19      	ldr	r3, [pc, #100]	@ (8002158 <ISM330_InitOnce+0x80>)
 80020f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002164 <ISM330_InitOnce+0x8c>)
 80020f6:	60da      	str	r2, [r3, #12]

  /* CS idle high */
  ISM330_CS_HIGH();
 80020f8:	f7ff ff65 	bl	8001fc6 <ISM330_CS_HIGH>
  HAL_Delay(5);
 80020fc:	2005      	movs	r0, #5
 80020fe:	f000 fadd 	bl	80026bc <HAL_Delay>

  uint8_t whoami = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	71fb      	strb	r3, [r7, #7]
  if (ism330dhcx_device_id_get(&s_ism_ctx, &whoami) != 0)
 8002106:	1dfb      	adds	r3, r7, #7
 8002108:	4619      	mov	r1, r3
 800210a:	4813      	ldr	r0, [pc, #76]	@ (8002158 <ISM330_InitOnce+0x80>)
 800210c:	f7ff fac7 	bl	800169e <ism330dhcx_device_id_get>
    APP_DBG_MSG("ISM330DHCX WHOAMI read FAIL\\r\\n");
  }
  APP_DBG_MSG("ISM330DHCX WHOAMI = 0x%02X\\r\\n", whoami); // Should write on Serial interface

  /* reset */
  (void)ism330dhcx_reset_set(&s_ism_ctx, 1);
 8002110:	2101      	movs	r1, #1
 8002112:	4811      	ldr	r0, [pc, #68]	@ (8002158 <ISM330_InitOnce+0x80>)
 8002114:	f7ff fad4 	bl	80016c0 <ism330dhcx_reset_set>
  HAL_Delay(20);
 8002118:	2014      	movs	r0, #20
 800211a:	f000 facf 	bl	80026bc <HAL_Delay>

  (void)ism330dhcx_block_data_update_set(&s_ism_ctx, PROPERTY_ENABLE);
 800211e:	2101      	movs	r1, #1
 8002120:	480d      	ldr	r0, [pc, #52]	@ (8002158 <ISM330_InitOnce+0x80>)
 8002122:	f7ff fa5f 	bl	80015e4 <ism330dhcx_block_data_update_set>
  (void)ism330dhcx_auto_increment_set(&s_ism_ctx, PROPERTY_ENABLE);
 8002126:	2101      	movs	r1, #1
 8002128:	480b      	ldr	r0, [pc, #44]	@ (8002158 <ISM330_InitOnce+0x80>)
 800212a:	f7ff faef 	bl	800170c <ism330dhcx_auto_increment_set>

  (void)ism330dhcx_xl_full_scale_set(&s_ism_ctx, ISM330DHCX_8g); // full scale decided in training fase (datalogger script of NanoEdgeAI)
 800212e:	2103      	movs	r1, #3
 8002130:	4809      	ldr	r0, [pc, #36]	@ (8002158 <ISM330_InitOnce+0x80>)
 8002132:	f7ff f8c5 	bl	80012c0 <ism330dhcx_xl_full_scale_set>
  (void)ism330dhcx_xl_data_rate_set(&s_ism_ctx, ISM330DHCX_XL_ODR_1666Hz);// frequency decided in training fase (datalogger script of NanoEdgeAI)
 8002136:	2108      	movs	r1, #8
 8002138:	4807      	ldr	r0, [pc, #28]	@ (8002158 <ISM330_InitOnce+0x80>)
 800213a:	f7ff f8e7 	bl	800130c <ism330dhcx_xl_data_rate_set>
  ISM330_FifoInit();
 800213e:	f000 f821 	bl	8002184 <ISM330_FifoInit>
  s_ism_inited = 1;
 8002142:	4b04      	ldr	r3, [pc, #16]	@ (8002154 <ISM330_InitOnce+0x7c>)
 8002144:	2201      	movs	r2, #1
 8002146:	701a      	strb	r2, [r3, #0]
 8002148:	e000      	b.n	800214c <ISM330_InitOnce+0x74>
  if (s_ism_inited) return;
 800214a:	bf00      	nop
}
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000150 	.word	0x20000150
 8002158:	20000140 	.word	0x20000140
 800215c:	08001fdb 	.word	0x08001fdb
 8002160:	08002059 	.word	0x08002059
 8002164:	2000075c 	.word	0x2000075c

08002168 <ISM330_FifoReset>:

static void ISM330_FifoReset(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_BYPASS_MODE);
 800216c:	2100      	movs	r1, #0
 800216e:	4804      	ldr	r0, [pc, #16]	@ (8002180 <ISM330_FifoReset+0x18>)
 8002170:	f7ff fb9a 	bl	80018a8 <ism330dhcx_fifo_mode_set>
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_STREAM_MODE);
 8002174:	2106      	movs	r1, #6
 8002176:	4802      	ldr	r0, [pc, #8]	@ (8002180 <ISM330_FifoReset+0x18>)
 8002178:	f7ff fb96 	bl	80018a8 <ism330dhcx_fifo_mode_set>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000140 	.word	0x20000140

08002184 <ISM330_FifoInit>:

static void ISM330_FifoInit(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_BYPASS_MODE);
 8002188:	2100      	movs	r1, #0
 800218a:	4810      	ldr	r0, [pc, #64]	@ (80021cc <ISM330_FifoInit+0x48>)
 800218c:	f7ff fb8c 	bl	80018a8 <ism330dhcx_fifo_mode_set>
  (void)ism330dhcx_fifo_watermark_set(&s_ism_ctx, 1);
 8002190:	2101      	movs	r1, #1
 8002192:	480e      	ldr	r0, [pc, #56]	@ (80021cc <ISM330_FifoInit+0x48>)
 8002194:	f7ff fae0 	bl	8001758 <ism330dhcx_fifo_watermark_set>
  (void)ism330dhcx_fifo_stop_on_wtm_set(&s_ism_ctx, 0);
 8002198:	2100      	movs	r1, #0
 800219a:	480c      	ldr	r0, [pc, #48]	@ (80021cc <ISM330_FifoInit+0x48>)
 800219c:	f7ff fb12 	bl	80017c4 <ism330dhcx_fifo_stop_on_wtm_set>
  (void)ism330dhcx_fifo_xl_batch_set(&s_ism_ctx, ISM330DHCX_XL_BATCHED_AT_1667Hz);
 80021a0:	2108      	movs	r1, #8
 80021a2:	480a      	ldr	r0, [pc, #40]	@ (80021cc <ISM330_FifoInit+0x48>)
 80021a4:	f7ff fb34 	bl	8001810 <ism330dhcx_fifo_xl_batch_set>
  (void)ism330dhcx_fifo_gy_batch_set(&s_ism_ctx, ISM330DHCX_GY_NOT_BATCHED);
 80021a8:	2100      	movs	r1, #0
 80021aa:	4808      	ldr	r0, [pc, #32]	@ (80021cc <ISM330_FifoInit+0x48>)
 80021ac:	f7ff fb56 	bl	800185c <ism330dhcx_fifo_gy_batch_set>
  (void)ism330dhcx_fifo_temp_batch_set(&s_ism_ctx, ISM330DHCX_TEMP_NOT_BATCHED);
 80021b0:	2100      	movs	r1, #0
 80021b2:	4806      	ldr	r0, [pc, #24]	@ (80021cc <ISM330_FifoInit+0x48>)
 80021b4:	f7ff fb9e 	bl	80018f4 <ism330dhcx_fifo_temp_batch_set>
  (void)ism330dhcx_fifo_timestamp_decimation_set(&s_ism_ctx, ISM330DHCX_NO_DECIMATION);
 80021b8:	2100      	movs	r1, #0
 80021ba:	4804      	ldr	r0, [pc, #16]	@ (80021cc <ISM330_FifoInit+0x48>)
 80021bc:	f7ff fbc0 	bl	8001940 <ism330dhcx_fifo_timestamp_decimation_set>
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_STREAM_MODE);
 80021c0:	2106      	movs	r1, #6
 80021c2:	4802      	ldr	r0, [pc, #8]	@ (80021cc <ISM330_FifoInit+0x48>)
 80021c4:	f7ff fb70 	bl	80018a8 <ism330dhcx_fifo_mode_set>
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000140 	.word	0x20000140

080021d0 <ISM330_ReadAcc_mg>:

static int ISM330_ReadAcc_mg(float *ax, float *ay, float *az)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08c      	sub	sp, #48	@ 0x30
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  uint8_t data[6];
  int16_t raw[3] = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	809a      	strh	r2, [r3, #4]
  ism330dhcx_fifo_tag_t tag;

  if (ism330dhcx_fifo_sensor_tag_get(&s_ism_ctx, &tag) != 0)
 80021e6:	f107 0313 	add.w	r3, r7, #19
 80021ea:	4619      	mov	r1, r3
 80021ec:	4832      	ldr	r0, [pc, #200]	@ (80022b8 <ISM330_ReadAcc_mg+0xe8>)
 80021ee:	f7ff fc13 	bl	8001a18 <ism330dhcx_fifo_sensor_tag_get>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d002      	beq.n	80021fe <ISM330_ReadAcc_mg+0x2e>
    return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021fc:	e058      	b.n	80022b0 <ISM330_ReadAcc_mg+0xe0>
  if (ism330dhcx_fifo_out_raw_get(&s_ism_ctx, data) != 0)
 80021fe:	f107 031c 	add.w	r3, r7, #28
 8002202:	4619      	mov	r1, r3
 8002204:	482c      	ldr	r0, [pc, #176]	@ (80022b8 <ISM330_ReadAcc_mg+0xe8>)
 8002206:	f7ff fa13 	bl	8001630 <ism330dhcx_fifo_out_raw_get>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <ISM330_ReadAcc_mg+0x46>
    return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002214:	e04c      	b.n	80022b0 <ISM330_ReadAcc_mg+0xe0>

  if (tag != ISM330DHCX_XL_NC_TAG &&
 8002216:	7cfb      	ldrb	r3, [r7, #19]
 8002218:	2b02      	cmp	r3, #2
 800221a:	d00d      	beq.n	8002238 <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_NC_T_1_TAG &&
 800221c:	7cfb      	ldrb	r3, [r7, #19]
  if (tag != ISM330DHCX_XL_NC_TAG &&
 800221e:	2b07      	cmp	r3, #7
 8002220:	d00a      	beq.n	8002238 <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_NC_T_2_TAG &&
 8002222:	7cfb      	ldrb	r3, [r7, #19]
      tag != ISM330DHCX_XL_NC_T_1_TAG &&
 8002224:	2b06      	cmp	r3, #6
 8002226:	d007      	beq.n	8002238 <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_2XC_TAG &&
 8002228:	7cfb      	ldrb	r3, [r7, #19]
      tag != ISM330DHCX_XL_NC_T_2_TAG &&
 800222a:	2b08      	cmp	r3, #8
 800222c:	d004      	beq.n	8002238 <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_3XC_TAG)
 800222e:	7cfb      	ldrb	r3, [r7, #19]
      tag != ISM330DHCX_XL_2XC_TAG &&
 8002230:	2b09      	cmp	r3, #9
 8002232:	d001      	beq.n	8002238 <ISM330_ReadAcc_mg+0x68>
  {
    return 2; /* not an accelerometer sample */
 8002234:	2302      	movs	r3, #2
 8002236:	e03b      	b.n	80022b0 <ISM330_ReadAcc_mg+0xe0>
  }

  raw[0] = (int16_t)((uint16_t)data[1] << 8 | data[0]);
 8002238:	7f7b      	ldrb	r3, [r7, #29]
 800223a:	b21b      	sxth	r3, r3
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	b21a      	sxth	r2, r3
 8002240:	7f3b      	ldrb	r3, [r7, #28]
 8002242:	b21b      	sxth	r3, r3
 8002244:	4313      	orrs	r3, r2
 8002246:	b21b      	sxth	r3, r3
 8002248:	82bb      	strh	r3, [r7, #20]
  raw[1] = (int16_t)((uint16_t)data[3] << 8 | data[2]);
 800224a:	7ffb      	ldrb	r3, [r7, #31]
 800224c:	b21b      	sxth	r3, r3
 800224e:	021b      	lsls	r3, r3, #8
 8002250:	b21a      	sxth	r2, r3
 8002252:	7fbb      	ldrb	r3, [r7, #30]
 8002254:	b21b      	sxth	r3, r3
 8002256:	4313      	orrs	r3, r2
 8002258:	b21b      	sxth	r3, r3
 800225a:	82fb      	strh	r3, [r7, #22]
  raw[2] = (int16_t)((uint16_t)data[5] << 8 | data[4]);
 800225c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002260:	b21b      	sxth	r3, r3
 8002262:	021b      	lsls	r3, r3, #8
 8002264:	b21a      	sxth	r2, r3
 8002266:	f897 3020 	ldrb.w	r3, [r7, #32]
 800226a:	b21b      	sxth	r3, r3
 800226c:	4313      	orrs	r3, r2
 800226e:	b21b      	sxth	r3, r3
 8002270:	833b      	strh	r3, [r7, #24]

  float mx = ism330dhcx_from_fs8g_to_mg(raw[0]);
 8002272:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff f80a 	bl	8001290 <ism330dhcx_from_fs8g_to_mg>
 800227c:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
  float my = ism330dhcx_from_fs8g_to_mg(raw[1]);
 8002280:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff f803 	bl	8001290 <ism330dhcx_from_fs8g_to_mg>
 800228a:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
  float mz = ism330dhcx_from_fs8g_to_mg(raw[2]);
 800228e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fffc 	bl	8001290 <ism330dhcx_from_fs8g_to_mg>
 8002298:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

  *ax = mx;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022a0:	601a      	str	r2, [r3, #0]
  *ay = my;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022a6:	601a      	str	r2, [r3, #0]
  *az = mz;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ac:	601a      	str	r2, [r3, #0]
  return 0;
 80022ae:	2300      	movs	r3, #0
} // Taken from the Original example 
 80022b0:	4618      	mov	r0, r3
 80022b2:	3730      	adds	r7, #48	@ 0x30
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000140 	.word	0x20000140

080022bc <NEAI_Process>:

void NEAI_Process(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08c      	sub	sp, #48	@ 0x30
 80022c0:	af00      	add	r7, sp, #0
  static uint32_t learn_start_t0 = 0;
  static uint32_t learn_led_t0 = 0;
  static uint32_t send_t0 = 0;

  extern uint16_t Connection_Handle;
  uint32_t now = HAL_GetTick();
 80022c2:	f002 fddf 	bl	8004e84 <HAL_GetTick>
 80022c6:	62b8      	str	r0, [r7, #40]	@ 0x28

  if (Connection_Handle == 0u)
 80022c8:	4baf      	ldr	r3, [pc, #700]	@ (8002588 <NEAI_Process+0x2cc>)
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d11f      	bne.n	8002310 <NEAI_Process+0x54>
  {
    neai_inited = 0;
 80022d0:	4bae      	ldr	r3, [pc, #696]	@ (800258c <NEAI_Process+0x2d0>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]
    neai_learning = 0;
 80022d6:	4bae      	ldr	r3, [pc, #696]	@ (8002590 <NEAI_Process+0x2d4>)
 80022d8:	2200      	movs	r2, #0
 80022da:	701a      	strb	r2, [r3, #0]
    old_anomaly = 0;
 80022dc:	4bad      	ldr	r3, [pc, #692]	@ (8002594 <NEAI_Process+0x2d8>)
 80022de:	2200      	movs	r2, #0
 80022e0:	701a      	strb	r2, [r3, #0]
    learn_count = 0;
 80022e2:	4bad      	ldr	r3, [pc, #692]	@ (8002598 <NEAI_Process+0x2dc>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	801a      	strh	r2, [r3, #0]
    neai_pos = 0;
 80022e8:	4bac      	ldr	r3, [pc, #688]	@ (800259c <NEAI_Process+0x2e0>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	801a      	strh	r2, [r3, #0]
    still_cnt = 0;
 80022ee:	4bac      	ldr	r3, [pc, #688]	@ (80025a0 <NEAI_Process+0x2e4>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]
    g_est_mg = 1000.0f;
 80022f4:	4bab      	ldr	r3, [pc, #684]	@ (80025a4 <NEAI_Process+0x2e8>)
 80022f6:	4aac      	ldr	r2, [pc, #688]	@ (80025a8 <NEAI_Process+0x2ec>)
 80022f8:	601a      	str	r2, [r3, #0]
    dyn_max = 0.0f;
 80022fa:	4bac      	ldr	r3, [pc, #688]	@ (80025ac <NEAI_Process+0x2f0>)
 80022fc:	f04f 0200 	mov.w	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8002302:	2200      	movs	r2, #0
 8002304:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002308:	48a9      	ldr	r0, [pc, #676]	@ (80025b0 <NEAI_Process+0x2f4>)
 800230a:	f005 f84d 	bl	80073a8 <HAL_GPIO_WritePin>
    return;
 800230e:	e1c6      	b.n	800269e <NEAI_Process+0x3e2>
  }

  if (!neai_inited)
 8002310:	4b9e      	ldr	r3, [pc, #632]	@ (800258c <NEAI_Process+0x2d0>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d139      	bne.n	800238c <NEAI_Process+0xd0>
  {
    ISM330_InitOnce();
 8002318:	f7ff fede 	bl	80020d8 <ISM330_InitOnce>
    ISM330_FifoReset();
 800231c:	f7ff ff24 	bl	8002168 <ISM330_FifoReset>

    enum neai_state init_state = neai_anomalydetection_init(false);
 8002320:	2000      	movs	r0, #0
 8002322:	f010 fce9 	bl	8012cf8 <neai_anomalydetection_init>
 8002326:	4603      	mov	r3, r0
 8002328:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (init_state != NEAI_OK)
 800232c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <NEAI_Process+0x80>
    {
      APP_DBG_MSG("NEAI init error: %d\r\n", init_state);
      neai_inited = 0;
 8002334:	4b95      	ldr	r3, [pc, #596]	@ (800258c <NEAI_Process+0x2d0>)
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
      return;
 800233a:	e1b0      	b.n	800269e <NEAI_Process+0x3e2>
    }

    neai_inited = 1;
 800233c:	4b93      	ldr	r3, [pc, #588]	@ (800258c <NEAI_Process+0x2d0>)
 800233e:	2201      	movs	r2, #1
 8002340:	701a      	strb	r2, [r3, #0]
    neai_learning = 1;
 8002342:	4b93      	ldr	r3, [pc, #588]	@ (8002590 <NEAI_Process+0x2d4>)
 8002344:	2201      	movs	r2, #1
 8002346:	701a      	strb	r2, [r3, #0]
    old_anomaly = 0;
 8002348:	4b92      	ldr	r3, [pc, #584]	@ (8002594 <NEAI_Process+0x2d8>)
 800234a:	2200      	movs	r2, #0
 800234c:	701a      	strb	r2, [r3, #0]
    learn_count = 0;
 800234e:	4b92      	ldr	r3, [pc, #584]	@ (8002598 <NEAI_Process+0x2dc>)
 8002350:	2200      	movs	r2, #0
 8002352:	801a      	strh	r2, [r3, #0]
    neai_pos = 0;
 8002354:	4b91      	ldr	r3, [pc, #580]	@ (800259c <NEAI_Process+0x2e0>)
 8002356:	2200      	movs	r2, #0
 8002358:	801a      	strh	r2, [r3, #0]
    still_cnt = 0;
 800235a:	4b91      	ldr	r3, [pc, #580]	@ (80025a0 <NEAI_Process+0x2e4>)
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
    g_est_mg = 1000.0f;
 8002360:	4b90      	ldr	r3, [pc, #576]	@ (80025a4 <NEAI_Process+0x2e8>)
 8002362:	4a91      	ldr	r2, [pc, #580]	@ (80025a8 <NEAI_Process+0x2ec>)
 8002364:	601a      	str	r2, [r3, #0]
    dyn_max = 0.0f;
 8002366:	4b91      	ldr	r3, [pc, #580]	@ (80025ac <NEAI_Process+0x2f0>)
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
    learn_start_t0 = now;
 800236e:	4a91      	ldr	r2, [pc, #580]	@ (80025b4 <NEAI_Process+0x2f8>)
 8002370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002372:	6013      	str	r3, [r2, #0]
    learn_led_t0 = now;
 8002374:	4a90      	ldr	r2, [pc, #576]	@ (80025b8 <NEAI_Process+0x2fc>)
 8002376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002378:	6013      	str	r3, [r2, #0]
    send_t0 = now;
 800237a:	4a90      	ldr	r2, [pc, #576]	@ (80025bc <NEAI_Process+0x300>)
 800237c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237e:	6013      	str	r3, [r2, #0]
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8002380:	2200      	movs	r2, #0
 8002382:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002386:	488a      	ldr	r0, [pc, #552]	@ (80025b0 <NEAI_Process+0x2f4>)
 8002388:	f005 f80e 	bl	80073a8 <HAL_GPIO_WritePin>
  }

  if (neai_learning && ((now - learn_led_t0) >= NEAI_LEARN_BLINK_MS)) // Beginning of learning phase RED LED blink
 800238c:	4b80      	ldr	r3, [pc, #512]	@ (8002590 <NEAI_Process+0x2d4>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00d      	beq.n	80023b0 <NEAI_Process+0xf4>
 8002394:	4b88      	ldr	r3, [pc, #544]	@ (80025b8 <NEAI_Process+0x2fc>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2bc7      	cmp	r3, #199	@ 0xc7
 800239e:	d907      	bls.n	80023b0 <NEAI_Process+0xf4>
  {
    learn_led_t0 = now;
 80023a0:	4a85      	ldr	r2, [pc, #532]	@ (80025b8 <NEAI_Process+0x2fc>)
 80023a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a4:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80023a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023aa:	4881      	ldr	r0, [pc, #516]	@ (80025b0 <NEAI_Process+0x2f4>)
 80023ac:	f005 f814 	bl	80073d8 <HAL_GPIO_TogglePin>
  }

  if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 80023b0:	4883      	ldr	r0, [pc, #524]	@ (80025c0 <NEAI_Process+0x304>)
 80023b2:	f009 f82f 	bl	800b414 <HAL_SPI_GetState>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	f040 816b 	bne.w	8002694 <NEAI_Process+0x3d8>
  {
    return;
  }

  uint8_t fifo_ovr = 0u;
 80023be:	2300      	movs	r3, #0
 80023c0:	757b      	strb	r3, [r7, #21]
  uint16_t fifo_level = 0u;
 80023c2:	2300      	movs	r3, #0
 80023c4:	827b      	strh	r3, [r7, #18]

  (void)ism330dhcx_fifo_ovr_flag_get(&s_ism_ctx, &fifo_ovr);
 80023c6:	f107 0315 	add.w	r3, r7, #21
 80023ca:	4619      	mov	r1, r3
 80023cc:	487d      	ldr	r0, [pc, #500]	@ (80025c4 <NEAI_Process+0x308>)
 80023ce:	f7ff fb0a 	bl	80019e6 <ism330dhcx_fifo_ovr_flag_get>
  if (fifo_ovr != 0u)
 80023d2:	7d7b      	ldrb	r3, [r7, #21]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d004      	beq.n	80023e2 <NEAI_Process+0x126>
  {
    ISM330_FifoReset();
 80023d8:	f7ff fec6 	bl	8002168 <ISM330_FifoReset>
    neai_pos = 0;
 80023dc:	4b6f      	ldr	r3, [pc, #444]	@ (800259c <NEAI_Process+0x2e0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	801a      	strh	r2, [r3, #0]
  }

  if (ism330dhcx_fifo_data_level_get(&s_ism_ctx, &fifo_level) != 0)
 80023e2:	f107 0312 	add.w	r3, r7, #18
 80023e6:	4619      	mov	r1, r3
 80023e8:	4876      	ldr	r0, [pc, #472]	@ (80025c4 <NEAI_Process+0x308>)
 80023ea:	f7ff facf 	bl	800198c <ism330dhcx_fifo_data_level_get>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f040 8151 	bne.w	8002698 <NEAI_Process+0x3dc>
  {
    return;
  }

  uint16_t to_read = fifo_level;
 80023f6:	8a7b      	ldrh	r3, [r7, #18]
 80023f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (to_read > 256u) to_read = 256u;
 80023fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80023fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002400:	d902      	bls.n	8002408 <NEAI_Process+0x14c>
 8002402:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002406:	85fb      	strh	r3, [r7, #46]	@ 0x2e

  for (uint16_t i = 0; i < to_read; i++)
 8002408:	2300      	movs	r3, #0
 800240a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800240c:	e13c      	b.n	8002688 <NEAI_Process+0x3cc>
  {
    float ax = 0.0f;
 800240e:	f04f 0300 	mov.w	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]
    float ay = 0.0f;
 8002414:	f04f 0300 	mov.w	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
    float az = 0.0f;
 800241a:	f04f 0300 	mov.w	r3, #0
 800241e:	607b      	str	r3, [r7, #4]

    int acc_rc = ISM330_ReadAcc_mg(&ax, &ay, &az);
 8002420:	1d3a      	adds	r2, r7, #4
 8002422:	f107 0108 	add.w	r1, r7, #8
 8002426:	f107 030c 	add.w	r3, r7, #12
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fed0 	bl	80021d0 <ISM330_ReadAcc_mg>
 8002430:	6238      	str	r0, [r7, #32]
    if (acc_rc == 2)
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	2b02      	cmp	r3, #2
 8002436:	f000 8123 	beq.w	8002680 <NEAI_Process+0x3c4>
    {
      continue;
    }
    if (acc_rc != 0)
 800243a:	6a3b      	ldr	r3, [r7, #32]
 800243c:	2b00      	cmp	r3, #0
 800243e:	f040 812d 	bne.w	800269c <NEAI_Process+0x3e0>
    {
      break;
    }
    float mag = fabsf(az);
 8002442:	edd7 7a01 	vldr	s15, [r7, #4]
 8002446:	eef0 7ae7 	vabs.f32	s15, s15
 800244a:	edc7 7a07 	vstr	s15, [r7, #28]
    g_est_mg = g_est_mg + (NEAI_G_ALPHA * (mag - g_est_mg));
 800244e:	4b55      	ldr	r3, [pc, #340]	@ (80025a4 <NEAI_Process+0x2e8>)
 8002450:	edd3 7a00 	vldr	s15, [r3]
 8002454:	ed97 7a07 	vldr	s14, [r7, #28]
 8002458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800245c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80025c8 <NEAI_Process+0x30c>
 8002460:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002464:	4b4f      	ldr	r3, [pc, #316]	@ (80025a4 <NEAI_Process+0x2e8>)
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800246e:	4b4d      	ldr	r3, [pc, #308]	@ (80025a4 <NEAI_Process+0x2e8>)
 8002470:	edc3 7a00 	vstr	s15, [r3]
    float dyn = fabsf(mag - g_est_mg); // Just like in the OD version it checks the movement but only on Z axis
 8002474:	4b4b      	ldr	r3, [pc, #300]	@ (80025a4 <NEAI_Process+0x2e8>)
 8002476:	edd3 7a00 	vldr	s15, [r3]
 800247a:	ed97 7a07 	vldr	s14, [r7, #28]
 800247e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002482:	eef0 7ae7 	vabs.f32	s15, s15
 8002486:	edc7 7a06 	vstr	s15, [r7, #24]
    if (dyn > dyn_max)
 800248a:	4b48      	ldr	r3, [pc, #288]	@ (80025ac <NEAI_Process+0x2f0>)
 800248c:	edd3 7a00 	vldr	s15, [r3]
 8002490:	ed97 7a06 	vldr	s14, [r7, #24]
 8002494:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249c:	dd02      	ble.n	80024a4 <NEAI_Process+0x1e8>
    {
      dyn_max = dyn;
 800249e:	4a43      	ldr	r2, [pc, #268]	@ (80025ac <NEAI_Process+0x2f0>)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	6013      	str	r3, [r2, #0]
    }

    if (neai_pos < NEAI_EXPECTED_LEN)
 80024a4:	4b3d      	ldr	r3, [pc, #244]	@ (800259c <NEAI_Process+0x2e0>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	2bff      	cmp	r3, #255	@ 0xff
 80024aa:	d810      	bhi.n	80024ce <NEAI_Process+0x212>
    {
      neai_input[neai_pos++] = az * NEAI_INPUT_SCALE;
 80024ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80024b0:	4b3a      	ldr	r3, [pc, #232]	@ (800259c <NEAI_Process+0x2e0>)
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	1c5a      	adds	r2, r3, #1
 80024b6:	b291      	uxth	r1, r2
 80024b8:	4a38      	ldr	r2, [pc, #224]	@ (800259c <NEAI_Process+0x2e0>)
 80024ba:	8011      	strh	r1, [r2, #0]
 80024bc:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80025cc <NEAI_Process+0x310>
 80024c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c4:	4a42      	ldr	r2, [pc, #264]	@ (80025d0 <NEAI_Process+0x314>)
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	edc3 7a00 	vstr	s15, [r3]
    }

    if (neai_pos >= NEAI_EXPECTED_LEN)
 80024ce:	4b33      	ldr	r3, [pc, #204]	@ (800259c <NEAI_Process+0x2e0>)
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	2bff      	cmp	r3, #255	@ 0xff
 80024d4:	f240 80d5 	bls.w	8002682 <NEAI_Process+0x3c6>
    {
      neai_pos = 0;
 80024d8:	4b30      	ldr	r3, [pc, #192]	@ (800259c <NEAI_Process+0x2e0>)
 80024da:	2200      	movs	r2, #0
 80024dc:	801a      	strh	r2, [r3, #0]

      if (neai_learning)
 80024de:	4b2c      	ldr	r3, [pc, #176]	@ (8002590 <NEAI_Process+0x2d4>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d02e      	beq.n	8002544 <NEAI_Process+0x288>
      {
        enum neai_state learn_state = neai_anomalydetection_learn(neai_input);
 80024e6:	483a      	ldr	r0, [pc, #232]	@ (80025d0 <NEAI_Process+0x314>)
 80024e8:	f010 fc20 	bl	8012d2c <neai_anomalydetection_learn>
 80024ec:	4603      	mov	r3, r0
 80024ee:	75bb      	strb	r3, [r7, #22]
        learn_count++;
 80024f0:	4b29      	ldr	r3, [pc, #164]	@ (8002598 <NEAI_Process+0x2dc>)
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	3301      	adds	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	4b27      	ldr	r3, [pc, #156]	@ (8002598 <NEAI_Process+0x2dc>)
 80024fa:	801a      	strh	r2, [r3, #0]
        if ((learn_state == NEAI_LEARNING_DONE) &&
 80024fc:	7dbb      	ldrb	r3, [r7, #22]
 80024fe:	2b05      	cmp	r3, #5
 8002500:	f040 80b9 	bne.w	8002676 <NEAI_Process+0x3ba>
            (learn_count >= NEAI_MIN_LEARN_ITER) &&
 8002504:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <NEAI_Process+0x2dc>)
 8002506:	881b      	ldrh	r3, [r3, #0]
        if ((learn_state == NEAI_LEARNING_DONE) &&
 8002508:	2b63      	cmp	r3, #99	@ 0x63
 800250a:	f240 80b4 	bls.w	8002676 <NEAI_Process+0x3ba>
            ((now - learn_start_t0) >= NEAI_MIN_LEARN_MS))
 800250e:	4b29      	ldr	r3, [pc, #164]	@ (80025b4 <NEAI_Process+0x2f8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002514:	1ad3      	subs	r3, r2, r3
            (learn_count >= NEAI_MIN_LEARN_ITER) &&
 8002516:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800251a:	4293      	cmp	r3, r2
 800251c:	f240 80ab 	bls.w	8002676 <NEAI_Process+0x3ba>
        {
          neai_learning = 0;
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <NEAI_Process+0x2d4>)
 8002522:	2200      	movs	r2, #0
 8002524:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8002526:	2200      	movs	r2, #0
 8002528:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800252c:	4820      	ldr	r0, [pc, #128]	@ (80025b0 <NEAI_Process+0x2f4>)
 800252e:	f004 ff3b 	bl	80073a8 <HAL_GPIO_WritePin>
          Custom_APP_Send_Anomaly(0u, 100u, 0u);
 8002532:	2200      	movs	r2, #0
 8002534:	2164      	movs	r1, #100	@ 0x64
 8002536:	2000      	movs	r0, #0
 8002538:	f00f f91c 	bl	8011774 <Custom_APP_Send_Anomaly>
          send_t0 = now;
 800253c:	4a1f      	ldr	r2, [pc, #124]	@ (80025bc <NEAI_Process+0x300>)
 800253e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e098      	b.n	8002676 <NEAI_Process+0x3ba>
        }
      }
      else
      {
        uint8_t similarity = 0u;
 8002544:	2300      	movs	r3, #0
 8002546:	70fb      	strb	r3, [r7, #3]
        enum neai_state det_state = neai_anomalydetection_detect(neai_input, &similarity);
 8002548:	1cfb      	adds	r3, r7, #3
 800254a:	4619      	mov	r1, r3
 800254c:	4820      	ldr	r0, [pc, #128]	@ (80025d0 <NEAI_Process+0x314>)
 800254e:	f010 fc09 	bl	8012d64 <neai_anomalydetection_detect>
 8002552:	4603      	mov	r3, r0
 8002554:	75fb      	strb	r3, [r7, #23]

        if (det_state == NEAI_LEARNING_IN_PROGRESS)
 8002556:	7dfb      	ldrb	r3, [r7, #23]
 8002558:	2b06      	cmp	r3, #6
 800255a:	d13b      	bne.n	80025d4 <NEAI_Process+0x318>
        {
          neai_learning = 1;
 800255c:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <NEAI_Process+0x2d4>)
 800255e:	2201      	movs	r2, #1
 8002560:	701a      	strb	r2, [r3, #0]
          old_anomaly = 0;
 8002562:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <NEAI_Process+0x2d8>)
 8002564:	2200      	movs	r2, #0
 8002566:	701a      	strb	r2, [r3, #0]
          learn_count = 0;
 8002568:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <NEAI_Process+0x2dc>)
 800256a:	2200      	movs	r2, #0
 800256c:	801a      	strh	r2, [r3, #0]
          learn_start_t0 = now;
 800256e:	4a11      	ldr	r2, [pc, #68]	@ (80025b4 <NEAI_Process+0x2f8>)
 8002570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002572:	6013      	str	r3, [r2, #0]
          learn_led_t0 = now;
 8002574:	4a10      	ldr	r2, [pc, #64]	@ (80025b8 <NEAI_Process+0x2fc>)
 8002576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002578:	6013      	str	r3, [r2, #0]
          HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800257a:	2200      	movs	r2, #0
 800257c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002580:	480b      	ldr	r0, [pc, #44]	@ (80025b0 <NEAI_Process+0x2f4>)
 8002582:	f004 ff11 	bl	80073a8 <HAL_GPIO_WritePin>
 8002586:	e076      	b.n	8002676 <NEAI_Process+0x3ba>
 8002588:	20000e58 	.word	0x20000e58
 800258c:	20000151 	.word	0x20000151
 8002590:	20000152 	.word	0x20000152
 8002594:	20000153 	.word	0x20000153
 8002598:	20000154 	.word	0x20000154
 800259c:	20000156 	.word	0x20000156
 80025a0:	20000158 	.word	0x20000158
 80025a4:	20000008 	.word	0x20000008
 80025a8:	447a0000 	.word	0x447a0000
 80025ac:	2000015c 	.word	0x2000015c
 80025b0:	48000c00 	.word	0x48000c00
 80025b4:	20000160 	.word	0x20000160
 80025b8:	20000164 	.word	0x20000164
 80025bc:	20000168 	.word	0x20000168
 80025c0:	2000075c 	.word	0x2000075c
 80025c4:	20000140 	.word	0x20000140
 80025c8:	3c23d70a 	.word	0x3c23d70a
 80025cc:	3a83126f 	.word	0x3a83126f
 80025d0:	2000016c 	.word	0x2000016c
        }
        else if (det_state == NEAI_OK)
 80025d4:	7dfb      	ldrb	r3, [r7, #23]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d14d      	bne.n	8002676 <NEAI_Process+0x3ba>
        {
          if (dyn_max <= NEAI_STILL_DYN_MG)
 80025da:	4b32      	ldr	r3, [pc, #200]	@ (80026a4 <NEAI_Process+0x3e8>)
 80025dc:	edd3 7a00 	vldr	s15, [r3]
 80025e0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80026a8 <NEAI_Process+0x3ec>
 80025e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ec:	d80a      	bhi.n	8002604 <NEAI_Process+0x348>
          {
            if (still_cnt < 255u)
 80025ee:	4b2f      	ldr	r3, [pc, #188]	@ (80026ac <NEAI_Process+0x3f0>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	2bff      	cmp	r3, #255	@ 0xff
 80025f4:	d009      	beq.n	800260a <NEAI_Process+0x34e>
            {
              still_cnt++;
 80025f6:	4b2d      	ldr	r3, [pc, #180]	@ (80026ac <NEAI_Process+0x3f0>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	3301      	adds	r3, #1
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4b2b      	ldr	r3, [pc, #172]	@ (80026ac <NEAI_Process+0x3f0>)
 8002600:	701a      	strb	r2, [r3, #0]
 8002602:	e002      	b.n	800260a <NEAI_Process+0x34e>
            }
          }
          else
          {
            still_cnt = 0;
 8002604:	4b29      	ldr	r3, [pc, #164]	@ (80026ac <NEAI_Process+0x3f0>)
 8002606:	2200      	movs	r2, #0
 8002608:	701a      	strb	r2, [r3, #0]
          }

          if (still_cnt >= NEAI_STILL_CLEAR_HITS)
 800260a:	4b28      	ldr	r3, [pc, #160]	@ (80026ac <NEAI_Process+0x3f0>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b02      	cmp	r3, #2
 8002610:	d903      	bls.n	800261a <NEAI_Process+0x35e>
          {
            old_anomaly = 0;
 8002612:	4b27      	ldr	r3, [pc, #156]	@ (80026b0 <NEAI_Process+0x3f4>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
 8002618:	e007      	b.n	800262a <NEAI_Process+0x36e>
          }
          else
          {
            old_anomaly = (similarity < NEAI_SIM_THRESHOLD) ? 1u : 0u;
 800261a:	78fb      	ldrb	r3, [r7, #3]
 800261c:	2b59      	cmp	r3, #89	@ 0x59
 800261e:	d801      	bhi.n	8002624 <NEAI_Process+0x368>
 8002620:	2201      	movs	r2, #1
 8002622:	e000      	b.n	8002626 <NEAI_Process+0x36a>
 8002624:	2200      	movs	r2, #0
 8002626:	4b22      	ldr	r3, [pc, #136]	@ (80026b0 <NEAI_Process+0x3f4>)
 8002628:	701a      	strb	r2, [r3, #0]
          }

          if ((now - send_t0) >= NEAI_SEND_PERIOD_MS)
 800262a:	4b22      	ldr	r3, [pc, #136]	@ (80026b4 <NEAI_Process+0x3f8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2bc7      	cmp	r3, #199	@ 0xc7
 8002634:	d90e      	bls.n	8002654 <NEAI_Process+0x398>
          {
            send_t0 = now;
 8002636:	4a1f      	ldr	r2, [pc, #124]	@ (80026b4 <NEAI_Process+0x3f8>)
 8002638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800263a:	6013      	str	r3, [r2, #0]
            Custom_APP_Send_Anomaly(old_anomaly ? 1u : 0u, similarity, 0u);
 800263c:	4b1c      	ldr	r3, [pc, #112]	@ (80026b0 <NEAI_Process+0x3f4>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <NEAI_Process+0x38c>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <NEAI_Process+0x38e>
 8002648:	2300      	movs	r3, #0
 800264a:	78f9      	ldrb	r1, [r7, #3]
 800264c:	2200      	movs	r2, #0
 800264e:	4618      	mov	r0, r3
 8002650:	f00f f890 	bl	8011774 <Custom_APP_Send_Anomaly>
          }

          if (old_anomaly != 0u)
 8002654:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <NEAI_Process+0x3f4>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d006      	beq.n	800266a <NEAI_Process+0x3ae>
          {
            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800265c:	2201      	movs	r2, #1
 800265e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002662:	4815      	ldr	r0, [pc, #84]	@ (80026b8 <NEAI_Process+0x3fc>)
 8002664:	f004 fea0 	bl	80073a8 <HAL_GPIO_WritePin>
 8002668:	e005      	b.n	8002676 <NEAI_Process+0x3ba>
          }
          else
          {
            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800266a:	2200      	movs	r2, #0
 800266c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002670:	4811      	ldr	r0, [pc, #68]	@ (80026b8 <NEAI_Process+0x3fc>)
 8002672:	f004 fe99 	bl	80073a8 <HAL_GPIO_WritePin>
          }
        }
      }

      dyn_max = 0.0f;
 8002676:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <NEAI_Process+0x3e8>)
 8002678:	f04f 0200 	mov.w	r2, #0
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	e000      	b.n	8002682 <NEAI_Process+0x3c6>
      continue;
 8002680:	bf00      	nop
  for (uint16_t i = 0; i < to_read; i++)
 8002682:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002684:	3301      	adds	r3, #1
 8002686:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8002688:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800268a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800268c:	429a      	cmp	r2, r3
 800268e:	f4ff aebe 	bcc.w	800240e <NEAI_Process+0x152>
 8002692:	e004      	b.n	800269e <NEAI_Process+0x3e2>
    return;
 8002694:	bf00      	nop
 8002696:	e002      	b.n	800269e <NEAI_Process+0x3e2>
    return;
 8002698:	bf00      	nop
 800269a:	e000      	b.n	800269e <NEAI_Process+0x3e2>
      break;
 800269c:	bf00      	nop
    }
  }
}
 800269e:	3730      	adds	r7, #48	@ 0x30
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	2000015c 	.word	0x2000015c
 80026a8:	42a00000 	.word	0x42a00000
 80026ac:	20000158 	.word	0x20000158
 80026b0:	20000153 	.word	0x20000153
 80026b4:	20000168 	.word	0x20000168
 80026b8:	48000c00 	.word	0x48000c00

080026bc <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026c4:	f002 fbde 	bl	8004e84 <HAL_GetTick>
 80026c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026d4:	d00a      	beq.n	80026ec <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80026d6:	f002 fbed 	bl	8004eb4 <HAL_GetTickFreq>
 80026da:	4603      	mov	r3, r0
 80026dc:	461a      	mov	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4413      	add	r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026e4:	e002      	b.n	80026ec <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80026e6:	f7fe fd63 	bl	80011b0 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80026ea:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80026ec:	f002 fbca 	bl	8004e84 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d8f4      	bhi.n	80026e6 <HAL_Delay+0x2a>
  }
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */
  static uint32_t hb_t0 = 0;

  APP_BLE_ConnStatus_t st = APP_BLE_Get_Server_Connection_Status();
 800270e:	f00e fa17 	bl	8010b40 <APP_BLE_Get_Server_Connection_Status>
 8002712:	4603      	mov	r3, r0
 8002714:	73fb      	strb	r3, [r7, #15]
  uint32_t now = HAL_GetTick();
 8002716:	f002 fbb5 	bl	8004e84 <HAL_GetTick>
 800271a:	60b8      	str	r0, [r7, #8]

  uint32_t hb_period = (st == APP_BLE_CONNECTED_SERVER) ? 1000u : 200u; // BLE LED
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	2b05      	cmp	r3, #5
 8002720:	d102      	bne.n	8002728 <MX_APPE_Process+0x20>
 8002722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002726:	e000      	b.n	800272a <MX_APPE_Process+0x22>
 8002728:	23c8      	movs	r3, #200	@ 0xc8
 800272a:	607b      	str	r3, [r7, #4]
  if ((now - hb_t0) >= hb_period)
 800272c:	4b0b      	ldr	r3, [pc, #44]	@ (800275c <MX_APPE_Process+0x54>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	429a      	cmp	r2, r3
 8002738:	d806      	bhi.n	8002748 <MX_APPE_Process+0x40>
  {
    hb_t0 = now;
 800273a:	4a08      	ldr	r2, [pc, #32]	@ (800275c <MX_APPE_Process+0x54>)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8002740:	2102      	movs	r1, #2
 8002742:	4807      	ldr	r0, [pc, #28]	@ (8002760 <MX_APPE_Process+0x58>)
 8002744:	f004 fe48 	bl	80073d8 <HAL_GPIO_TogglePin>
  }

  /* Temperatura / custom services */
  Custom_APP_Process();
 8002748:	f00f f80c 	bl	8011764 <Custom_APP_Process>
  /* USER CODE END MX_APPE_Process_1 */

  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800274c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002750:	f010 f804 	bl	801275c <UTIL_SEQ_Run>

  /* USER CODE BEGIN MX_APPE_Process_2 */
  /* USER CODE END MX_APPE_Process_2 */
}
 8002754:	bf00      	nop
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	2000056c 	.word	0x2000056c
 8002760:	48001c00 	.word	0x48001c00

08002764 <UTIL_SEQ_Idle>:


void UTIL_SEQ_Idle(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8002768:	bf00      	nop
}
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800277a:	2100      	movs	r1, #0
 800277c:	2004      	movs	r0, #4
 800277e:	f010 f991 	bl	8012aa4 <UTIL_SEQ_SetTask>
  return;
 8002782:	bf00      	nop
}
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8002792:	2002      	movs	r0, #2
 8002794:	f010 f9f2 	bl	8012b7c <UTIL_SEQ_SetEvt>
  return;
 8002798:	bf00      	nop
}
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80027a8:	2002      	movs	r0, #2
 80027aa:	f010 fa07 	bl	8012bbc <UTIL_SEQ_WaitEvt>
  return;
 80027ae:	bf00      	nop
}
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <LL_AHB1_GRP1_EnableClock>:
{
 80027b6:	b480      	push	{r7}
 80027b8:	b085      	sub	sp, #20
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80027be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80027ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4013      	ands	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027da:	68fb      	ldr	r3, [r7, #12]
}
 80027dc:	bf00      	nop
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80027ec:	2004      	movs	r0, #4
 80027ee:	f7ff ffe2 	bl	80027b6 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027f2:	2002      	movs	r0, #2
 80027f4:	f7ff ffdf 	bl	80027b6 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 15, 0);
 80027f8:	2200      	movs	r2, #0
 80027fa:	210f      	movs	r1, #15
 80027fc:	2037      	movs	r0, #55	@ 0x37
 80027fe:	f004 f98a 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002802:	2037      	movs	r0, #55	@ 0x37
 8002804:	f004 f9a1 	bl	8006b4a <HAL_NVIC_EnableIRQ>

}
 8002808:	bf00      	nop
 800280a:	bd80      	pop	{r7, pc}

0800280c <LL_AHB2_GRP1_EnableClock>:
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002814:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002818:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800281a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4313      	orrs	r3, r2
 8002822:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002828:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4013      	ands	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002830:	68fb      	ldr	r3, [r7, #12]
}
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
	...

08002840 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002854:	2001      	movs	r0, #1
 8002856:	f7ff ffd9 	bl	800280c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800285a:	2004      	movs	r0, #4
 800285c:	f7ff ffd6 	bl	800280c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002860:	2002      	movs	r0, #2
 8002862:	f7ff ffd3 	bl	800280c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002866:	2008      	movs	r0, #8
 8002868:	f7ff ffd0 	bl	800280c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800286c:	2010      	movs	r0, #16
 800286e:	f7ff ffcd 	bl	800280c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002872:	2080      	movs	r0, #128	@ 0x80
 8002874:	f7ff ffca 	bl	800280c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_3_Pin|RESET_Pin, GPIO_PIN_RESET);
 8002878:	2200      	movs	r2, #0
 800287a:	f242 0108 	movw	r1, #8200	@ 0x2008
 800287e:	48a7      	ldr	r0, [pc, #668]	@ (8002b1c <MX_GPIO_Init+0x2dc>)
 8002880:	f004 fd92 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ST1PS02_D1_Pin|ST1PS02_D2_Pin|ST1PS02_D0_Pin, GPIO_PIN_SET);
 8002884:	2201      	movs	r2, #1
 8002886:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 800288a:	48a4      	ldr	r0, [pc, #656]	@ (8002b1c <MX_GPIO_Init+0x2dc>)
 800288c:	f004 fd8c 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_IIS3DWB_CS_Pin|SPI_ISM330DHCX_CS_Pin, GPIO_PIN_SET);
 8002890:	2201      	movs	r2, #1
 8002892:	f248 0110 	movw	r1, #32784	@ 0x8010
 8002896:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800289a:	f004 fd85 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_MOSIs_Pin|GPIO_2_Pin|GPIO_1_Pin, GPIO_PIN_RESET);
 800289e:	2200      	movs	r2, #0
 80028a0:	f44f 4114 	mov.w	r1, #37888	@ 0x9400
 80028a4:	489e      	ldr	r0, [pc, #632]	@ (8002b20 <MX_GPIO_Init+0x2e0>)
 80028a6:	f004 fd7f 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPDT_SEL_1_Pin|SPDT_SEL_2_Pin, GPIO_PIN_RESET);
 80028aa:	2200      	movs	r2, #0
 80028ac:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80028b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028b4:	f004 fd78 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 80028b8:	2200      	movs	r2, #0
 80028ba:	2102      	movs	r1, #2
 80028bc:	4899      	ldr	r0, [pc, #612]	@ (8002b24 <MX_GPIO_Init+0x2e4>)
 80028be:	f004 fd73 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PRIMBATMS_CTRL_Pin|LED_GREEN_Pin|LED_RED_Pin|STSAFE_nRESET_Pin, GPIO_PIN_RESET);
 80028c2:	2200      	movs	r2, #0
 80028c4:	f644 1104 	movw	r1, #18692	@ 0x4904
 80028c8:	4897      	ldr	r0, [pc, #604]	@ (8002b28 <MX_GPIO_Init+0x2e8>)
 80028ca:	f004 fd6d 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STBC02_SW_SEL_Pin|GPIO_4_Pin, GPIO_PIN_RESET);
 80028ce:	2200      	movs	r2, #0
 80028d0:	2106      	movs	r1, #6
 80028d2:	4896      	ldr	r0, [pc, #600]	@ (8002b2c <MX_GPIO_Init+0x2ec>)
 80028d4:	f004 fd68 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ST1PS02_AUX_Pin|STBC02_CEN_Pin|MX66L2G45G_nRST_Pin, GPIO_PIN_SET);
 80028d8:	2201      	movs	r2, #1
 80028da:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 80028de:	4892      	ldr	r0, [pc, #584]	@ (8002b28 <MX_GPIO_Init+0x2e8>)
 80028e0:	f004 fd62 	bl	80073a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STTS22H_INT_Pin */
  GPIO_InitStruct.Pin = STTS22H_INT_Pin;
 80028e4:	2302      	movs	r3, #2
 80028e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80028ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STTS22H_INT_GPIO_Port, &GPIO_InitStruct);
 80028f2:	1d3b      	adds	r3, r7, #4
 80028f4:	4619      	mov	r1, r3
 80028f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028fa:	f004 fbe5 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_3_Pin ST1PS02_D1_Pin ST1PS02_D2_Pin RESET_Pin
                           ST1PS02_D0_Pin */
  GPIO_InitStruct.Pin = GPIO_3_Pin|ST1PS02_D1_Pin|ST1PS02_D2_Pin|RESET_Pin
 80028fe:	f642 6308 	movw	r3, #11784	@ 0x2e08
 8002902:	607b      	str	r3, [r7, #4]
                          |ST1PS02_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002904:	2301      	movs	r3, #1
 8002906:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290c:	2300      	movs	r3, #0
 800290e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	4619      	mov	r1, r3
 8002914:	4881      	ldr	r0, [pc, #516]	@ (8002b1c <MX_GPIO_Init+0x2dc>)
 8002916:	f004 fbd7 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_MISOs_Pin */
  GPIO_InitStruct.Pin = SPI2_MISOs_Pin;
 800291a:	2304      	movs	r3, #4
 800291c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800291e:	2300      	movs	r3, #0
 8002920:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(SPI2_MISOs_GPIO_Port, &GPIO_InitStruct);
 8002926:	1d3b      	adds	r3, r7, #4
 8002928:	4619      	mov	r1, r3
 800292a:	487c      	ldr	r0, [pc, #496]	@ (8002b1c <MX_GPIO_Init+0x2dc>)
 800292c:	f004 fbcc 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IIS2DLPC_INT1_Pin IIS3DWB_INT2_Pin ISM330DHCX_INT2_Pin IIS2DLPC_INT2_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_INT1_Pin|IIS3DWB_INT2_Pin|ISM330DHCX_INT2_Pin|IIS2DLPC_INT2_Pin;
 8002930:	f44f 538e 	mov.w	r3, #4544	@ 0x11c0
 8002934:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002936:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800293a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	4619      	mov	r1, r3
 8002944:	4875      	ldr	r0, [pc, #468]	@ (8002b1c <MX_GPIO_Init+0x2dc>)
 8002946:	f004 fbbf 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_IIS3DWB_CS_Pin SPI_ISM330DHCX_CS_Pin */
  GPIO_InitStruct.Pin = SPI_IIS3DWB_CS_Pin|SPI_ISM330DHCX_CS_Pin;
 800294a:	f248 0310 	movw	r3, #32784	@ 0x8010
 800294e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002950:	2301      	movs	r3, #1
 8002952:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002958:	2303      	movs	r3, #3
 800295a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295c:	1d3b      	adds	r3, r7, #4
 800295e:	4619      	mov	r1, r3
 8002960:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002964:	f004 fbb0 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_USER_Pin */
  GPIO_InitStruct.Pin = BUTTON_USER_Pin;
 8002968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800296c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800296e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002972:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002974:	2301      	movs	r3, #1
 8002976:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUTTON_USER_GPIO_Port, &GPIO_InitStruct);
 8002978:	1d3b      	adds	r3, r7, #4
 800297a:	4619      	mov	r1, r3
 800297c:	4868      	ldr	r0, [pc, #416]	@ (8002b20 <MX_GPIO_Init+0x2e0>)
 800297e:	f004 fba3 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MOSIs_Pin GPIO_2_Pin GPIO_1_Pin */
  GPIO_InitStruct.Pin = SPI2_MOSIs_Pin|GPIO_2_Pin|GPIO_1_Pin;
 8002982:	f44f 4314 	mov.w	r3, #37888	@ 0x9400
 8002986:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002988:	2301      	movs	r3, #1
 800298a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002990:	2300      	movs	r3, #0
 8002992:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002994:	1d3b      	adds	r3, r7, #4
 8002996:	4619      	mov	r1, r3
 8002998:	4861      	ldr	r0, [pc, #388]	@ (8002b20 <MX_GPIO_Init+0x2e0>)
 800299a:	f004 fb95 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ISM330DHCX_INT1_Pin IIS3DWB_INT1_Pin */
  GPIO_InitStruct.Pin = ISM330DHCX_INT1_Pin|IIS3DWB_INT1_Pin;
 800299e:	2318      	movs	r3, #24
 80029a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029a2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029ac:	1d3b      	adds	r3, r7, #4
 80029ae:	4619      	mov	r1, r3
 80029b0:	485e      	ldr	r0, [pc, #376]	@ (8002b2c <MX_GPIO_Init+0x2ec>)
 80029b2:	f004 fb89 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 80029b6:	2304      	movs	r3, #4
 80029b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 80029c4:	1d3b      	adds	r3, r7, #4
 80029c6:	4619      	mov	r1, r3
 80029c8:	4855      	ldr	r0, [pc, #340]	@ (8002b20 <MX_GPIO_Init+0x2e0>)
 80029ca:	f004 fb7d 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPDT_SEL_1_Pin SPDT_SEL_2_Pin */
  GPIO_InitStruct.Pin = SPDT_SEL_1_Pin|SPDT_SEL_2_Pin;
 80029ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d4:	2301      	movs	r3, #1
 80029d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e0:	1d3b      	adds	r3, r7, #4
 80029e2:	4619      	mov	r1, r3
 80029e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029e8:	f004 fb6e 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : STBC02_WAKE_UP_Pin */
  GPIO_InitStruct.Pin = STBC02_WAKE_UP_Pin;
 80029ec:	2301      	movs	r3, #1
 80029ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029f0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STBC02_WAKE_UP_GPIO_Port, &GPIO_InitStruct);
 80029fa:	1d3b      	adds	r3, r7, #4
 80029fc:	4619      	mov	r1, r3
 80029fe:	4849      	ldr	r0, [pc, #292]	@ (8002b24 <MX_GPIO_Init+0x2e4>)
 8002a00:	f004 fb62 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8002a04:	2302      	movs	r3, #2
 8002a06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a10:	2300      	movs	r3, #0
 8002a12:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8002a14:	1d3b      	adds	r3, r7, #4
 8002a16:	4619      	mov	r1, r3
 8002a18:	4842      	ldr	r0, [pc, #264]	@ (8002b24 <MX_GPIO_Init+0x2e4>)
 8002a1a:	f004 fb55 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PRIMBATMS_CTRL_Pin ST1PS02_AUX_Pin LED_GREEN_Pin LED_RED_Pin
                           MX66L2G45G_nRST_Pin STSAFE_nRESET_Pin */
  GPIO_InitStruct.Pin = PRIMBATMS_CTRL_Pin|ST1PS02_AUX_Pin|LED_GREEN_Pin|LED_RED_Pin
 8002a1e:	f646 5304 	movw	r3, #27908	@ 0x6d04
 8002a22:	607b      	str	r3, [r7, #4]
                          |MX66L2G45G_nRST_Pin|STSAFE_nRESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a24:	2301      	movs	r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a30:	1d3b      	adds	r3, r7, #4
 8002a32:	4619      	mov	r1, r3
 8002a34:	483c      	ldr	r0, [pc, #240]	@ (8002b28 <MX_GPIO_Init+0x2e8>)
 8002a36:	f004 fb47 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : STBC02_SW_SEL_Pin */
  GPIO_InitStruct.Pin = STBC02_SW_SEL_Pin;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a46:	2303      	movs	r3, #3
 8002a48:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(STBC02_SW_SEL_GPIO_Port, &GPIO_InitStruct);
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4837      	ldr	r0, [pc, #220]	@ (8002b2c <MX_GPIO_Init+0x2ec>)
 8002a50:	f004 fb3a 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : STBC02_CEN_Pin */
  GPIO_InitStruct.Pin = STBC02_CEN_Pin;
 8002a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002a5a:	2311      	movs	r3, #17
 8002a5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a62:	2300      	movs	r3, #0
 8002a64:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(STBC02_CEN_GPIO_Port, &GPIO_InitStruct);
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	4619      	mov	r1, r3
 8002a6a:	482f      	ldr	r0, [pc, #188]	@ (8002b28 <MX_GPIO_Init+0x2e8>)
 8002a6c:	f004 fb2c 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST1PS02_PGOOD_Pin */
  GPIO_InitStruct.Pin = ST1PS02_PGOOD_Pin;
 8002a70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ST1PS02_PGOOD_GPIO_Port, &GPIO_InitStruct);
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	4619      	mov	r1, r3
 8002a82:	4829      	ldr	r0, [pc, #164]	@ (8002b28 <MX_GPIO_Init+0x2e8>)
 8002a84:	f004 fb20 	bl	80070c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_4_Pin */
  GPIO_InitStruct.Pin = GPIO_4_Pin;
 8002a88:	2304      	movs	r3, #4
 8002a8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_4_GPIO_Port, &GPIO_InitStruct);
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4823      	ldr	r0, [pc, #140]	@ (8002b2c <MX_GPIO_Init+0x2ec>)
 8002a9e:	f004 fb13 	bl	80070c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	210f      	movs	r1, #15
 8002aa6:	2006      	movs	r0, #6
 8002aa8:	f004 f835 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002aac:	2006      	movs	r0, #6
 8002aae:	f004 f84c 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	2007      	movs	r0, #7
 8002ab8:	f004 f82d 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002abc:	2007      	movs	r0, #7
 8002abe:	f004 f844 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 15, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	210f      	movs	r1, #15
 8002ac6:	2008      	movs	r0, #8
 8002ac8:	f004 f825 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002acc:	2008      	movs	r0, #8
 8002ace:	f004 f83c 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	2009      	movs	r0, #9
 8002ad8:	f004 f81d 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002adc:	2009      	movs	r0, #9
 8002ade:	f004 f834 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	200a      	movs	r0, #10
 8002ae8:	f004 f815 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002aec:	200a      	movs	r0, #10
 8002aee:	f004 f82c 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2101      	movs	r1, #1
 8002af6:	2017      	movs	r0, #23
 8002af8:	f004 f80d 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002afc:	2017      	movs	r0, #23
 8002afe:	f004 f824 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002b02:	2200      	movs	r2, #0
 8002b04:	2101      	movs	r1, #1
 8002b06:	2028      	movs	r0, #40	@ 0x28
 8002b08:	f004 f805 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b0c:	2028      	movs	r0, #40	@ 0x28
 8002b0e:	f004 f81c 	bl	8006b4a <HAL_NVIC_EnableIRQ>

}
 8002b12:	bf00      	nop
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	48000800 	.word	0x48000800
 8002b20:	48000400 	.word	0x48000400
 8002b24:	48001c00 	.word	0x48001c00
 8002b28:	48000c00 	.word	0x48000c00
 8002b2c:	48001000 	.word	0x48001000

08002b30 <LL_EXTI_EnableIT_0_31>:
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002b38:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <LL_EXTI_EnableIT_0_31+0x24>)
 8002b3a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002b3e:	4905      	ldr	r1, [pc, #20]	@ (8002b54 <LL_EXTI_EnableIT_0_31+0x24>)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	58000800 	.word	0x58000800

08002b58 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002b60:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	4904      	ldr	r1, [pc, #16]	@ (8002b78 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	600b      	str	r3, [r1, #0]

}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	58000800 	.word	0x58000800

08002b7c <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b82:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb8 <ReadRtcSsrValue+0x3c>)
 8002b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <ReadRtcSsrValue+0x3c>)
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8002b92:	e005      	b.n	8002ba0 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b98:	4b07      	ldr	r3, [pc, #28]	@ (8002bb8 <ReadRtcSsrValue+0x3c>)
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d1f5      	bne.n	8002b94 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8002ba8:	683b      	ldr	r3, [r7, #0]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40002800 	.word	0x40002800

08002bbc <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	460a      	mov	r2, r1
 8002bc6:	71fb      	strb	r3, [r7, #7]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002bcc:	79ba      	ldrb	r2, [r7, #6]
 8002bce:	491d      	ldr	r1, [pc, #116]	@ (8002c44 <LinkTimerAfter+0x88>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	440b      	add	r3, r1
 8002bda:	3315      	adds	r3, #21
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	2b06      	cmp	r3, #6
 8002be4:	d009      	beq.n	8002bfa <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8002be6:	7bfa      	ldrb	r2, [r7, #15]
 8002be8:	4916      	ldr	r1, [pc, #88]	@ (8002c44 <LinkTimerAfter+0x88>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3314      	adds	r3, #20
 8002bf6:	79fa      	ldrb	r2, [r7, #7]
 8002bf8:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8002bfa:	79fa      	ldrb	r2, [r7, #7]
 8002bfc:	4911      	ldr	r1, [pc, #68]	@ (8002c44 <LinkTimerAfter+0x88>)
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	440b      	add	r3, r1
 8002c08:	3315      	adds	r3, #21
 8002c0a:	7bfa      	ldrb	r2, [r7, #15]
 8002c0c:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002c0e:	79fa      	ldrb	r2, [r7, #7]
 8002c10:	490c      	ldr	r1, [pc, #48]	@ (8002c44 <LinkTimerAfter+0x88>)
 8002c12:	4613      	mov	r3, r2
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4413      	add	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	440b      	add	r3, r1
 8002c1c:	3314      	adds	r3, #20
 8002c1e:	79ba      	ldrb	r2, [r7, #6]
 8002c20:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002c22:	79ba      	ldrb	r2, [r7, #6]
 8002c24:	4907      	ldr	r1, [pc, #28]	@ (8002c44 <LinkTimerAfter+0x88>)
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	440b      	add	r3, r1
 8002c30:	3315      	adds	r3, #21
 8002c32:	79fa      	ldrb	r2, [r7, #7]
 8002c34:	701a      	strb	r2, [r3, #0]

  return;
 8002c36:	bf00      	nop
}
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	20000570 	.word	0x20000570

08002c48 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	460a      	mov	r2, r1
 8002c52:	71fb      	strb	r3, [r7, #7]
 8002c54:	4613      	mov	r3, r2
 8002c56:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8002c58:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <LinkTimerBefore+0xb8>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	79ba      	ldrb	r2, [r7, #6]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d032      	beq.n	8002cca <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002c64:	79ba      	ldrb	r2, [r7, #6]
 8002c66:	4927      	ldr	r1, [pc, #156]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002c68:	4613      	mov	r3, r2
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	4413      	add	r3, r2
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	440b      	add	r3, r1
 8002c72:	3314      	adds	r3, #20
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8002c78:	7bfa      	ldrb	r2, [r7, #15]
 8002c7a:	4922      	ldr	r1, [pc, #136]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	440b      	add	r3, r1
 8002c86:	3315      	adds	r3, #21
 8002c88:	79fa      	ldrb	r2, [r7, #7]
 8002c8a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002c8c:	79fa      	ldrb	r2, [r7, #7]
 8002c8e:	491d      	ldr	r1, [pc, #116]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002c90:	4613      	mov	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	3315      	adds	r3, #21
 8002c9c:	79ba      	ldrb	r2, [r7, #6]
 8002c9e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8002ca0:	79fa      	ldrb	r2, [r7, #7]
 8002ca2:	4918      	ldr	r1, [pc, #96]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	4413      	add	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	440b      	add	r3, r1
 8002cae:	3314      	adds	r3, #20
 8002cb0:	7bfa      	ldrb	r2, [r7, #15]
 8002cb2:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002cb4:	79ba      	ldrb	r2, [r7, #6]
 8002cb6:	4913      	ldr	r1, [pc, #76]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002cb8:	4613      	mov	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4413      	add	r3, r2
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3314      	adds	r3, #20
 8002cc4:	79fa      	ldrb	r2, [r7, #7]
 8002cc6:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8002cc8:	e014      	b.n	8002cf4 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8002cca:	79fa      	ldrb	r2, [r7, #7]
 8002ccc:	490d      	ldr	r1, [pc, #52]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002cce:	4613      	mov	r3, r2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	4413      	add	r3, r2
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	440b      	add	r3, r1
 8002cd8:	3315      	adds	r3, #21
 8002cda:	79ba      	ldrb	r2, [r7, #6]
 8002cdc:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002cde:	79ba      	ldrb	r2, [r7, #6]
 8002ce0:	4908      	ldr	r1, [pc, #32]	@ (8002d04 <LinkTimerBefore+0xbc>)
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	4413      	add	r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	440b      	add	r3, r1
 8002cec:	3314      	adds	r3, #20
 8002cee:	79fa      	ldrb	r2, [r7, #7]
 8002cf0:	701a      	strb	r2, [r3, #0]
  return;
 8002cf2:	bf00      	nop
}
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	20000600 	.word	0x20000600
 8002d04:	20000570 	.word	0x20000570

08002d08 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002d12:	4b4e      	ldr	r3, [pc, #312]	@ (8002e4c <linkTimer+0x144>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b06      	cmp	r3, #6
 8002d1a:	d118      	bne.n	8002d4e <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002d1c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e4c <linkTimer+0x144>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	4b4b      	ldr	r3, [pc, #300]	@ (8002e50 <linkTimer+0x148>)
 8002d24:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8002d26:	4a49      	ldr	r2, [pc, #292]	@ (8002e4c <linkTimer+0x144>)
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002d2c:	79fa      	ldrb	r2, [r7, #7]
 8002d2e:	4949      	ldr	r1, [pc, #292]	@ (8002e54 <linkTimer+0x14c>)
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	440b      	add	r3, r1
 8002d3a:	3315      	adds	r3, #21
 8002d3c:	2206      	movs	r2, #6
 8002d3e:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002d40:	4b45      	ldr	r3, [pc, #276]	@ (8002e58 <linkTimer+0x150>)
 8002d42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d46:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	81fb      	strh	r3, [r7, #14]
 8002d4c:	e078      	b.n	8002e40 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8002d4e:	f000 f909 	bl	8002f64 <ReturnTimeElapsed>
 8002d52:	4603      	mov	r3, r0
 8002d54:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8002d56:	79fa      	ldrb	r2, [r7, #7]
 8002d58:	493e      	ldr	r1, [pc, #248]	@ (8002e54 <linkTimer+0x14c>)
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	4413      	add	r3, r2
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	440b      	add	r3, r1
 8002d64:	3308      	adds	r3, #8
 8002d66:	6819      	ldr	r1, [r3, #0]
 8002d68:	89fb      	ldrh	r3, [r7, #14]
 8002d6a:	79fa      	ldrb	r2, [r7, #7]
 8002d6c:	4419      	add	r1, r3
 8002d6e:	4839      	ldr	r0, [pc, #228]	@ (8002e54 <linkTimer+0x14c>)
 8002d70:	4613      	mov	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	4403      	add	r3, r0
 8002d7a:	3308      	adds	r3, #8
 8002d7c:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8002d7e:	79fa      	ldrb	r2, [r7, #7]
 8002d80:	4934      	ldr	r1, [pc, #208]	@ (8002e54 <linkTimer+0x14c>)
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3308      	adds	r3, #8
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8002d92:	4b2e      	ldr	r3, [pc, #184]	@ (8002e4c <linkTimer+0x144>)
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4a2e      	ldr	r2, [pc, #184]	@ (8002e54 <linkTimer+0x14c>)
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	440b      	add	r3, r1
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	4413      	add	r3, r2
 8002da6:	3308      	adds	r3, #8
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d337      	bcc.n	8002e20 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8002db0:	4b26      	ldr	r3, [pc, #152]	@ (8002e4c <linkTimer+0x144>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8002db6:	7b7a      	ldrb	r2, [r7, #13]
 8002db8:	4926      	ldr	r1, [pc, #152]	@ (8002e54 <linkTimer+0x14c>)
 8002dba:	4613      	mov	r3, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	4413      	add	r3, r2
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	440b      	add	r3, r1
 8002dc4:	3315      	adds	r3, #21
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002dca:	e013      	b.n	8002df4 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002dcc:	7b7a      	ldrb	r2, [r7, #13]
 8002dce:	4921      	ldr	r1, [pc, #132]	@ (8002e54 <linkTimer+0x14c>)
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	440b      	add	r3, r1
 8002dda:	3315      	adds	r3, #21
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002de0:	7b7a      	ldrb	r2, [r7, #13]
 8002de2:	491c      	ldr	r1, [pc, #112]	@ (8002e54 <linkTimer+0x14c>)
 8002de4:	4613      	mov	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4413      	add	r3, r2
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	440b      	add	r3, r1
 8002dee:	3315      	adds	r3, #21
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002df4:	7b3b      	ldrb	r3, [r7, #12]
 8002df6:	2b06      	cmp	r3, #6
 8002df8:	d00b      	beq.n	8002e12 <linkTimer+0x10a>
 8002dfa:	7b3a      	ldrb	r2, [r7, #12]
 8002dfc:	4915      	ldr	r1, [pc, #84]	@ (8002e54 <linkTimer+0x14c>)
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	440b      	add	r3, r1
 8002e08:	3308      	adds	r3, #8
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d2dc      	bcs.n	8002dcc <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002e12:	7b7a      	ldrb	r2, [r7, #13]
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	4611      	mov	r1, r2
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff fecf 	bl	8002bbc <LinkTimerAfter>
 8002e1e:	e00f      	b.n	8002e40 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002e20:	4b0a      	ldr	r3, [pc, #40]	@ (8002e4c <linkTimer+0x144>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	4611      	mov	r1, r2
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff ff0c 	bl	8002c48 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002e30:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <linkTimer+0x144>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	4b06      	ldr	r3, [pc, #24]	@ (8002e50 <linkTimer+0x148>)
 8002e38:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8002e3a:	4a04      	ldr	r2, [pc, #16]	@ (8002e4c <linkTimer+0x144>)
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8002e40:	89fb      	ldrh	r3, [r7, #14]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000600 	.word	0x20000600
 8002e50:	20000601 	.word	0x20000601
 8002e54:	20000570 	.word	0x20000570
 8002e58:	20000604 	.word	0x20000604

08002e5c <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	4603      	mov	r3, r0
 8002e64:	460a      	mov	r2, r1
 8002e66:	71fb      	strb	r3, [r7, #7]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002e6c:	4b39      	ldr	r3, [pc, #228]	@ (8002f54 <UnlinkTimer+0xf8>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	79fa      	ldrb	r2, [r7, #7]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d111      	bne.n	8002e9c <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002e78:	4b36      	ldr	r3, [pc, #216]	@ (8002f54 <UnlinkTimer+0xf8>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <UnlinkTimer+0xfc>)
 8002e80:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8002e82:	79fa      	ldrb	r2, [r7, #7]
 8002e84:	4935      	ldr	r1, [pc, #212]	@ (8002f5c <UnlinkTimer+0x100>)
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	440b      	add	r3, r1
 8002e90:	3315      	adds	r3, #21
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	4b2f      	ldr	r3, [pc, #188]	@ (8002f54 <UnlinkTimer+0xf8>)
 8002e98:	701a      	strb	r2, [r3, #0]
 8002e9a:	e03e      	b.n	8002f1a <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002e9c:	79fa      	ldrb	r2, [r7, #7]
 8002e9e:	492f      	ldr	r1, [pc, #188]	@ (8002f5c <UnlinkTimer+0x100>)
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	4413      	add	r3, r2
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	440b      	add	r3, r1
 8002eaa:	3314      	adds	r3, #20
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8002eb0:	79fa      	ldrb	r2, [r7, #7]
 8002eb2:	492a      	ldr	r1, [pc, #168]	@ (8002f5c <UnlinkTimer+0x100>)
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3315      	adds	r3, #21
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002ec4:	79f9      	ldrb	r1, [r7, #7]
 8002ec6:	7bfa      	ldrb	r2, [r7, #15]
 8002ec8:	4824      	ldr	r0, [pc, #144]	@ (8002f5c <UnlinkTimer+0x100>)
 8002eca:	460b      	mov	r3, r1
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	440b      	add	r3, r1
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	4403      	add	r3, r0
 8002ed4:	3315      	adds	r3, #21
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	b2d8      	uxtb	r0, r3
 8002eda:	4920      	ldr	r1, [pc, #128]	@ (8002f5c <UnlinkTimer+0x100>)
 8002edc:	4613      	mov	r3, r2
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4413      	add	r3, r2
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	440b      	add	r3, r1
 8002ee6:	3315      	adds	r3, #21
 8002ee8:	4602      	mov	r2, r0
 8002eea:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002eec:	7bbb      	ldrb	r3, [r7, #14]
 8002eee:	2b06      	cmp	r3, #6
 8002ef0:	d013      	beq.n	8002f1a <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002ef2:	79f9      	ldrb	r1, [r7, #7]
 8002ef4:	7bba      	ldrb	r2, [r7, #14]
 8002ef6:	4819      	ldr	r0, [pc, #100]	@ (8002f5c <UnlinkTimer+0x100>)
 8002ef8:	460b      	mov	r3, r1
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	440b      	add	r3, r1
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	4403      	add	r3, r0
 8002f02:	3314      	adds	r3, #20
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	b2d8      	uxtb	r0, r3
 8002f08:	4914      	ldr	r1, [pc, #80]	@ (8002f5c <UnlinkTimer+0x100>)
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	440b      	add	r3, r1
 8002f14:	3314      	adds	r3, #20
 8002f16:	4602      	mov	r2, r0
 8002f18:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8002f1a:	79fa      	ldrb	r2, [r7, #7]
 8002f1c:	490f      	ldr	r1, [pc, #60]	@ (8002f5c <UnlinkTimer+0x100>)
 8002f1e:	4613      	mov	r3, r2
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4413      	add	r3, r2
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	440b      	add	r3, r1
 8002f28:	330c      	adds	r3, #12
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8002f2e:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <UnlinkTimer+0xf8>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b06      	cmp	r3, #6
 8002f36:	d107      	bne.n	8002f48 <UnlinkTimer+0xec>
 8002f38:	79bb      	ldrb	r3, [r7, #6]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d104      	bne.n	8002f48 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002f3e:	4b08      	ldr	r3, [pc, #32]	@ (8002f60 <UnlinkTimer+0x104>)
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f44:	601a      	str	r2, [r3, #0]
  }

  return;
 8002f46:	bf00      	nop
 8002f48:	bf00      	nop
}
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	20000600 	.word	0x20000600
 8002f58:	20000601 	.word	0x20000601
 8002f5c:	20000570 	.word	0x20000570
 8002f60:	20000604 	.word	0x20000604

08002f64 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8002f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd4 <ReturnTimeElapsed+0x70>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f72:	d026      	beq.n	8002fc2 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002f74:	f7ff fe02 	bl	8002b7c <ReadRtcSsrValue>
 8002f78:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8002f7a:	4b16      	ldr	r3, [pc, #88]	@ (8002fd4 <ReturnTimeElapsed+0x70>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d805      	bhi.n	8002f90 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002f84:	4b13      	ldr	r3, [pc, #76]	@ (8002fd4 <ReturnTimeElapsed+0x70>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	607b      	str	r3, [r7, #4]
 8002f8e:	e00a      	b.n	8002fa6 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002f90:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <ReturnTimeElapsed+0x74>)
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	461a      	mov	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd4 <ReturnTimeElapsed+0x70>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8002fdc <ReturnTimeElapsed+0x78>)
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	461a      	mov	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	fb02 f303 	mul.w	r3, r2, r3
 8002fb2:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe0 <ReturnTimeElapsed+0x7c>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	40d3      	lsrs	r3, r2
 8002fbe:	607b      	str	r3, [r7, #4]
 8002fc0:	e001      	b.n	8002fc6 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	b29b      	uxth	r3, r3
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000604 	.word	0x20000604
 8002fd8:	2000060c 	.word	0x2000060c
 8002fdc:	2000060a 	.word	0x2000060a
 8002fe0:	20000609 	.word	0x20000609

08002fe4 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8002fee:	88fb      	ldrh	r3, [r7, #6]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d108      	bne.n	8003006 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002ff4:	f7ff fdc2 	bl	8002b7c <ReadRtcSsrValue>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	4a21      	ldr	r2, [pc, #132]	@ (8003080 <RestartWakeupCounter+0x9c>)
 8002ffc:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002ffe:	2003      	movs	r0, #3
 8003000:	f003 fdcb 	bl	8006b9a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8003004:	e039      	b.n	800307a <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8003006:	88fb      	ldrh	r3, [r7, #6]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d803      	bhi.n	8003014 <RestartWakeupCounter+0x30>
 800300c:	4b1d      	ldr	r3, [pc, #116]	@ (8003084 <RestartWakeupCounter+0xa0>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d002      	beq.n	800301a <RestartWakeupCounter+0x36>
      Value -= 1;
 8003014:	88fb      	ldrh	r3, [r7, #6]
 8003016:	3b01      	subs	r3, #1
 8003018:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800301a:	bf00      	nop
 800301c:	4b1a      	ldr	r3, [pc, #104]	@ (8003088 <RestartWakeupCounter+0xa4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f003 0304 	and.w	r3, r3, #4
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0f8      	beq.n	800301c <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800302a:	4b17      	ldr	r3, [pc, #92]	@ (8003088 <RestartWakeupCounter+0xa4>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	b2da      	uxtb	r2, r3
 8003032:	4b15      	ldr	r3, [pc, #84]	@ (8003088 <RestartWakeupCounter+0xa4>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800303a:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800303c:	4b13      	ldr	r3, [pc, #76]	@ (800308c <RestartWakeupCounter+0xa8>)
 800303e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003042:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8003044:	2003      	movs	r0, #3
 8003046:	f003 fdb6 	bl	8006bb6 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 800304a:	4b11      	ldr	r3, [pc, #68]	@ (8003090 <RestartWakeupCounter+0xac>)
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	0c1b      	lsrs	r3, r3, #16
 8003050:	041b      	lsls	r3, r3, #16
 8003052:	88fa      	ldrh	r2, [r7, #6]
 8003054:	490e      	ldr	r1, [pc, #56]	@ (8003090 <RestartWakeupCounter+0xac>)
 8003056:	4313      	orrs	r3, r2
 8003058:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800305a:	f7ff fd8f 	bl	8002b7c <ReadRtcSsrValue>
 800305e:	4603      	mov	r3, r0
 8003060:	4a07      	ldr	r2, [pc, #28]	@ (8003080 <RestartWakeupCounter+0x9c>)
 8003062:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8003064:	4b08      	ldr	r3, [pc, #32]	@ (8003088 <RestartWakeupCounter+0xa4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	4b07      	ldr	r3, [pc, #28]	@ (8003088 <RestartWakeupCounter+0xa4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003072:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8003074:	f3af 8000 	nop.w
  return ;
 8003078:	bf00      	nop
}
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20000604 	.word	0x20000604
 8003084:	20000609 	.word	0x20000609
 8003088:	20000738 	.word	0x20000738
 800308c:	58000800 	.word	0x58000800
 8003090:	40002800 	.word	0x40002800

08003094 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800309a:	4b45      	ldr	r3, [pc, #276]	@ (80031b0 <RescheduleTimerList+0x11c>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a6:	d107      	bne.n	80030b8 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80030a8:	bf00      	nop
 80030aa:	4b42      	ldr	r3, [pc, #264]	@ (80031b4 <RescheduleTimerList+0x120>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1f8      	bne.n	80030aa <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80030b8:	4b3e      	ldr	r3, [pc, #248]	@ (80031b4 <RescheduleTimerList+0x120>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	4b3d      	ldr	r3, [pc, #244]	@ (80031b4 <RescheduleTimerList+0x120>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030c6:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80030c8:	4b3b      	ldr	r3, [pc, #236]	@ (80031b8 <RescheduleTimerList+0x124>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80030ce:	7bfa      	ldrb	r2, [r7, #15]
 80030d0:	493a      	ldr	r1, [pc, #232]	@ (80031bc <RescheduleTimerList+0x128>)
 80030d2:	4613      	mov	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	4413      	add	r3, r2
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	440b      	add	r3, r1
 80030dc:	3308      	adds	r3, #8
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 80030e2:	f7ff ff3f 	bl	8002f64 <ReturnTimeElapsed>
 80030e6:	4603      	mov	r3, r0
 80030e8:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d205      	bcs.n	80030fe <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 80030f2:	2300      	movs	r3, #0
 80030f4:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80030f6:	4b32      	ldr	r3, [pc, #200]	@ (80031c0 <RescheduleTimerList+0x12c>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	701a      	strb	r2, [r3, #0]
 80030fc:	e04d      	b.n	800319a <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	4a30      	ldr	r2, [pc, #192]	@ (80031c4 <RescheduleTimerList+0x130>)
 8003102:	8812      	ldrh	r2, [r2, #0]
 8003104:	b292      	uxth	r2, r2
 8003106:	4413      	add	r3, r2
 8003108:	461a      	mov	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4293      	cmp	r3, r2
 800310e:	d906      	bls.n	800311e <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8003110:	4b2c      	ldr	r3, [pc, #176]	@ (80031c4 <RescheduleTimerList+0x130>)
 8003112:	881b      	ldrh	r3, [r3, #0]
 8003114:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8003116:	4b2a      	ldr	r3, [pc, #168]	@ (80031c0 <RescheduleTimerList+0x12c>)
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]
 800311c:	e03d      	b.n	800319a <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	b29a      	uxth	r2, r3
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8003128:	4b25      	ldr	r3, [pc, #148]	@ (80031c0 <RescheduleTimerList+0x12c>)
 800312a:	2201      	movs	r2, #1
 800312c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800312e:	e034      	b.n	800319a <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8003130:	7bfa      	ldrb	r2, [r7, #15]
 8003132:	4922      	ldr	r1, [pc, #136]	@ (80031bc <RescheduleTimerList+0x128>)
 8003134:	4613      	mov	r3, r2
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	4413      	add	r3, r2
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	440b      	add	r3, r1
 800313e:	3308      	adds	r3, #8
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	429a      	cmp	r2, r3
 8003146:	d20a      	bcs.n	800315e <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8003148:	7bfa      	ldrb	r2, [r7, #15]
 800314a:	491c      	ldr	r1, [pc, #112]	@ (80031bc <RescheduleTimerList+0x128>)
 800314c:	4613      	mov	r3, r2
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	4413      	add	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	440b      	add	r3, r1
 8003156:	3308      	adds	r3, #8
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	e013      	b.n	8003186 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800315e:	7bfa      	ldrb	r2, [r7, #15]
 8003160:	4916      	ldr	r1, [pc, #88]	@ (80031bc <RescheduleTimerList+0x128>)
 8003162:	4613      	mov	r3, r2
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	4413      	add	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	440b      	add	r3, r1
 800316c:	3308      	adds	r3, #8
 800316e:	6819      	ldr	r1, [r3, #0]
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	7bfa      	ldrb	r2, [r7, #15]
 8003174:	1ac9      	subs	r1, r1, r3
 8003176:	4811      	ldr	r0, [pc, #68]	@ (80031bc <RescheduleTimerList+0x128>)
 8003178:	4613      	mov	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4413      	add	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4403      	add	r3, r0
 8003182:	3308      	adds	r3, #8
 8003184:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8003186:	7bfa      	ldrb	r2, [r7, #15]
 8003188:	490c      	ldr	r1, [pc, #48]	@ (80031bc <RescheduleTimerList+0x128>)
 800318a:	4613      	mov	r3, r2
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	4413      	add	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	440b      	add	r3, r1
 8003194:	3315      	adds	r3, #21
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800319a:	7bfb      	ldrb	r3, [r7, #15]
 800319c:	2b06      	cmp	r3, #6
 800319e:	d1c7      	bne.n	8003130 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80031a0:	89bb      	ldrh	r3, [r7, #12]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ff1e 	bl	8002fe4 <RestartWakeupCounter>

  return ;
 80031a8:	bf00      	nop
}
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40002800 	.word	0x40002800
 80031b4:	20000738 	.word	0x20000738
 80031b8:	20000600 	.word	0x20000600
 80031bc:	20000570 	.word	0x20000570
 80031c0:	20000608 	.word	0x20000608
 80031c4:	2000060e 	.word	0x2000060e

080031c8 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08a      	sub	sp, #40	@ 0x28
 80031cc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ce:	f3ef 8310 	mrs	r3, PRIMASK
 80031d2:	617b      	str	r3, [r7, #20]
  return(result);
 80031d4:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80031d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80031d8:	b672      	cpsid	i
}
 80031da:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80031dc:	4b59      	ldr	r3, [pc, #356]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	22ca      	movs	r2, #202	@ 0xca
 80031e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80031e4:	4b57      	ldr	r3, [pc, #348]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2253      	movs	r2, #83	@ 0x53
 80031ea:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 80031ec:	4b55      	ldr	r3, [pc, #340]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	4b54      	ldr	r3, [pc, #336]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031fa:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 80031fc:	4b52      	ldr	r3, [pc, #328]	@ (8003348 <HW_TS_RTC_Wakeup_Handler+0x180>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8003204:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003208:	4950      	ldr	r1, [pc, #320]	@ (800334c <HW_TS_RTC_Wakeup_Handler+0x184>)
 800320a:	4613      	mov	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	4413      	add	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	440b      	add	r3, r1
 8003214:	330c      	adds	r3, #12
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d16e      	bne.n	80032fc <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800321e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003222:	494a      	ldr	r1, [pc, #296]	@ (800334c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	440b      	add	r3, r1
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8003232:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003236:	4945      	ldr	r1, [pc, #276]	@ (800334c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8003238:	4613      	mov	r3, r2
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	4413      	add	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	440b      	add	r3, r1
 8003242:	3310      	adds	r3, #16
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8003248:	4b41      	ldr	r3, [pc, #260]	@ (8003350 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d04c      	beq.n	80032ec <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8003252:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003256:	493d      	ldr	r1, [pc, #244]	@ (800334c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8003258:	4613      	mov	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	4413      	add	r3, r2
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	440b      	add	r3, r1
 8003262:	330d      	adds	r3, #13
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b01      	cmp	r3, #1
 800326a:	d124      	bne.n	80032b6 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800326c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003270:	2101      	movs	r1, #1
 8003272:	4618      	mov	r0, r3
 8003274:	f7ff fdf2 	bl	8002e5c <UnlinkTimer>
 8003278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327a:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	f383 8810 	msr	PRIMASK, r3
}
 8003282:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8003284:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003288:	4930      	ldr	r1, [pc, #192]	@ (800334c <HW_TS_RTC_Wakeup_Handler+0x184>)
 800328a:	4613      	mov	r3, r2
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	4413      	add	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	440b      	add	r3, r1
 8003294:	3304      	adds	r3, #4
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800329c:	4611      	mov	r1, r2
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 fa32 	bl	8003708 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80032a4:	4b27      	ldr	r3, [pc, #156]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	22ca      	movs	r2, #202	@ 0xca
 80032aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80032ac:	4b25      	ldr	r3, [pc, #148]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2253      	movs	r2, #83	@ 0x53
 80032b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80032b4:	e012      	b.n	80032dc <HW_TS_RTC_Wakeup_Handler+0x114>
 80032b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f383 8810 	msr	PRIMASK, r3
}
 80032c0:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80032c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 f99a 	bl	8003600 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80032cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	22ca      	movs	r2, #202	@ 0xca
 80032d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80032d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2253      	movs	r2, #83	@ 0x53
 80032da:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80032dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032e0:	69fa      	ldr	r2, [r7, #28]
 80032e2:	4619      	mov	r1, r3
 80032e4:	69b8      	ldr	r0, [r7, #24]
 80032e6:	f000 fa95 	bl	8003814 <HW_TS_RTC_Int_AppNot>
 80032ea:	e022      	b.n	8003332 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80032ec:	f7ff fed2 	bl	8003094 <RescheduleTimerList>
 80032f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f383 8810 	msr	PRIMASK, r3
}
 80032fa:	e01a      	b.n	8003332 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80032fc:	bf00      	nop
 80032fe:	4b11      	ldr	r3, [pc, #68]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0f8      	beq.n	80032fe <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800330c:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800331c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800331e:	4b0d      	ldr	r3, [pc, #52]	@ (8003354 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003320:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003324:	60da      	str	r2, [r3, #12]
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f383 8810 	msr	PRIMASK, r3
}
 8003330:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8003332:	4b04      	ldr	r3, [pc, #16]	@ (8003344 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	22ff      	movs	r2, #255	@ 0xff
 8003338:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800333a:	bf00      	nop
}
 800333c:	3728      	adds	r7, #40	@ 0x28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20000738 	.word	0x20000738
 8003348:	20000600 	.word	0x20000600
 800334c:	20000570 	.word	0x20000570
 8003350:	20000608 	.word	0x20000608
 8003354:	58000800 	.word	0x58000800

08003358 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	6039      	str	r1, [r7, #0]
 8003362:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8003364:	4b5e      	ldr	r3, [pc, #376]	@ (80034e0 <HW_TS_Init+0x188>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	22ca      	movs	r2, #202	@ 0xca
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24
 800336c:	4b5c      	ldr	r3, [pc, #368]	@ (80034e0 <HW_TS_Init+0x188>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2253      	movs	r2, #83	@ 0x53
 8003372:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003374:	4b5b      	ldr	r3, [pc, #364]	@ (80034e4 <HW_TS_Init+0x18c>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	4a5a      	ldr	r2, [pc, #360]	@ (80034e4 <HW_TS_Init+0x18c>)
 800337a:	f043 0320 	orr.w	r3, r3, #32
 800337e:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8003380:	4b58      	ldr	r3, [pc, #352]	@ (80034e4 <HW_TS_Init+0x18c>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	b2db      	uxtb	r3, r3
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	b2db      	uxtb	r3, r3
 800338c:	f1c3 0304 	rsb	r3, r3, #4
 8003390:	b2da      	uxtb	r2, r3
 8003392:	4b55      	ldr	r3, [pc, #340]	@ (80034e8 <HW_TS_Init+0x190>)
 8003394:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8003396:	4b53      	ldr	r3, [pc, #332]	@ (80034e4 <HW_TS_Init+0x18c>)
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800339e:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80033a2:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	fa92 f2a2 	rbit	r2, r2
 80033aa:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	2a00      	cmp	r2, #0
 80033b4:	d101      	bne.n	80033ba <HW_TS_Init+0x62>
  {
    return 32U;
 80033b6:	2220      	movs	r2, #32
 80033b8:	e003      	b.n	80033c2 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	fab2 f282 	clz	r2, r2
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	40d3      	lsrs	r3, r2
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	3301      	adds	r3, #1
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	4b48      	ldr	r3, [pc, #288]	@ (80034ec <HW_TS_Init+0x194>)
 80033cc:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80033ce:	4b45      	ldr	r3, [pc, #276]	@ (80034e4 <HW_TS_Init+0x18c>)
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3301      	adds	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	4b44      	ldr	r3, [pc, #272]	@ (80034f0 <HW_TS_Init+0x198>)
 80033e0:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80033e2:	4b43      	ldr	r3, [pc, #268]	@ (80034f0 <HW_TS_Init+0x198>)
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	4a40      	ldr	r2, [pc, #256]	@ (80034ec <HW_TS_Init+0x194>)
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	fb02 f303 	mul.w	r3, r2, r3
 80033f0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033f4:	4a3c      	ldr	r2, [pc, #240]	@ (80034e8 <HW_TS_Init+0x190>)
 80033f6:	7812      	ldrb	r2, [r2, #0]
 80033f8:	40d3      	lsrs	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003402:	4293      	cmp	r3, r2
 8003404:	d904      	bls.n	8003410 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8003406:	4b3b      	ldr	r3, [pc, #236]	@ (80034f4 <HW_TS_Init+0x19c>)
 8003408:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800340c:	801a      	strh	r2, [r3, #0]
 800340e:	e003      	b.n	8003418 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	b29a      	uxth	r2, r3
 8003414:	4b37      	ldr	r3, [pc, #220]	@ (80034f4 <HW_TS_Init+0x19c>)
 8003416:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8003418:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800341c:	f7ff fb9c 	bl	8002b58 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8003420:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003424:	f7ff fb84 	bl	8002b30 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8003428:	79fb      	ldrb	r3, [r7, #7]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d13d      	bne.n	80034aa <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800342e:	4b32      	ldr	r3, [pc, #200]	@ (80034f8 <HW_TS_Init+0x1a0>)
 8003430:	2201      	movs	r2, #1
 8003432:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8003434:	4b31      	ldr	r3, [pc, #196]	@ (80034fc <HW_TS_Init+0x1a4>)
 8003436:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800343a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800343c:	2300      	movs	r3, #0
 800343e:	77fb      	strb	r3, [r7, #31]
 8003440:	e00c      	b.n	800345c <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8003442:	7ffa      	ldrb	r2, [r7, #31]
 8003444:	492e      	ldr	r1, [pc, #184]	@ (8003500 <HW_TS_Init+0x1a8>)
 8003446:	4613      	mov	r3, r2
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	4413      	add	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	440b      	add	r3, r1
 8003450:	330c      	adds	r3, #12
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8003456:	7ffb      	ldrb	r3, [r7, #31]
 8003458:	3301      	adds	r3, #1
 800345a:	77fb      	strb	r3, [r7, #31]
 800345c:	7ffb      	ldrb	r3, [r7, #31]
 800345e:	2b05      	cmp	r3, #5
 8003460:	d9ef      	bls.n	8003442 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8003462:	4b28      	ldr	r3, [pc, #160]	@ (8003504 <HW_TS_Init+0x1ac>)
 8003464:	2206      	movs	r2, #6
 8003466:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8003468:	4b1d      	ldr	r3, [pc, #116]	@ (80034e0 <HW_TS_Init+0x188>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689a      	ldr	r2, [r3, #8]
 800346e:	4b1c      	ldr	r3, [pc, #112]	@ (80034e0 <HW_TS_Init+0x188>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003476:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8003478:	4b19      	ldr	r3, [pc, #100]	@ (80034e0 <HW_TS_Init+0x188>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	4b17      	ldr	r3, [pc, #92]	@ (80034e0 <HW_TS_Init+0x188>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8003488:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800348a:	4b1f      	ldr	r3, [pc, #124]	@ (8003508 <HW_TS_Init+0x1b0>)
 800348c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003490:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8003492:	2003      	movs	r0, #3
 8003494:	f003 fb8f 	bl	8006bb6 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8003498:	4b11      	ldr	r3, [pc, #68]	@ (80034e0 <HW_TS_Init+0x188>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	4b10      	ldr	r3, [pc, #64]	@ (80034e0 <HW_TS_Init+0x188>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034a6:	609a      	str	r2, [r3, #8]
 80034a8:	e009      	b.n	80034be <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <HW_TS_Init+0x188>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80034b8:	2003      	movs	r0, #3
 80034ba:	f003 fb6e 	bl	8006b9a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80034be:	4b08      	ldr	r3, [pc, #32]	@ (80034e0 <HW_TS_Init+0x188>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	22ff      	movs	r2, #255	@ 0xff
 80034c4:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80034c6:	2200      	movs	r2, #0
 80034c8:	2103      	movs	r1, #3
 80034ca:	2003      	movs	r0, #3
 80034cc:	f003 fb23 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80034d0:	2003      	movs	r0, #3
 80034d2:	f003 fb3a 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  return;
 80034d6:	bf00      	nop
}
 80034d8:	3720      	adds	r7, #32
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	20000738 	.word	0x20000738
 80034e4:	40002800 	.word	0x40002800
 80034e8:	20000609 	.word	0x20000609
 80034ec:	2000060a 	.word	0x2000060a
 80034f0:	2000060c 	.word	0x2000060c
 80034f4:	2000060e 	.word	0x2000060e
 80034f8:	20000608 	.word	0x20000608
 80034fc:	20000604 	.word	0x20000604
 8003500:	20000570 	.word	0x20000570
 8003504:	20000600 	.word	0x20000600
 8003508:	58000800 	.word	0x58000800

0800350c <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 800350c:	b480      	push	{r7}
 800350e:	b08b      	sub	sp, #44	@ 0x2c
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	4613      	mov	r3, r2
 800351a:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 800351c:	2300      	movs	r3, #0
 800351e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003522:	f3ef 8310 	mrs	r3, PRIMASK
 8003526:	61fb      	str	r3, [r7, #28]
  return(result);
 8003528:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800352a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800352c:	b672      	cpsid	i
}
 800352e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8003530:	e004      	b.n	800353c <HW_TS_Create+0x30>
  {
    loop++;
 8003532:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003536:	3301      	adds	r3, #1
 8003538:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 800353c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003540:	2b05      	cmp	r3, #5
 8003542:	d80c      	bhi.n	800355e <HW_TS_Create+0x52>
 8003544:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003548:	492c      	ldr	r1, [pc, #176]	@ (80035fc <HW_TS_Create+0xf0>)
 800354a:	4613      	mov	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	4413      	add	r3, r2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	440b      	add	r3, r1
 8003554:	330c      	adds	r3, #12
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1e9      	bne.n	8003532 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800355e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003562:	2b06      	cmp	r3, #6
 8003564:	d038      	beq.n	80035d8 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8003566:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800356a:	4924      	ldr	r1, [pc, #144]	@ (80035fc <HW_TS_Create+0xf0>)
 800356c:	4613      	mov	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	4413      	add	r3, r2
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	440b      	add	r3, r1
 8003576:	330c      	adds	r3, #12
 8003578:	2201      	movs	r2, #1
 800357a:	701a      	strb	r2, [r3, #0]
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	f383 8810 	msr	PRIMASK, r3
}
 8003586:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8003588:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800358c:	491b      	ldr	r1, [pc, #108]	@ (80035fc <HW_TS_Create+0xf0>)
 800358e:	4613      	mov	r3, r2
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	4413      	add	r3, r2
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	440b      	add	r3, r1
 8003598:	3310      	adds	r3, #16
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800359e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80035a2:	4916      	ldr	r1, [pc, #88]	@ (80035fc <HW_TS_Create+0xf0>)
 80035a4:	4613      	mov	r3, r2
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	4413      	add	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	440b      	add	r3, r1
 80035ae:	330d      	adds	r3, #13
 80035b0:	79fa      	ldrb	r2, [r7, #7]
 80035b2:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80035b4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80035b8:	4910      	ldr	r1, [pc, #64]	@ (80035fc <HW_TS_Create+0xf0>)
 80035ba:	4613      	mov	r3, r2
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	4413      	add	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	440b      	add	r3, r1
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80035ce:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 80035d0:	2300      	movs	r3, #0
 80035d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80035d6:	e008      	b.n	80035ea <HW_TS_Create+0xde>
 80035d8:	6a3b      	ldr	r3, [r7, #32]
 80035da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f383 8810 	msr	PRIMASK, r3
}
 80035e2:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80035e4:	2301      	movs	r3, #1
 80035e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 80035ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	372c      	adds	r7, #44	@ 0x2c
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	20000570 	.word	0x20000570

08003600 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800360a:	f3ef 8310 	mrs	r3, PRIMASK
 800360e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003610:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003612:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003614:	b672      	cpsid	i
}
 8003616:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8003618:	2003      	movs	r0, #3
 800361a:	f003 faa4 	bl	8006b66 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800361e:	4b34      	ldr	r3, [pc, #208]	@ (80036f0 <HW_TS_Stop+0xf0>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	22ca      	movs	r2, #202	@ 0xca
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24
 8003626:	4b32      	ldr	r3, [pc, #200]	@ (80036f0 <HW_TS_Stop+0xf0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2253      	movs	r2, #83	@ 0x53
 800362c:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800362e:	79fa      	ldrb	r2, [r7, #7]
 8003630:	4930      	ldr	r1, [pc, #192]	@ (80036f4 <HW_TS_Stop+0xf4>)
 8003632:	4613      	mov	r3, r2
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4413      	add	r3, r2
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	440b      	add	r3, r1
 800363c:	330c      	adds	r3, #12
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d142      	bne.n	80036cc <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	2100      	movs	r1, #0
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fc06 	bl	8002e5c <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8003650:	4b29      	ldr	r3, [pc, #164]	@ (80036f8 <HW_TS_Stop+0xf8>)
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8003656:	7cfb      	ldrb	r3, [r7, #19]
 8003658:	2b06      	cmp	r3, #6
 800365a:	d12f      	bne.n	80036bc <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800365c:	4b27      	ldr	r3, [pc, #156]	@ (80036fc <HW_TS_Stop+0xfc>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003664:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003668:	d107      	bne.n	800367a <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800366a:	bf00      	nop
 800366c:	4b20      	ldr	r3, [pc, #128]	@ (80036f0 <HW_TS_Stop+0xf0>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1f8      	bne.n	800366c <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800367a:	4b1d      	ldr	r3, [pc, #116]	@ (80036f0 <HW_TS_Stop+0xf0>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	4b1b      	ldr	r3, [pc, #108]	@ (80036f0 <HW_TS_Stop+0xf0>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003688:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800368a:	bf00      	nop
 800368c:	4b18      	ldr	r3, [pc, #96]	@ (80036f0 <HW_TS_Stop+0xf0>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	f003 0304 	and.w	r3, r3, #4
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f8      	beq.n	800368c <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800369a:	4b15      	ldr	r3, [pc, #84]	@ (80036f0 <HW_TS_Stop+0xf0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	4b13      	ldr	r3, [pc, #76]	@ (80036f0 <HW_TS_Stop+0xf0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80036aa:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80036ac:	4b14      	ldr	r3, [pc, #80]	@ (8003700 <HW_TS_Stop+0x100>)
 80036ae:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80036b2:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80036b4:	2003      	movs	r0, #3
 80036b6:	f003 fa7e 	bl	8006bb6 <HAL_NVIC_ClearPendingIRQ>
 80036ba:	e007      	b.n	80036cc <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80036bc:	4b11      	ldr	r3, [pc, #68]	@ (8003704 <HW_TS_Stop+0x104>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	7cfa      	ldrb	r2, [r7, #19]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d001      	beq.n	80036cc <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80036c8:	f7ff fce4 	bl	8003094 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80036cc:	4b08      	ldr	r3, [pc, #32]	@ (80036f0 <HW_TS_Stop+0xf0>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	22ff      	movs	r2, #255	@ 0xff
 80036d2:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80036d4:	2003      	movs	r0, #3
 80036d6:	f003 fa38 	bl	8006b4a <HAL_NVIC_EnableIRQ>
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f383 8810 	msr	PRIMASK, r3
}
 80036e4:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80036e6:	bf00      	nop
}
 80036e8:	3718      	adds	r7, #24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20000738 	.word	0x20000738
 80036f4:	20000570 	.word	0x20000570
 80036f8:	20000600 	.word	0x20000600
 80036fc:	40002800 	.word	0x40002800
 8003700:	58000800 	.word	0x58000800
 8003704:	20000601 	.word	0x20000601

08003708 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	4603      	mov	r3, r0
 8003710:	6039      	str	r1, [r7, #0]
 8003712:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8003714:	79fa      	ldrb	r2, [r7, #7]
 8003716:	493b      	ldr	r1, [pc, #236]	@ (8003804 <HW_TS_Start+0xfc>)
 8003718:	4613      	mov	r3, r2
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	4413      	add	r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	440b      	add	r3, r1
 8003722:	330c      	adds	r3, #12
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d103      	bne.n	8003734 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff ff66 	bl	8003600 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003734:	f3ef 8310 	mrs	r3, PRIMASK
 8003738:	60fb      	str	r3, [r7, #12]
  return(result);
 800373a:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800373c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800373e:	b672      	cpsid	i
}
 8003740:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8003742:	2003      	movs	r0, #3
 8003744:	f003 fa0f 	bl	8006b66 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8003748:	4b2f      	ldr	r3, [pc, #188]	@ (8003808 <HW_TS_Start+0x100>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	22ca      	movs	r2, #202	@ 0xca
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003750:	4b2d      	ldr	r3, [pc, #180]	@ (8003808 <HW_TS_Start+0x100>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2253      	movs	r2, #83	@ 0x53
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8003758:	79fa      	ldrb	r2, [r7, #7]
 800375a:	492a      	ldr	r1, [pc, #168]	@ (8003804 <HW_TS_Start+0xfc>)
 800375c:	4613      	mov	r3, r2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	4413      	add	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	440b      	add	r3, r1
 8003766:	330c      	adds	r3, #12
 8003768:	2202      	movs	r2, #2
 800376a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800376c:	79fa      	ldrb	r2, [r7, #7]
 800376e:	4925      	ldr	r1, [pc, #148]	@ (8003804 <HW_TS_Start+0xfc>)
 8003770:	4613      	mov	r3, r2
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	4413      	add	r3, r2
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	440b      	add	r3, r1
 800377a:	3308      	adds	r3, #8
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8003780:	79fa      	ldrb	r2, [r7, #7]
 8003782:	4920      	ldr	r1, [pc, #128]	@ (8003804 <HW_TS_Start+0xfc>)
 8003784:	4613      	mov	r3, r2
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	4413      	add	r3, r2
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	440b      	add	r3, r1
 800378e:	3304      	adds	r3, #4
 8003790:	683a      	ldr	r2, [r7, #0]
 8003792:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	4618      	mov	r0, r3
 8003798:	f7ff fab6 	bl	8002d08 <linkTimer>
 800379c:	4603      	mov	r3, r0
 800379e:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80037a0:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <HW_TS_Start+0x104>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80037a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003810 <HW_TS_Start+0x108>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	7c7a      	ldrb	r2, [r7, #17]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d002      	beq.n	80037b8 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80037b2:	f7ff fc6f 	bl	8003094 <RescheduleTimerList>
 80037b6:	e013      	b.n	80037e0 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80037b8:	79fa      	ldrb	r2, [r7, #7]
 80037ba:	4912      	ldr	r1, [pc, #72]	@ (8003804 <HW_TS_Start+0xfc>)
 80037bc:	4613      	mov	r3, r2
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	4413      	add	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	440b      	add	r3, r1
 80037c6:	3308      	adds	r3, #8
 80037c8:	6819      	ldr	r1, [r3, #0]
 80037ca:	8a7b      	ldrh	r3, [r7, #18]
 80037cc:	79fa      	ldrb	r2, [r7, #7]
 80037ce:	1ac9      	subs	r1, r1, r3
 80037d0:	480c      	ldr	r0, [pc, #48]	@ (8003804 <HW_TS_Start+0xfc>)
 80037d2:	4613      	mov	r3, r2
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	4413      	add	r3, r2
 80037d8:	00db      	lsls	r3, r3, #3
 80037da:	4403      	add	r3, r0
 80037dc:	3308      	adds	r3, #8
 80037de:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80037e0:	4b09      	ldr	r3, [pc, #36]	@ (8003808 <HW_TS_Start+0x100>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	22ff      	movs	r2, #255	@ 0xff
 80037e6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80037e8:	2003      	movs	r0, #3
 80037ea:	f003 f9ae 	bl	8006b4a <HAL_NVIC_EnableIRQ>
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f383 8810 	msr	PRIMASK, r3
}
 80037f8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80037fa:	bf00      	nop
}
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20000570 	.word	0x20000570
 8003808:	20000738 	.word	0x20000738
 800380c:	20000600 	.word	0x20000600
 8003810:	20000601 	.word	0x20000601

08003814 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	460b      	mov	r3, r1
 800381e:	607a      	str	r2, [r7, #4]
 8003820:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4798      	blx	r3

  return;
 8003826:	bf00      	nop
}
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <LL_AHB2_GRP1_EnableClock>:
{
 800382e:	b480      	push	{r7}
 8003830:	b085      	sub	sp, #20
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003836:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800383a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800383c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4313      	orrs	r3, r2
 8003844:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003846:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800384a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4013      	ands	r3, r2
 8003850:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003852:	68fb      	ldr	r3, [r7, #12]
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800386c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800386e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4313      	orrs	r3, r2
 8003876:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003878:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800387c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4013      	ands	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003884:	68fb      	ldr	r3, [r7, #12]
}
 8003886:	bf00      	nop
 8003888:	3714      	adds	r7, #20
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
	...

08003894 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003898:	4b1b      	ldr	r3, [pc, #108]	@ (8003908 <MX_I2C1_Init+0x74>)
 800389a:	4a1c      	ldr	r2, [pc, #112]	@ (800390c <MX_I2C1_Init+0x78>)
 800389c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 800389e:	4b1a      	ldr	r3, [pc, #104]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003910 <MX_I2C1_Init+0x7c>)
 80038a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80038a4:	4b18      	ldr	r3, [pc, #96]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038aa:	4b17      	ldr	r3, [pc, #92]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038ac:	2201      	movs	r2, #1
 80038ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038b0:	4b15      	ldr	r3, [pc, #84]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80038b6:	4b14      	ldr	r3, [pc, #80]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80038bc:	4b12      	ldr	r3, [pc, #72]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038be:	2200      	movs	r2, #0
 80038c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038c2:	4b11      	ldr	r3, [pc, #68]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80038ce:	480e      	ldr	r0, [pc, #56]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038d0:	f003 fde4 	bl	800749c <HAL_I2C_Init>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80038da:	f000 fa13 	bl	8003d04 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80038de:	2100      	movs	r1, #0
 80038e0:	4809      	ldr	r0, [pc, #36]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038e2:	f004 fb75 	bl	8007fd0 <HAL_I2CEx_ConfigAnalogFilter>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80038ec:	f000 fa0a 	bl	8003d04 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80038f0:	2100      	movs	r1, #0
 80038f2:	4805      	ldr	r0, [pc, #20]	@ (8003908 <MX_I2C1_Init+0x74>)
 80038f4:	f004 fbb7 	bl	8008066 <HAL_I2CEx_ConfigDigitalFilter>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80038fe:	f000 fa01 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003902:	bf00      	nop
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	20000610 	.word	0x20000610
 800390c:	40005400 	.word	0x40005400
 8003910:	00602173 	.word	0x00602173

08003914 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <MX_I2C3_Init+0x74>)
 800391a:	4a1c      	ldr	r2, [pc, #112]	@ (800398c <MX_I2C3_Init+0x78>)
 800391c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00602173;
 800391e:	4b1a      	ldr	r3, [pc, #104]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003920:	4a1b      	ldr	r2, [pc, #108]	@ (8003990 <MX_I2C3_Init+0x7c>)
 8003922:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8003924:	4b18      	ldr	r3, [pc, #96]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003926:	2200      	movs	r2, #0
 8003928:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800392a:	4b17      	ldr	r3, [pc, #92]	@ (8003988 <MX_I2C3_Init+0x74>)
 800392c:	2201      	movs	r2, #1
 800392e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003930:	4b15      	ldr	r3, [pc, #84]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003932:	2200      	movs	r2, #0
 8003934:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8003936:	4b14      	ldr	r3, [pc, #80]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003938:	2200      	movs	r2, #0
 800393a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800393c:	4b12      	ldr	r3, [pc, #72]	@ (8003988 <MX_I2C3_Init+0x74>)
 800393e:	2200      	movs	r2, #0
 8003940:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003942:	4b11      	ldr	r3, [pc, #68]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003944:	2200      	movs	r2, #0
 8003946:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003948:	4b0f      	ldr	r3, [pc, #60]	@ (8003988 <MX_I2C3_Init+0x74>)
 800394a:	2200      	movs	r2, #0
 800394c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800394e:	480e      	ldr	r0, [pc, #56]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003950:	f003 fda4 	bl	800749c <HAL_I2C_Init>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800395a:	f000 f9d3 	bl	8003d04 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800395e:	2100      	movs	r1, #0
 8003960:	4809      	ldr	r0, [pc, #36]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003962:	f004 fb35 	bl	8007fd0 <HAL_I2CEx_ConfigAnalogFilter>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800396c:	f000 f9ca 	bl	8003d04 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003970:	2100      	movs	r1, #0
 8003972:	4805      	ldr	r0, [pc, #20]	@ (8003988 <MX_I2C3_Init+0x74>)
 8003974:	f004 fb77 	bl	8008066 <HAL_I2CEx_ConfigDigitalFilter>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800397e:	f000 f9c1 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20000664 	.word	0x20000664
 800398c:	40005c00 	.word	0x40005c00
 8003990:	00602173 	.word	0x00602173

08003994 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b09c      	sub	sp, #112	@ 0x70
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800399c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	605a      	str	r2, [r3, #4]
 80039a6:	609a      	str	r2, [r3, #8]
 80039a8:	60da      	str	r2, [r3, #12]
 80039aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039ac:	f107 030c 	add.w	r3, r7, #12
 80039b0:	2250      	movs	r2, #80	@ 0x50
 80039b2:	2100      	movs	r1, #0
 80039b4:	4618      	mov	r0, r3
 80039b6:	f010 fffd 	bl	80149b4 <memset>
  if(i2cHandle->Instance==I2C1)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a37      	ldr	r2, [pc, #220]	@ (8003a9c <HAL_I2C_MspInit+0x108>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d127      	bne.n	8003a14 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80039c4:	2304      	movs	r3, #4
 80039c6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80039c8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80039cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039ce:	f107 030c 	add.w	r3, r7, #12
 80039d2:	4618      	mov	r0, r3
 80039d4:	f006 fb4f 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80039de:	f000 f991 	bl	8003d04 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039e2:	2002      	movs	r0, #2
 80039e4:	f7ff ff23 	bl	800382e <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80039e8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80039ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039ee:	2312      	movs	r3, #18
 80039f0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039f6:	2303      	movs	r3, #3
 80039f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80039fa:	2304      	movs	r3, #4
 80039fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039fe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a02:	4619      	mov	r1, r3
 8003a04:	4826      	ldr	r0, [pc, #152]	@ (8003aa0 <HAL_I2C_MspInit+0x10c>)
 8003a06:	f003 fb5f 	bl	80070c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a0a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8003a0e:	f7ff ff27 	bl	8003860 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8003a12:	e03f      	b.n	8003a94 <HAL_I2C_MspInit+0x100>
  else if(i2cHandle->Instance==I2C3)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a22      	ldr	r2, [pc, #136]	@ (8003aa4 <HAL_I2C_MspInit+0x110>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d13a      	bne.n	8003a94 <HAL_I2C_MspInit+0x100>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003a1e:	2308      	movs	r3, #8
 8003a20:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003a22:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003a26:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a28:	f107 030c 	add.w	r3, r7, #12
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f006 fb22 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d001      	beq.n	8003a3c <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8003a38:	f000 f964 	bl	8003d04 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a3c:	2002      	movs	r0, #2
 8003a3e:	f7ff fef6 	bl	800382e <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a42:	2001      	movs	r0, #1
 8003a44:	f7ff fef3 	bl	800382e <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003a48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a4e:	2312      	movs	r3, #18
 8003a50:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a52:	2300      	movs	r3, #0
 8003a54:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a56:	2303      	movs	r3, #3
 8003a58:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003a5e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a62:	4619      	mov	r1, r3
 8003a64:	480e      	ldr	r0, [pc, #56]	@ (8003aa0 <HAL_I2C_MspInit+0x10c>)
 8003a66:	f003 fb2f 	bl	80070c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003a6a:	2380      	movs	r3, #128	@ 0x80
 8003a6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a6e:	2312      	movs	r3, #18
 8003a70:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a72:	2300      	movs	r3, #0
 8003a74:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a76:	2303      	movs	r3, #3
 8003a78:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a7a:	2304      	movs	r3, #4
 8003a7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8003a7e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a82:	4619      	mov	r1, r3
 8003a84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a88:	f003 fb1e 	bl	80070c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003a8c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003a90:	f7ff fee6 	bl	8003860 <LL_APB1_GRP1_EnableClock>
}
 8003a94:	bf00      	nop
 8003a96:	3770      	adds	r7, #112	@ 0x70
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40005400 	.word	0x40005400
 8003aa0:	48000400 	.word	0x48000400
 8003aa4:	40005c00 	.word	0x40005c00

08003aa8 <LL_AHB3_GRP1_EnableClock>:
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ab4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ab6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ac4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003acc:	68fb      	ldr	r3, [r7, #12]
}
 8003ace:	bf00      	nop
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8003ae0:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <MX_IPCC_Init+0x20>)
 8003ae2:	4a07      	ldr	r2, [pc, #28]	@ (8003b00 <MX_IPCC_Init+0x24>)
 8003ae4:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8003ae6:	4805      	ldr	r0, [pc, #20]	@ (8003afc <MX_IPCC_Init+0x20>)
 8003ae8:	f004 fb0a 	bl	8008100 <HAL_IPCC_Init>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8003af2:	f000 f907 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8003af6:	bf00      	nop
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	200006b8 	.word	0x200006b8
 8003b00:	58000c00 	.word	0x58000c00

08003b04 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a0d      	ldr	r2, [pc, #52]	@ (8003b48 <HAL_IPCC_MspInit+0x44>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d113      	bne.n	8003b3e <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003b16:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003b1a:	f7ff ffc5 	bl	8003aa8 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 7, 0);
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2107      	movs	r1, #7
 8003b22:	202c      	movs	r0, #44	@ 0x2c
 8003b24:	f002 fff7 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003b28:	202c      	movs	r0, #44	@ 0x2c
 8003b2a:	f003 f80e 	bl	8006b4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 7, 0);
 8003b2e:	2200      	movs	r2, #0
 8003b30:	2107      	movs	r1, #7
 8003b32:	202d      	movs	r0, #45	@ 0x2d
 8003b34:	f002 ffef 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003b38:	202d      	movs	r0, #45	@ 0x2d
 8003b3a:	f003 f806 	bl	8006b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	58000c00 	.word	0x58000c00

08003b4c <LL_RCC_LSE_SetDriveCapability>:
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5c:	f023 0218 	bic.w	r2, r3, #24
 8003b60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b7c:	f001 f914 	bl	8004da8 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8003b80:	f7fe f8dc 	bl	8001d3c <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b84:	f000 f828 	bl	8003bd8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003b88:	f000 f89c 	bl	8003cc4 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8003b8c:	f7ff ffa6 	bl	8003adc <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b90:	f7fe fe56 	bl	8002840 <MX_GPIO_Init>
  MX_DMA_Init();
 8003b94:	f7fe fe28 	bl	80027e8 <MX_DMA_Init>
  MX_ADC1_Init();
 8003b98:	f7fd f966 	bl	8000e68 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003b9c:	f7ff fe7a 	bl	8003894 <MX_I2C1_Init>
  MX_I2C3_Init();
 8003ba0:	f7ff feb8 	bl	8003914 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 8003ba4:	f000 fe9a 	bl	80048dc <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8003ba8:	f000 fee4 	bl	8004974 <MX_USART1_UART_Init>
  MX_QUADSPI_Init();
 8003bac:	f000 f8e2 	bl	8003d74 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8003bb0:	f000 f9ac 	bl	8003f0c <MX_RTC_Init>
  MX_SPI1_Init();
 8003bb4:	f000 fa5e 	bl	8004074 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003bb8:	f000 fa9a 	bl	80040f0 <MX_SPI2_Init>
  MX_TIM1_Init();
 8003bbc:	f000 fcce 	bl	800455c <MX_TIM1_Init>
  MX_TIM16_Init();
 8003bc0:	f000 fd7c 	bl	80046bc <MX_TIM16_Init>
  MX_USB_PCD_Init();
 8003bc4:	f001 f814 	bl	8004bf0 <MX_USB_PCD_Init>
  MX_RF_Init();
 8003bc8:	f000 f96e 	bl	8003ea8 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8003bcc:	f7fe f8c4 	bl	8001d58 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8003bd0:	f7fe fd9a 	bl	8002708 <MX_APPE_Process>
 8003bd4:	e7fc      	b.n	8003bd0 <main+0x58>
	...

08003bd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b09a      	sub	sp, #104	@ 0x68
 8003bdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bde:	f107 0320 	add.w	r3, r7, #32
 8003be2:	2248      	movs	r2, #72	@ 0x48
 8003be4:	2100      	movs	r1, #0
 8003be6:	4618      	mov	r0, r3
 8003be8:	f010 fee4 	bl	80149b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bec:	1d3b      	adds	r3, r7, #4
 8003bee:	2200      	movs	r2, #0
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	605a      	str	r2, [r3, #4]
 8003bf4:	609a      	str	r2, [r3, #8]
 8003bf6:	60da      	str	r2, [r3, #12]
 8003bf8:	611a      	str	r2, [r3, #16]
 8003bfa:	615a      	str	r2, [r3, #20]
 8003bfc:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003bfe:	f004 fbfd 	bl	80083fc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8003c02:	2018      	movs	r0, #24
 8003c04:	f7ff ffa2 	bl	8003b4c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c08:	4b2d      	ldr	r3, [pc, #180]	@ (8003cc0 <SystemClock_Config+0xe8>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c10:	4a2b      	ldr	r2, [pc, #172]	@ (8003cc0 <SystemClock_Config+0xe8>)
 8003c12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c16:	6013      	str	r3, [r2, #0]
 8003c18:	4b29      	ldr	r3, [pc, #164]	@ (8003cc0 <SystemClock_Config+0xe8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c20:	603b      	str	r3, [r7, #0]
 8003c22:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8003c24:	236f      	movs	r3, #111	@ 0x6f
 8003c26:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSI1|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003c28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003c32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c40:	2340      	movs	r3, #64	@ 0x40
 8003c42:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003c44:	2300      	movs	r3, #0
 8003c46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003c48:	2360      	movs	r3, #96	@ 0x60
 8003c4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003c4c:	2305      	movs	r3, #5
 8003c4e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c50:	2302      	movs	r3, #2
 8003c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c54:	2303      	movs	r3, #3
 8003c56:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8003c58:	2310      	movs	r3, #16
 8003c5a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003c5c:	2308      	movs	r3, #8
 8003c5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003c60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c64:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003c66:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003c6a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003c6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c70:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c72:	f107 0320 	add.w	r3, r7, #32
 8003c76:	4618      	mov	r0, r3
 8003c78:	f005 fa4c 	bl	8009114 <HAL_RCC_OscConfig>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8003c82:	f000 f83f 	bl	8003d04 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8003c86:	236f      	movs	r3, #111	@ 0x6f
 8003c88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c92:	2300      	movs	r3, #0
 8003c94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8003c9a:	2380      	movs	r3, #128	@ 0x80
 8003c9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003ca2:	1d3b      	adds	r3, r7, #4
 8003ca4:	2103      	movs	r1, #3
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f005 fda8 	bl	80097fc <HAL_RCC_ClockConfig>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8003cb2:	f000 f827 	bl	8003d04 <Error_Handler>
  }
}
 8003cb6:	bf00      	nop
 8003cb8:	3768      	adds	r7, #104	@ 0x68
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	58000400 	.word	0x58000400

08003cc4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b094      	sub	sp, #80	@ 0x50
 8003cc8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cca:	463b      	mov	r3, r7
 8003ccc:	2250      	movs	r2, #80	@ 0x50
 8003cce:	2100      	movs	r1, #0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f010 fe6f 	bl	80149b4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8003cd6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003cda:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8003cdc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003ce0:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8003ce6:	2310      	movs	r3, #16
 8003ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cea:	463b      	mov	r3, r7
 8003cec:	4618      	mov	r0, r3
 8003cee:	f006 f9c2 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8003cf8:	f000 f804 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8003cfc:	bf00      	nop
 8003cfe:	3750      	adds	r7, #80	@ 0x50
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003d08:	b672      	cpsid	i
}
 8003d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d0c:	bf00      	nop
 8003d0e:	e7fd      	b.n	8003d0c <Error_Handler+0x8>

08003d10 <LL_AHB2_GRP1_EnableClock>:
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003d18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4013      	ands	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d34:	68fb      	ldr	r3, [r7, #12]
}
 8003d36:	bf00      	nop
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <LL_AHB3_GRP1_EnableClock>:
{
 8003d42:	b480      	push	{r7}
 8003d44:	b085      	sub	sp, #20
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003d4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003d5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4013      	ands	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d66:	68fb      	ldr	r3, [r7, #12]
}
 8003d68:	bf00      	nop
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8003d78:	4b0f      	ldr	r3, [pc, #60]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003d7a:	4a10      	ldr	r2, [pc, #64]	@ (8003dbc <MX_QUADSPI_Init+0x48>)
 8003d7c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8003d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 16;
 8003d84:	4b0c      	ldr	r3, [pc, #48]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003d86:	2210      	movs	r2, #16
 8003d88:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003d8c:	2210      	movs	r2, #16
 8003d8e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 27;
 8003d90:	4b09      	ldr	r3, [pc, #36]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003d92:	221b      	movs	r2, #27
 8003d94:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_4_CYCLE;
 8003d96:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003d98:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003d9c:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003d9e:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003da4:	4804      	ldr	r0, [pc, #16]	@ (8003db8 <MX_QUADSPI_Init+0x44>)
 8003da6:	f004 fb47 	bl	8008438 <HAL_QSPI_Init>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <MX_QUADSPI_Init+0x40>
  {
    Error_Handler();
 8003db0:	f7ff ffa8 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003db4:	bf00      	nop
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	200006f4 	.word	0x200006f4
 8003dbc:	a0001000 	.word	0xa0001000

08003dc0 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc8:	f107 030c 	add.w	r3, r7, #12
 8003dcc:	2200      	movs	r2, #0
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	605a      	str	r2, [r3, #4]
 8003dd2:	609a      	str	r2, [r3, #8]
 8003dd4:	60da      	str	r2, [r3, #12]
 8003dd6:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a2f      	ldr	r2, [pc, #188]	@ (8003e9c <HAL_QSPI_MspInit+0xdc>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d157      	bne.n	8003e92 <HAL_QSPI_MspInit+0xd2>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003de2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003de6:	f7ff ffac 	bl	8003d42 <LL_AHB3_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dea:	2002      	movs	r0, #2
 8003dec:	f7ff ff90 	bl	8003d10 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003df0:	2001      	movs	r0, #1
 8003df2:	f7ff ff8d 	bl	8003d10 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003df6:	2008      	movs	r0, #8
 8003df8:	f7ff ff8a 	bl	8003d10 <LL_AHB2_GRP1_EnableClock>
    PA3     ------> QUADSPI_CLK
    PD7     ------> QUADSPI_BK1_IO3
    PD5     ------> QUADSPI_BK1_IO1
    PD6     ------> QUADSPI_BK1_IO2
    */
    GPIO_InitStruct.Pin = QUADSPI_BK1_IO0_Pin;
 8003dfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e02:	2302      	movs	r3, #2
 8003e04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003e0e:	230a      	movs	r3, #10
 8003e10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(QUADSPI_BK1_IO0_GPIO_Port, &GPIO_InitStruct);
 8003e12:	f107 030c 	add.w	r3, r7, #12
 8003e16:	4619      	mov	r1, r3
 8003e18:	4821      	ldr	r0, [pc, #132]	@ (8003ea0 <HAL_QSPI_MspInit+0xe0>)
 8003e1a:	f003 f955 	bl	80070c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QUADSPI_BK1_NCS_Pin;
 8003e1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003e22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e24:	2302      	movs	r3, #2
 8003e26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003e30:	230a      	movs	r3, #10
 8003e32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(QUADSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8003e34:	f107 030c 	add.w	r3, r7, #12
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4819      	ldr	r0, [pc, #100]	@ (8003ea0 <HAL_QSPI_MspInit+0xe0>)
 8003e3c:	f003 f944 	bl	80070c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin;
 8003e40:	2308      	movs	r3, #8
 8003e42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e44:	2302      	movs	r3, #2
 8003e46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003e50:	230a      	movs	r3, #10
 8003e52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(QUADSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8003e54:	f107 030c 	add.w	r3, r7, #12
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e5e:	f003 f933 	bl	80070c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QUADSPI_BK1_IO3_Pin|QUADSPI_BK1_IO1_Pin|QUADSPI_BK1_IO2_Pin;
 8003e62:	23e0      	movs	r3, #224	@ 0xe0
 8003e64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e66:	2302      	movs	r3, #2
 8003e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003e72:	230a      	movs	r3, #10
 8003e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e76:	f107 030c 	add.w	r3, r7, #12
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	4809      	ldr	r0, [pc, #36]	@ (8003ea4 <HAL_QSPI_MspInit+0xe4>)
 8003e7e:	f003 f923 	bl	80070c8 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 15, 0);
 8003e82:	2200      	movs	r2, #0
 8003e84:	210f      	movs	r1, #15
 8003e86:	2032      	movs	r0, #50	@ 0x32
 8003e88:	f002 fe45 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8003e8c:	2032      	movs	r0, #50	@ 0x32
 8003e8e:	f002 fe5c 	bl	8006b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8003e92:	bf00      	nop
 8003e94:	3720      	adds	r7, #32
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	a0001000 	.word	0xa0001000
 8003ea0:	48000400 	.word	0x48000400
 8003ea4:	48000c00 	.word	0x48000c00

08003ea8 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8003eac:	bf00      	nop
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ec6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003ece:	bf00      	nop
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <LL_APB1_GRP1_EnableClock>:
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ee4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003ee6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003ef0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ef4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003efc:	68fb      	ldr	r3, [r7, #12]
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
	...

08003f0c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003f10:	4b16      	ldr	r3, [pc, #88]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f12:	4a17      	ldr	r2, [pc, #92]	@ (8003f70 <MX_RTC_Init+0x64>)
 8003f14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003f16:	4b15      	ldr	r3, [pc, #84]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8003f1c:	4b13      	ldr	r3, [pc, #76]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f1e:	220f      	movs	r2, #15
 8003f20:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8003f22:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f24:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8003f28:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003f2a:	4b10      	ldr	r3, [pc, #64]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003f30:	4b0e      	ldr	r3, [pc, #56]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003f36:	4b0d      	ldr	r3, [pc, #52]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003f42:	480a      	ldr	r0, [pc, #40]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f44:	f006 fb1e 	bl	800a584 <HAL_RTC_Init>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8003f4e:	f7ff fed9 	bl	8003d04 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0xFFFF, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8003f52:	2200      	movs	r2, #0
 8003f54:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003f58:	4804      	ldr	r0, [pc, #16]	@ (8003f6c <MX_RTC_Init+0x60>)
 8003f5a:	f006 fc1f 	bl	800a79c <HAL_RTCEx_SetWakeUpTimer_IT>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8003f64:	f7ff fece 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003f68:	bf00      	nop
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	20000738 	.word	0x20000738
 8003f70:	40002800 	.word	0x40002800

08003f74 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b096      	sub	sp, #88	@ 0x58
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f7c:	f107 0308 	add.w	r3, r7, #8
 8003f80:	2250      	movs	r2, #80	@ 0x50
 8003f82:	2100      	movs	r1, #0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f010 fd15 	bl	80149b4 <memset>
  if(rtcHandle->Instance==RTC)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <HAL_RTC_MspInit+0x64>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d11d      	bne.n	8003fd0 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003f94:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f98:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003f9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fa0:	f107 0308 	add.w	r3, r7, #8
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f006 f866 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003fb0:	f7ff fea8 	bl	8003d04 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003fb4:	f7ff ff7f 	bl	8003eb6 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003fb8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003fbc:	f7ff ff8c 	bl	8003ed8 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	2003      	movs	r0, #3
 8003fc6:	f002 fda6 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003fca:	2003      	movs	r0, #3
 8003fcc:	f002 fdbd 	bl	8006b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003fd0:	bf00      	nop
 8003fd2:	3758      	adds	r7, #88	@ 0x58
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40002800 	.word	0x40002800

08003fdc <LL_AHB2_GRP1_EnableClock>:
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003fe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fe8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003fea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003ff4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ff8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004000:	68fb      	ldr	r3, [r7, #12]
}
 8004002:	bf00      	nop
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr

0800400e <LL_APB1_GRP1_EnableClock>:
{
 800400e:	b480      	push	{r7}
 8004010:	b085      	sub	sp, #20
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800401a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800401c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4313      	orrs	r3, r2
 8004024:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800402a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4013      	ands	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004032:	68fb      	ldr	r3, [r7, #12]
}
 8004034:	bf00      	nop
 8004036:	3714      	adds	r7, #20
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800404c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800404e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4313      	orrs	r3, r2
 8004056:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800405c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4013      	ands	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004064:	68fb      	ldr	r3, [r7, #12]
}
 8004066:	bf00      	nop
 8004068:	3714      	adds	r7, #20
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
	...

08004074 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004078:	4b1b      	ldr	r3, [pc, #108]	@ (80040e8 <MX_SPI1_Init+0x74>)
 800407a:	4a1c      	ldr	r2, [pc, #112]	@ (80040ec <MX_SPI1_Init+0x78>)
 800407c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800407e:	4b1a      	ldr	r3, [pc, #104]	@ (80040e8 <MX_SPI1_Init+0x74>)
 8004080:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004084:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004086:	4b18      	ldr	r3, [pc, #96]	@ (80040e8 <MX_SPI1_Init+0x74>)
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800408c:	4b16      	ldr	r3, [pc, #88]	@ (80040e8 <MX_SPI1_Init+0x74>)
 800408e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004092:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004094:	4b14      	ldr	r3, [pc, #80]	@ (80040e8 <MX_SPI1_Init+0x74>)
 8004096:	2202      	movs	r2, #2
 8004098:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800409a:	4b13      	ldr	r3, [pc, #76]	@ (80040e8 <MX_SPI1_Init+0x74>)
 800409c:	2201      	movs	r2, #1
 800409e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80040a0:	4b11      	ldr	r3, [pc, #68]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040a6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80040a8:	4b0f      	ldr	r3, [pc, #60]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040aa:	2210      	movs	r2, #16
 80040ac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80040ae:	4b0e      	ldr	r3, [pc, #56]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80040b4:	4b0c      	ldr	r3, [pc, #48]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040ba:	4b0b      	ldr	r3, [pc, #44]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040bc:	2200      	movs	r2, #0
 80040be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80040c0:	4b09      	ldr	r3, [pc, #36]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040c2:	2207      	movs	r2, #7
 80040c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80040c6:	4b08      	ldr	r3, [pc, #32]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80040cc:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80040d2:	4805      	ldr	r0, [pc, #20]	@ (80040e8 <MX_SPI1_Init+0x74>)
 80040d4:	f006 fc2e 	bl	800a934 <HAL_SPI_Init>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80040de:	f7ff fe11 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80040e2:	bf00      	nop
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	2000075c 	.word	0x2000075c
 80040ec:	40013000 	.word	0x40013000

080040f0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80040f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004160 <MX_SPI2_Init+0x70>)
 80040f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004164 <MX_SPI2_Init+0x74>)
 80040f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80040fa:	4b19      	ldr	r3, [pc, #100]	@ (8004160 <MX_SPI2_Init+0x70>)
 80040fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004100:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004102:	4b17      	ldr	r3, [pc, #92]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004104:	2200      	movs	r2, #0
 8004106:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004108:	4b15      	ldr	r3, [pc, #84]	@ (8004160 <MX_SPI2_Init+0x70>)
 800410a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800410e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004110:	4b13      	ldr	r3, [pc, #76]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004112:	2202      	movs	r2, #2
 8004114:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004116:	4b12      	ldr	r3, [pc, #72]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004118:	2201      	movs	r2, #1
 800411a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800411c:	4b10      	ldr	r3, [pc, #64]	@ (8004160 <MX_SPI2_Init+0x70>)
 800411e:	2200      	movs	r2, #0
 8004120:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004122:	4b0f      	ldr	r3, [pc, #60]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004124:	2210      	movs	r2, #16
 8004126:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004128:	4b0d      	ldr	r3, [pc, #52]	@ (8004160 <MX_SPI2_Init+0x70>)
 800412a:	2200      	movs	r2, #0
 800412c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800412e:	4b0c      	ldr	r3, [pc, #48]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004130:	2200      	movs	r2, #0
 8004132:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004134:	4b0a      	ldr	r3, [pc, #40]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004136:	2200      	movs	r2, #0
 8004138:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800413a:	4b09      	ldr	r3, [pc, #36]	@ (8004160 <MX_SPI2_Init+0x70>)
 800413c:	2207      	movs	r2, #7
 800413e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004140:	4b07      	ldr	r3, [pc, #28]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004142:	2200      	movs	r2, #0
 8004144:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004146:	4b06      	ldr	r3, [pc, #24]	@ (8004160 <MX_SPI2_Init+0x70>)
 8004148:	2200      	movs	r2, #0
 800414a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800414c:	4804      	ldr	r0, [pc, #16]	@ (8004160 <MX_SPI2_Init+0x70>)
 800414e:	f006 fbf1 	bl	800a934 <HAL_SPI_Init>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8004158:	f7ff fdd4 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800415c:	bf00      	nop
 800415e:	bd80      	pop	{r7, pc}
 8004160:	200007c0 	.word	0x200007c0
 8004164:	40003800 	.word	0x40003800

08004168 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b088      	sub	sp, #32
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004170:	f107 030c 	add.w	r3, r7, #12
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	605a      	str	r2, [r3, #4]
 800417a:	609a      	str	r2, [r3, #8]
 800417c:	60da      	str	r2, [r3, #12]
 800417e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a2f      	ldr	r2, [pc, #188]	@ (8004244 <HAL_SPI_MspInit+0xdc>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d12b      	bne.n	80041e2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800418a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800418e:	f7ff ff57 	bl	8004040 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004192:	2002      	movs	r0, #2
 8004194:	f7ff ff22 	bl	8003fdc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004198:	2001      	movs	r0, #1
 800419a:	f7ff ff1f 	bl	8003fdc <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB5     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = SPI1_MOSI_Pin;
 800419e:	2320      	movs	r3, #32
 80041a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a2:	2302      	movs	r3, #2
 80041a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041a6:	2301      	movs	r3, #1
 80041a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041aa:	2303      	movs	r3, #3
 80041ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041ae:	2305      	movs	r3, #5
 80041b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI1_MOSI_GPIO_Port, &GPIO_InitStruct);
 80041b2:	f107 030c 	add.w	r3, r7, #12
 80041b6:	4619      	mov	r1, r3
 80041b8:	4823      	ldr	r0, [pc, #140]	@ (8004248 <HAL_SPI_MspInit+0xe0>)
 80041ba:	f002 ff85 	bl	80070c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_SCK_Pin;
 80041be:	2360      	movs	r3, #96	@ 0x60
 80041c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c2:	2302      	movs	r3, #2
 80041c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041c6:	2301      	movs	r3, #1
 80041c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ca:	2303      	movs	r3, #3
 80041cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041ce:	2305      	movs	r3, #5
 80041d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041d2:	f107 030c 	add.w	r3, r7, #12
 80041d6:	4619      	mov	r1, r3
 80041d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041dc:	f002 ff74 	bl	80070c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80041e0:	e02b      	b.n	800423a <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI2)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a19      	ldr	r2, [pc, #100]	@ (800424c <HAL_SPI_MspInit+0xe4>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d126      	bne.n	800423a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80041ec:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80041f0:	f7ff ff0d 	bl	800400e <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80041f4:	2008      	movs	r0, #8
 80041f6:	f7ff fef1 	bl	8003fdc <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 80041fa:	2301      	movs	r3, #1
 80041fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fe:	2302      	movs	r3, #2
 8004200:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004202:	2301      	movs	r3, #1
 8004204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004206:	2300      	movs	r3, #0
 8004208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800420a:	2305      	movs	r3, #5
 800420c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800420e:	f107 030c 	add.w	r3, r7, #12
 8004212:	4619      	mov	r1, r3
 8004214:	480e      	ldr	r0, [pc, #56]	@ (8004250 <HAL_SPI_MspInit+0xe8>)
 8004216:	f002 ff57 	bl	80070c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISOp_Pin|SPI2_MOSIp_Pin;
 800421a:	231a      	movs	r3, #26
 800421c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800421e:	2302      	movs	r3, #2
 8004220:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004222:	2301      	movs	r3, #1
 8004224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004226:	2303      	movs	r3, #3
 8004228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800422a:	2305      	movs	r3, #5
 800422c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800422e:	f107 030c 	add.w	r3, r7, #12
 8004232:	4619      	mov	r1, r3
 8004234:	4806      	ldr	r0, [pc, #24]	@ (8004250 <HAL_SPI_MspInit+0xe8>)
 8004236:	f002 ff47 	bl	80070c8 <HAL_GPIO_Init>
}
 800423a:	bf00      	nop
 800423c:	3720      	adds	r7, #32
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	40013000 	.word	0x40013000
 8004248:	48000400 	.word	0x48000400
 800424c:	40003800 	.word	0x40003800
 8004250:	48000c00 	.word	0x48000c00

08004254 <LL_AHB3_GRP1_EnableClock>:
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800425c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004260:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004262:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4313      	orrs	r3, r2
 800426a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800426c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004270:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4013      	ands	r3, r2
 8004276:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004278:	68fb      	ldr	r3, [r7, #12]
}
 800427a:	bf00      	nop
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr

08004286 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800428a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800428e:	f7ff ffe1 	bl	8004254 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004292:	2200      	movs	r2, #0
 8004294:	2100      	movs	r1, #0
 8004296:	2005      	movs	r0, #5
 8004298:	f002 fc3d 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800429c:	2005      	movs	r0, #5
 800429e:	f002 fc54 	bl	8006b4a <HAL_NVIC_EnableIRQ>
  /* PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn, 0, 0);
 80042a2:	2200      	movs	r2, #0
 80042a4:	2100      	movs	r1, #0
 80042a6:	202b      	movs	r0, #43	@ 0x2b
 80042a8:	f002 fc35 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn);
 80042ac:	202b      	movs	r0, #43	@ 0x2b
 80042ae:	f002 fc4c 	bl	8006b4a <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80042b2:	2200      	movs	r2, #0
 80042b4:	2100      	movs	r1, #0
 80042b6:	202e      	movs	r0, #46	@ 0x2e
 80042b8:	f002 fc2d 	bl	8006b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80042bc:	202e      	movs	r0, #46	@ 0x2e
 80042be:	f002 fc44 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 80042c2:	2004      	movs	r0, #4
 80042c4:	f000 fe02 	bl	8004ecc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80042c8:	f000 fe40 	bl	8004f4c <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80042cc:	2000      	movs	r0, #0
 80042ce:	f000 fe1d 	bl	8004f0c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042d6:	b480      	push	{r7}
 80042d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80042da:	bf00      	nop
 80042dc:	e7fd      	b.n	80042da <NMI_Handler+0x4>

080042de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042de:	b480      	push	{r7}
 80042e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042e2:	bf00      	nop
 80042e4:	e7fd      	b.n	80042e2 <HardFault_Handler+0x4>

080042e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042e6:	b480      	push	{r7}
 80042e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042ea:	bf00      	nop
 80042ec:	e7fd      	b.n	80042ea <MemManage_Handler+0x4>

080042ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042ee:	b480      	push	{r7}
 80042f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042f2:	bf00      	nop
 80042f4:	e7fd      	b.n	80042f2 <BusFault_Handler+0x4>

080042f6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042f6:	b480      	push	{r7}
 80042f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042fa:	bf00      	nop
 80042fc:	e7fd      	b.n	80042fa <UsageFault_Handler+0x4>

080042fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042fe:	b480      	push	{r7}
 8004300:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004302:	bf00      	nop
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004310:	bf00      	nop
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr

0800431a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800431a:	b480      	push	{r7}
 800431c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800431e:	bf00      	nop
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800432c:	f000 fd96 	bl	8004e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004330:	bf00      	nop
 8004332:	bd80      	pop	{r7, pc}

08004334 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8004338:	f7fe ff46 	bl	80031c8 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800433c:	bf00      	nop
 800433e:	bd80      	pop	{r7, pc}

08004340 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004340:	b480      	push	{r7}
 8004342:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004344:	bf00      	nop
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STBC02_WAKE_UP_Pin);
 8004352:	2001      	movs	r0, #1
 8004354:	f003 f85a 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004358:	bf00      	nop
 800435a:	bd80      	pop	{r7, pc}

0800435c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STTS22H_INT_Pin);
 8004360:	2002      	movs	r0, #2
 8004362:	f003 f853 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004366:	bf00      	nop
 8004368:	bd80      	pop	{r7, pc}

0800436a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 800436e:	2004      	movs	r0, #4
 8004370:	f003 f84c 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004374:	bf00      	nop
 8004376:	bd80      	pop	{r7, pc}

08004378 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS3DWB_INT1_Pin);
 800437c:	2008      	movs	r0, #8
 800437e:	f003 f845 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004382:	bf00      	nop
 8004384:	bd80      	pop	{r7, pc}

08004386 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM330DHCX_INT1_Pin);
 800438a:	2010      	movs	r0, #16
 800438c:	f003 f83e 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004390:	bf00      	nop
 8004392:	bd80      	pop	{r7, pc}

08004394 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS3DWB_INT2_Pin);
 8004398:	2040      	movs	r0, #64	@ 0x40
 800439a:	f003 f837 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ISM330DHCX_INT2_Pin);
 800439e:	2080      	movs	r0, #128	@ 0x80
 80043a0:	f003 f834 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IIS2DLPC_INT2_Pin);
 80043a4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80043a8:	f003 f830 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80043ac:	bf00      	nop
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043b4:	4803      	ldr	r0, [pc, #12]	@ (80043c4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80043b6:	f007 fb10 	bl	800b9da <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80043ba:	4803      	ldr	r0, [pc, #12]	@ (80043c8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80043bc:	f007 fb0d 	bl	800b9da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80043c0:	bf00      	nop
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	20000824 	.word	0x20000824
 80043c8:	20000870 	.word	0x20000870

080043cc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80043d0:	4802      	ldr	r0, [pc, #8]	@ (80043dc <LPUART1_IRQHandler+0x10>)
 80043d2:	f008 fd0d 	bl	800cdf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	200008bc 	.word	0x200008bc

080043e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS2DLPC_INT1_Pin);
 80043e4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80043e8:	f003 f810 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER_Pin);
 80043ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80043f0:	f003 f80c 	bl	800740c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80043f4:	bf00      	nop
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler>:

/**
  * @brief This function handles PWR switching on the fly, end of BLE activity, end of 802.15.4 activity, end of critical radio phase interrupt.
  */
void PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 0 */
  /* USER CODE BEGIN PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */
}
 80043fc:	bf00      	nop
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr

08004406 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 800440a:	f00d ffab 	bl	8012364 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800440e:	bf00      	nop
 8004410:	bd80      	pop	{r7, pc}

08004412 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8004416:	f00d ffdb 	bl	80123d0 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 800441a:	bf00      	nop
 800441c:	bd80      	pop	{r7, pc}

0800441e <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8004422:	f003 f817 	bl	8007454 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8004430:	4802      	ldr	r0, [pc, #8]	@ (800443c <QUADSPI_IRQHandler+0x10>)
 8004432:	f004 f877 	bl	8008524 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8004436:	bf00      	nop
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	200006f4 	.word	0x200006f4

08004440 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8004444:	4802      	ldr	r0, [pc, #8]	@ (8004450 <DMA2_Channel1_IRQHandler+0x10>)
 8004446:	f002 fd2b 	bl	8006ea0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800444a:	bf00      	nop
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	200009e4 	.word	0x200009e4

08004454 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8004458:	4b24      	ldr	r3, [pc, #144]	@ (80044ec <SystemInit+0x98>)
 800445a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445e:	4a23      	ldr	r2, [pc, #140]	@ (80044ec <SystemInit+0x98>)
 8004460:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004464:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004472:	f043 0301 	orr.w	r3, r3, #1
 8004476:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8004478:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800447c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8004480:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004482:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800448c:	4b18      	ldr	r3, [pc, #96]	@ (80044f0 <SystemInit+0x9c>)
 800448e:	4013      	ands	r3, r2
 8004490:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8004492:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800449a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800449e:	f023 0305 	bic.w	r3, r3, #5
 80044a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80044a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044b2:	f023 0301 	bic.w	r3, r3, #1
 80044b6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80044ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044be:	4a0d      	ldr	r2, [pc, #52]	@ (80044f4 <SystemInit+0xa0>)
 80044c0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80044c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044c6:	4a0b      	ldr	r2, [pc, #44]	@ (80044f4 <SystemInit+0xa0>)
 80044c8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80044ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80044da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044de:	2200      	movs	r2, #0
 80044e0:	619a      	str	r2, [r3, #24]
}
 80044e2:	bf00      	nop
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	e000ed00 	.word	0xe000ed00
 80044f0:	faf6fefb 	.word	0xfaf6fefb
 80044f4:	22041000 	.word	0x22041000

080044f8 <LL_AHB2_GRP1_EnableClock>:
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004500:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004504:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004506:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4313      	orrs	r3, r2
 800450e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004514:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4013      	ands	r3, r2
 800451a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800451c:	68fb      	ldr	r3, [r7, #12]
}
 800451e:	bf00      	nop
 8004520:	3714      	adds	r7, #20
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <LL_APB2_GRP1_EnableClock>:
{
 800452a:	b480      	push	{r7}
 800452c:	b085      	sub	sp, #20
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004536:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004538:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4313      	orrs	r3, r2
 8004540:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004542:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004546:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4013      	ands	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800454e:	68fb      	ldr	r3, [r7, #12]
}
 8004550:	bf00      	nop
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b09c      	sub	sp, #112	@ 0x70
 8004560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004562:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	605a      	str	r2, [r3, #4]
 800456c:	609a      	str	r2, [r3, #8]
 800456e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004570:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800457c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004580:	2200      	movs	r2, #0
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	605a      	str	r2, [r3, #4]
 8004586:	609a      	str	r2, [r3, #8]
 8004588:	60da      	str	r2, [r3, #12]
 800458a:	611a      	str	r2, [r3, #16]
 800458c:	615a      	str	r2, [r3, #20]
 800458e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004590:	1d3b      	adds	r3, r7, #4
 8004592:	2234      	movs	r2, #52	@ 0x34
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f010 fa0c 	bl	80149b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800459c:	4b45      	ldr	r3, [pc, #276]	@ (80046b4 <MX_TIM1_Init+0x158>)
 800459e:	4a46      	ldr	r2, [pc, #280]	@ (80046b8 <MX_TIM1_Init+0x15c>)
 80045a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80045a2:	4b44      	ldr	r3, [pc, #272]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045a8:	4b42      	ldr	r3, [pc, #264]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80045ae:	4b41      	ldr	r3, [pc, #260]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80045b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045b6:	4b3f      	ldr	r3, [pc, #252]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80045bc:	4b3d      	ldr	r3, [pc, #244]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045be:	2200      	movs	r2, #0
 80045c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045c2:	4b3c      	ldr	r3, [pc, #240]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80045c8:	483a      	ldr	r0, [pc, #232]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045ca:	f007 f8ed 	bl	800b7a8 <HAL_TIM_Base_Init>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80045d4:	f7ff fb96 	bl	8003d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80045d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045dc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80045de:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80045e2:	4619      	mov	r1, r3
 80045e4:	4833      	ldr	r0, [pc, #204]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045e6:	f007 fcaf 	bl	800bf48 <HAL_TIM_ConfigClockSource>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80045f0:	f7ff fb88 	bl	8003d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80045f4:	482f      	ldr	r0, [pc, #188]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80045f6:	f007 f92e 	bl	800b856 <HAL_TIM_PWM_Init>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d001      	beq.n	8004604 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004600:	f7ff fb80 	bl	8003d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004604:	2300      	movs	r3, #0
 8004606:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004608:	2300      	movs	r3, #0
 800460a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800460c:	2300      	movs	r3, #0
 800460e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004610:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004614:	4619      	mov	r1, r3
 8004616:	4827      	ldr	r0, [pc, #156]	@ (80046b4 <MX_TIM1_Init+0x158>)
 8004618:	f008 fa76 	bl	800cb08 <HAL_TIMEx_MasterConfigSynchronization>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004622:	f7ff fb6f 	bl	8003d04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004626:	2360      	movs	r3, #96	@ 0x60
 8004628:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800462e:	2300      	movs	r3, #0
 8004630:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004632:	2300      	movs	r3, #0
 8004634:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004636:	2300      	movs	r3, #0
 8004638:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800463a:	2300      	movs	r3, #0
 800463c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800463e:	2300      	movs	r3, #0
 8004640:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004642:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004646:	2204      	movs	r2, #4
 8004648:	4619      	mov	r1, r3
 800464a:	481a      	ldr	r0, [pc, #104]	@ (80046b4 <MX_TIM1_Init+0x158>)
 800464c:	f007 fb68 	bl	800bd20 <HAL_TIM_PWM_ConfigChannel>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8004656:	f7ff fb55 	bl	8003d04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800465a:	2300      	movs	r3, #0
 800465c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800465e:	2300      	movs	r3, #0
 8004660:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004666:	2300      	movs	r3, #0
 8004668:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800466e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004672:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800467c:	2300      	movs	r3, #0
 800467e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004680:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004684:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004686:	2300      	movs	r3, #0
 8004688:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800468a:	2300      	movs	r3, #0
 800468c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800468e:	2300      	movs	r3, #0
 8004690:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004692:	1d3b      	adds	r3, r7, #4
 8004694:	4619      	mov	r1, r3
 8004696:	4807      	ldr	r0, [pc, #28]	@ (80046b4 <MX_TIM1_Init+0x158>)
 8004698:	f008 fa96 	bl	800cbc8 <HAL_TIMEx_ConfigBreakDeadTime>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 80046a2:	f7ff fb2f 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80046a6:	4803      	ldr	r0, [pc, #12]	@ (80046b4 <MX_TIM1_Init+0x158>)
 80046a8:	f000 f89e 	bl	80047e8 <HAL_TIM_MspPostInit>

}
 80046ac:	bf00      	nop
 80046ae:	3770      	adds	r7, #112	@ 0x70
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	20000824 	.word	0x20000824
 80046b8:	40012c00 	.word	0x40012c00

080046bc <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80046c2:	463b      	mov	r3, r7
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	609a      	str	r2, [r3, #8]
 80046cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80046ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046d0:	4a1e      	ldr	r2, [pc, #120]	@ (800474c <MX_TIM16_Init+0x90>)
 80046d2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80046d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046da:	4b1b      	ldr	r3, [pc, #108]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046dc:	2200      	movs	r2, #0
 80046de:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 320;
 80046e0:	4b19      	ldr	r3, [pc, #100]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046e2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80046e6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046e8:	4b17      	ldr	r3, [pc, #92]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80046ee:	4b16      	ldr	r3, [pc, #88]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046f4:	4b14      	ldr	r3, [pc, #80]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80046fa:	4813      	ldr	r0, [pc, #76]	@ (8004748 <MX_TIM16_Init+0x8c>)
 80046fc:	f007 f854 	bl	800b7a8 <HAL_TIM_Base_Init>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <MX_TIM16_Init+0x4e>
  {
    Error_Handler();
 8004706:	f7ff fafd 	bl	8003d04 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 800470a:	480f      	ldr	r0, [pc, #60]	@ (8004748 <MX_TIM16_Init+0x8c>)
 800470c:	f007 f904 	bl	800b918 <HAL_TIM_IC_Init>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8004716:	f7ff faf5 	bl	8003d04 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800471a:	2300      	movs	r3, #0
 800471c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800471e:	2301      	movs	r3, #1
 8004720:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004722:	2300      	movs	r3, #0
 8004724:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004726:	2300      	movs	r3, #0
 8004728:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800472a:	463b      	mov	r3, r7
 800472c:	2200      	movs	r2, #0
 800472e:	4619      	mov	r1, r3
 8004730:	4805      	ldr	r0, [pc, #20]	@ (8004748 <MX_TIM16_Init+0x8c>)
 8004732:	f007 fa59 	bl	800bbe8 <HAL_TIM_IC_ConfigChannel>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <MX_TIM16_Init+0x84>
  {
    Error_Handler();
 800473c:	f7ff fae2 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8004740:	bf00      	nop
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20000870 	.word	0x20000870
 800474c:	40014400 	.word	0x40014400

08004750 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004758:	f107 030c 	add.w	r3, r7, #12
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]
 8004760:	605a      	str	r2, [r3, #4]
 8004762:	609a      	str	r2, [r3, #8]
 8004764:	60da      	str	r2, [r3, #12]
 8004766:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a1b      	ldr	r2, [pc, #108]	@ (80047dc <HAL_TIM_Base_MspInit+0x8c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d10c      	bne.n	800478c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004772:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004776:	f7ff fed8 	bl	800452a <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 800477a:	2200      	movs	r2, #0
 800477c:	2101      	movs	r1, #1
 800477e:	2019      	movs	r0, #25
 8004780:	f002 f9c9 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004784:	2019      	movs	r0, #25
 8004786:	f002 f9e0 	bl	8006b4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800478a:	e023      	b.n	80047d4 <HAL_TIM_Base_MspInit+0x84>
  else if(tim_baseHandle->Instance==TIM16)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a13      	ldr	r2, [pc, #76]	@ (80047e0 <HAL_TIM_Base_MspInit+0x90>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d11e      	bne.n	80047d4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004796:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800479a:	f7ff fec6 	bl	800452a <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800479e:	2010      	movs	r0, #16
 80047a0:	f7ff feaa 	bl	80044f8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STBC02_CHG_Pin;
 80047a4:	2301      	movs	r3, #1
 80047a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a8:	2302      	movs	r3, #2
 80047aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80047b4:	230e      	movs	r3, #14
 80047b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STBC02_CHG_GPIO_Port, &GPIO_InitStruct);
 80047b8:	f107 030c 	add.w	r3, r7, #12
 80047bc:	4619      	mov	r1, r3
 80047be:	4809      	ldr	r0, [pc, #36]	@ (80047e4 <HAL_TIM_Base_MspInit+0x94>)
 80047c0:	f002 fc82 	bl	80070c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80047c4:	2200      	movs	r2, #0
 80047c6:	2101      	movs	r1, #1
 80047c8:	2019      	movs	r0, #25
 80047ca:	f002 f9a4 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80047ce:	2019      	movs	r0, #25
 80047d0:	f002 f9bb 	bl	8006b4a <HAL_NVIC_EnableIRQ>
}
 80047d4:	bf00      	nop
 80047d6:	3720      	adds	r7, #32
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40012c00 	.word	0x40012c00
 80047e0:	40014400 	.word	0x40014400
 80047e4:	48001000 	.word	0x48001000

080047e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b088      	sub	sp, #32
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047f0:	f107 030c 	add.w	r3, r7, #12
 80047f4:	2200      	movs	r2, #0
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	605a      	str	r2, [r3, #4]
 80047fa:	609a      	str	r2, [r3, #8]
 80047fc:	60da      	str	r2, [r3, #12]
 80047fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a0d      	ldr	r2, [pc, #52]	@ (800483c <HAL_TIM_MspPostInit+0x54>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d113      	bne.n	8004832 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800480a:	2008      	movs	r0, #8
 800480c:	f7ff fe74 	bl	80044f8 <LL_AHB2_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PD15     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8004810:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004814:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004816:	2302      	movs	r3, #2
 8004818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800481a:	2300      	movs	r3, #0
 800481c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800481e:	2300      	movs	r3, #0
 8004820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004822:	2301      	movs	r3, #1
 8004824:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8004826:	f107 030c 	add.w	r3, r7, #12
 800482a:	4619      	mov	r1, r3
 800482c:	4804      	ldr	r0, [pc, #16]	@ (8004840 <HAL_TIM_MspPostInit+0x58>)
 800482e:	f002 fc4b 	bl	80070c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004832:	bf00      	nop
 8004834:	3720      	adds	r7, #32
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40012c00 	.word	0x40012c00
 8004840:	48000c00 	.word	0x48000c00

08004844 <LL_AHB2_GRP1_EnableClock>:
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800484c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004850:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004852:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4313      	orrs	r3, r2
 800485a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800485c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004860:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4013      	ands	r3, r2
 8004866:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004868:	68fb      	ldr	r3, [r7, #12]
}
 800486a:	bf00      	nop
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <LL_APB1_GRP2_EnableClock>:
{
 8004876:	b480      	push	{r7}
 8004878:	b085      	sub	sp, #20
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800487e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004882:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004884:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4313      	orrs	r3, r2
 800488c:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800488e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004892:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4013      	ands	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800489a:	68fb      	ldr	r3, [r7, #12]
}
 800489c:	bf00      	nop
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <LL_APB2_GRP1_EnableClock>:
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80048b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4313      	orrs	r3, r2
 80048be:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80048c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4013      	ands	r3, r2
 80048ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80048cc:	68fb      	ldr	r3, [r7, #12]
}
 80048ce:	bf00      	nop
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
	...

080048dc <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80048e0:	4b22      	ldr	r3, [pc, #136]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 80048e2:	4a23      	ldr	r2, [pc, #140]	@ (8004970 <MX_LPUART1_UART_Init+0x94>)
 80048e4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80048e6:	4b21      	ldr	r3, [pc, #132]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 80048e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80048ec:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80048ee:	4b1f      	ldr	r3, [pc, #124]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80048f4:	4b1d      	ldr	r3, [pc, #116]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80048fa:	4b1c      	ldr	r3, [pc, #112]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004900:	4b1a      	ldr	r3, [pc, #104]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 8004902:	220c      	movs	r2, #12
 8004904:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004906:	4b19      	ldr	r3, [pc, #100]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 8004908:	2200      	movs	r2, #0
 800490a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800490c:	4b17      	ldr	r3, [pc, #92]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 800490e:	2200      	movs	r2, #0
 8004910:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004912:	4b16      	ldr	r3, [pc, #88]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 8004914:	2200      	movs	r2, #0
 8004916:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004918:	4b14      	ldr	r3, [pc, #80]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 800491a:	2200      	movs	r2, #0
 800491c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800491e:	4b13      	ldr	r3, [pc, #76]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 8004920:	2200      	movs	r2, #0
 8004922:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004924:	4811      	ldr	r0, [pc, #68]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 8004926:	f008 fa13 	bl	800cd50 <HAL_UART_Init>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8004930:	f7ff f9e8 	bl	8003d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004934:	2100      	movs	r1, #0
 8004936:	480d      	ldr	r0, [pc, #52]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 8004938:	f009 fa93 	bl	800de62 <HAL_UARTEx_SetTxFifoThreshold>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004942:	f7ff f9df 	bl	8003d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004946:	2100      	movs	r1, #0
 8004948:	4808      	ldr	r0, [pc, #32]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 800494a:	f009 fac8 	bl	800dede <HAL_UARTEx_SetRxFifoThreshold>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004954:	f7ff f9d6 	bl	8003d04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8004958:	4804      	ldr	r0, [pc, #16]	@ (800496c <MX_LPUART1_UART_Init+0x90>)
 800495a:	f009 fa49 	bl	800ddf0 <HAL_UARTEx_DisableFifoMode>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004964:	f7ff f9ce 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004968:	bf00      	nop
 800496a:	bd80      	pop	{r7, pc}
 800496c:	200008bc 	.word	0x200008bc
 8004970:	40008000 	.word	0x40008000

08004974 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004978:	4b23      	ldr	r3, [pc, #140]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 800497a:	4a24      	ldr	r2, [pc, #144]	@ (8004a0c <MX_USART1_UART_Init+0x98>)
 800497c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800497e:	4b22      	ldr	r3, [pc, #136]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 8004980:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004986:	4b20      	ldr	r3, [pc, #128]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 8004988:	2200      	movs	r2, #0
 800498a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800498c:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 800498e:	2200      	movs	r2, #0
 8004990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004992:	4b1d      	ldr	r3, [pc, #116]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 8004994:	2200      	movs	r2, #0
 8004996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004998:	4b1b      	ldr	r3, [pc, #108]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 800499a:	220c      	movs	r2, #12
 800499c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800499e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049a0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80049a4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049a6:	4b18      	ldr	r3, [pc, #96]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049ac:	4b16      	ldr	r3, [pc, #88]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049b2:	4b15      	ldr	r3, [pc, #84]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049b8:	4b13      	ldr	r3, [pc, #76]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049be:	4812      	ldr	r0, [pc, #72]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049c0:	f008 f9c6 	bl	800cd50 <HAL_UART_Init>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80049ca:	f7ff f99b 	bl	8003d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049ce:	2100      	movs	r1, #0
 80049d0:	480d      	ldr	r0, [pc, #52]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049d2:	f009 fa46 	bl	800de62 <HAL_UARTEx_SetTxFifoThreshold>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80049dc:	f7ff f992 	bl	8003d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049e0:	2100      	movs	r1, #0
 80049e2:	4809      	ldr	r0, [pc, #36]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049e4:	f009 fa7b 	bl	800dede <HAL_UARTEx_SetRxFifoThreshold>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80049ee:	f7ff f989 	bl	8003d04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80049f2:	4805      	ldr	r0, [pc, #20]	@ (8004a08 <MX_USART1_UART_Init+0x94>)
 80049f4:	f009 f9fc 	bl	800ddf0 <HAL_UARTEx_DisableFifoMode>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80049fe:	f7ff f981 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004a02:	bf00      	nop
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	20000950 	.word	0x20000950
 8004a0c:	40013800 	.word	0x40013800

08004a10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b09c      	sub	sp, #112	@ 0x70
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	605a      	str	r2, [r3, #4]
 8004a22:	609a      	str	r2, [r3, #8]
 8004a24:	60da      	str	r2, [r3, #12]
 8004a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a28:	f107 030c 	add.w	r3, r7, #12
 8004a2c:	2250      	movs	r2, #80	@ 0x50
 8004a2e:	2100      	movs	r1, #0
 8004a30:	4618      	mov	r0, r3
 8004a32:	f00f ffbf 	bl	80149b4 <memset>
  if(uartHandle->Instance==LPUART1)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a4e      	ldr	r2, [pc, #312]	@ (8004b74 <HAL_UART_MspInit+0x164>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d155      	bne.n	8004aec <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004a40:	2302      	movs	r3, #2
 8004a42:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004a44:	2300      	movs	r3, #0
 8004a46:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a48:	f107 030c 	add.w	r3, r7, #12
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f005 fb12 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004a58:	f7ff f954 	bl	8003d04 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004a5c:	2001      	movs	r0, #1
 8004a5e:	f7ff ff0a 	bl	8004876 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a62:	2004      	movs	r0, #4
 8004a64:	f7ff feee 	bl	8004844 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a70:	2300      	movs	r3, #0
 8004a72:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a74:	2303      	movs	r3, #3
 8004a76:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004a78:	2308      	movs	r3, #8
 8004a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a7c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004a80:	4619      	mov	r1, r3
 8004a82:	483d      	ldr	r0, [pc, #244]	@ (8004b78 <HAL_UART_MspInit+0x168>)
 8004a84:	f002 fb20 	bl	80070c8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA2_Channel1;
 8004a88:	4b3c      	ldr	r3, [pc, #240]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004a8a:	4a3d      	ldr	r2, [pc, #244]	@ (8004b80 <HAL_UART_MspInit+0x170>)
 8004a8c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004a90:	2211      	movs	r2, #17
 8004a92:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a94:	4b39      	ldr	r3, [pc, #228]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004a96:	2210      	movs	r2, #16
 8004a98:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a9a:	4b38      	ldr	r3, [pc, #224]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004aa0:	4b36      	ldr	r3, [pc, #216]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004aa2:	2280      	movs	r2, #128	@ 0x80
 8004aa4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004aa6:	4b35      	ldr	r3, [pc, #212]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004aac:	4b33      	ldr	r3, [pc, #204]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8004ab2:	4b32      	ldr	r3, [pc, #200]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ab8:	4b30      	ldr	r3, [pc, #192]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004abe:	482f      	ldr	r0, [pc, #188]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004ac0:	f002 f888 	bl	8006bd4 <HAL_DMA_Init>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8004aca:	f7ff f91b 	bl	8003d04 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a2a      	ldr	r2, [pc, #168]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004ad2:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004ad4:	4a29      	ldr	r2, [pc, #164]	@ (8004b7c <HAL_UART_MspInit+0x16c>)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8004ada:	2200      	movs	r2, #0
 8004adc:	2100      	movs	r1, #0
 8004ade:	2025      	movs	r0, #37	@ 0x25
 8004ae0:	f002 f819 	bl	8006b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004ae4:	2025      	movs	r0, #37	@ 0x25
 8004ae6:	f002 f830 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004aea:	e03e      	b.n	8004b6a <HAL_UART_MspInit+0x15a>
  else if(uartHandle->Instance==USART1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a24      	ldr	r2, [pc, #144]	@ (8004b84 <HAL_UART_MspInit+0x174>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d139      	bne.n	8004b6a <HAL_UART_MspInit+0x15a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004af6:	2301      	movs	r3, #1
 8004af8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004afa:	2300      	movs	r3, #0
 8004afc:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004afe:	f107 030c 	add.w	r3, r7, #12
 8004b02:	4618      	mov	r0, r3
 8004b04:	f005 fab7 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_UART_MspInit+0x102>
      Error_Handler();
 8004b0e:	f7ff f8f9 	bl	8003d04 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b12:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004b16:	f7ff fec7 	bl	80048a8 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b1a:	2002      	movs	r0, #2
 8004b1c:	f7ff fe92 	bl	8004844 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b20:	2001      	movs	r0, #1
 8004b22:	f7ff fe8f 	bl	8004844 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USART1_CTS_Pin|USART1_RTS_Pin|USART1_TX_Pin;
 8004b26:	2358      	movs	r3, #88	@ 0x58
 8004b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b32:	2300      	movs	r3, #0
 8004b34:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b36:	2307      	movs	r3, #7
 8004b38:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b3a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004b3e:	4619      	mov	r1, r3
 8004b40:	4811      	ldr	r0, [pc, #68]	@ (8004b88 <HAL_UART_MspInit+0x178>)
 8004b42:	f002 fac1 	bl	80070c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8004b46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b54:	2300      	movs	r3, #0
 8004b56:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b58:	2307      	movs	r3, #7
 8004b5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8004b5c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004b60:	4619      	mov	r1, r3
 8004b62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b66:	f002 faaf 	bl	80070c8 <HAL_GPIO_Init>
}
 8004b6a:	bf00      	nop
 8004b6c:	3770      	adds	r7, #112	@ 0x70
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40008000 	.word	0x40008000
 8004b78:	48000800 	.word	0x48000800
 8004b7c:	200009e4 	.word	0x200009e4
 8004b80:	40020408 	.word	0x40020408
 8004b84:	40013800 	.word	0x40013800
 8004b88:	48000400 	.word	0x48000400

08004b8c <LL_AHB2_GRP1_EnableClock>:
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ba8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4013      	ands	r3, r2
 8004bae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
}
 8004bb2:	bf00      	nop
 8004bb4:	3714      	adds	r7, #20
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <LL_APB1_GRP1_EnableClock>:
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b085      	sub	sp, #20
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004bcc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bda:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4013      	ands	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004be2:	68fb      	ldr	r3, [r7, #12]
}
 8004be4:	bf00      	nop
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8004bf4:	4b10      	ldr	r3, [pc, #64]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004bf6:	4a11      	ldr	r2, [pc, #68]	@ (8004c3c <MX_USB_PCD_Init+0x4c>)
 8004bf8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8004bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8004c00:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c02:	2202      	movs	r2, #2
 8004c04:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004c06:	4b0c      	ldr	r3, [pc, #48]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c08:	2202      	movs	r2, #2
 8004c0a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8004c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8004c12:	4b09      	ldr	r3, [pc, #36]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8004c18:	4b07      	ldr	r3, [pc, #28]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8004c1e:	4b06      	ldr	r3, [pc, #24]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004c24:	4804      	ldr	r0, [pc, #16]	@ (8004c38 <MX_USB_PCD_Init+0x48>)
 8004c26:	f003 faf1 	bl	800820c <HAL_PCD_Init>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8004c30:	f7ff f868 	bl	8003d04 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8004c34:	bf00      	nop
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	20000a44 	.word	0x20000a44
 8004c3c:	40006800 	.word	0x40006800

08004c40 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b09c      	sub	sp, #112	@ 0x70
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	601a      	str	r2, [r3, #0]
 8004c50:	605a      	str	r2, [r3, #4]
 8004c52:	609a      	str	r2, [r3, #8]
 8004c54:	60da      	str	r2, [r3, #12]
 8004c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c58:	f107 030c 	add.w	r3, r7, #12
 8004c5c:	2250      	movs	r2, #80	@ 0x50
 8004c5e:	2100      	movs	r1, #0
 8004c60:	4618      	mov	r0, r3
 8004c62:	f00f fea7 	bl	80149b4 <memset>
  if(pcdHandle->Instance==USB)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a17      	ldr	r2, [pc, #92]	@ (8004cc8 <HAL_PCD_MspInit+0x88>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d127      	bne.n	8004cc0 <HAL_PCD_MspInit+0x80>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004c70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c74:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004c76:	2300      	movs	r3, #0
 8004c78:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c7a:	f107 030c 	add.w	r3, r7, #12
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f005 f9f9 	bl	800a076 <HAL_RCCEx_PeriphCLKConfig>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8004c8a:	f7ff f83b 	bl	8003d04 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c8e:	2001      	movs	r0, #1
 8004c90:	f7ff ff7c 	bl	8004b8c <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA12     ------> USB_DP
    PA11     ------> USB_DM
    */
    GPIO_InitStruct.Pin = USB_DP_Pin|USB_DM_Pin;
 8004c94:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8004ca6:	230a      	movs	r3, #10
 8004ca8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004caa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004cae:	4619      	mov	r1, r3
 8004cb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cb4:	f002 fa08 	bl	80070c8 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004cb8:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8004cbc:	f7ff ff7f 	bl	8004bbe <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8004cc0:	bf00      	nop
 8004cc2:	3770      	adds	r7, #112	@ 0x70
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40006800 	.word	0x40006800

08004ccc <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8004ccc:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004cce:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004cd0:	3304      	adds	r3, #4

08004cd2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004cd2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004cd4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8004cd6:	d3f9      	bcc.n	8004ccc <CopyDataInit>
  bx lr
 8004cd8:	4770      	bx	lr

08004cda <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8004cda:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8004cdc:	3004      	adds	r0, #4

08004cde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8004cde:	4288      	cmp	r0, r1
  bcc FillZerobss
 8004ce0:	d3fb      	bcc.n	8004cda <FillZerobss>
  bx lr
 8004ce2:	4770      	bx	lr

08004ce4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004ce4:	480c      	ldr	r0, [pc, #48]	@ (8004d18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004ce6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004ce8:	f7ff fbb4 	bl	8004454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8004cec:	480b      	ldr	r0, [pc, #44]	@ (8004d1c <LoopForever+0x6>)
 8004cee:	490c      	ldr	r1, [pc, #48]	@ (8004d20 <LoopForever+0xa>)
 8004cf0:	4a0c      	ldr	r2, [pc, #48]	@ (8004d24 <LoopForever+0xe>)
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	f7ff ffed 	bl	8004cd2 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8004cf8:	480b      	ldr	r0, [pc, #44]	@ (8004d28 <LoopForever+0x12>)
 8004cfa:	490c      	ldr	r1, [pc, #48]	@ (8004d2c <LoopForever+0x16>)
 8004cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8004d30 <LoopForever+0x1a>)
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f7ff ffe7 	bl	8004cd2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8004d04:	480b      	ldr	r0, [pc, #44]	@ (8004d34 <LoopForever+0x1e>)
 8004d06:	490c      	ldr	r1, [pc, #48]	@ (8004d38 <LoopForever+0x22>)
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f7ff ffe8 	bl	8004cde <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004d0e:	f00f fe5f 	bl	80149d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004d12:	f7fe ff31 	bl	8003b78 <main>

08004d16 <LoopForever>:

LoopForever:
  b LoopForever
 8004d16:	e7fe      	b.n	8004d16 <LoopForever>
  ldr   r0, =_estack
 8004d18:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8004d1c:	20000008 	.word	0x20000008
 8004d20:	20000074 	.word	0x20000074
 8004d24:	08015708 	.word	0x08015708
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8004d28:	200301e4 	.word	0x200301e4
 8004d2c:	20030a67 	.word	0x20030a67
 8004d30:	080157ba 	.word	0x080157ba
  INIT_BSS _sbss, _ebss
 8004d34:	200000c0 	.word	0x200000c0
 8004d38:	20001bf0 	.word	0x20001bf0

08004d3c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004d3c:	e7fe      	b.n	8004d3c <ADC1_IRQHandler>
	...

08004d40 <LL_VREFBUF_Enable>:
  * @brief  Enable Internal voltage reference
  * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
  * @retval None
  */
__STATIC_INLINE void LL_VREFBUF_Enable(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004d44:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <LL_VREFBUF_Enable+0x1c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a04      	ldr	r2, [pc, #16]	@ (8004d5c <LL_VREFBUF_Enable+0x1c>)
 8004d4a:	f043 0301 	orr.w	r3, r3, #1
 8004d4e:	6013      	str	r3, [r2, #0]
}
 8004d50:	bf00      	nop
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	40010030 	.word	0x40010030

08004d60 <LL_VREFBUF_SetVoltageScaling>:
  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
  * @retval None
  */
__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
 8004d68:	4b06      	ldr	r3, [pc, #24]	@ (8004d84 <LL_VREFBUF_SetVoltageScaling+0x24>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f023 0204 	bic.w	r2, r3, #4
 8004d70:	4904      	ldr	r1, [pc, #16]	@ (8004d84 <LL_VREFBUF_SetVoltageScaling+0x24>)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	600b      	str	r3, [r1, #0]
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	40010030 	.word	0x40010030

08004d88 <LL_VREFBUF_SetTrimming>:
  * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
  * @param  Value Between 0 and 0x3F
  * @retval None
  */
__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  WRITE_REG(VREFBUF->CCR, Value);
 8004d90:	4a04      	ldr	r2, [pc, #16]	@ (8004da4 <LL_VREFBUF_SetTrimming+0x1c>)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6053      	str	r3, [r2, #4]
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	40010030 	.word	0x40010030

08004da8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004db2:	4b0c      	ldr	r3, [pc, #48]	@ (8004de4 <HAL_Init+0x3c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a0b      	ldr	r2, [pc, #44]	@ (8004de4 <HAL_Init+0x3c>)
 8004db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dbc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dbe:	2003      	movs	r0, #3
 8004dc0:	f001 fe9e 	bl	8006b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004dc4:	200f      	movs	r0, #15
 8004dc6:	f000 f80f 	bl	8004de8 <HAL_InitTick>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	71fb      	strb	r3, [r7, #7]
 8004dd4:	e001      	b.n	8004dda <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004dd6:	f7ff fa56 	bl	8004286 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004dda:	79fb      	ldrb	r3, [r7, #7]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3708      	adds	r7, #8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	58004000 	.word	0x58004000

08004de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004df0:	2300      	movs	r3, #0
 8004df2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8004df4:	4b17      	ldr	r3, [pc, #92]	@ (8004e54 <HAL_InitTick+0x6c>)
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d024      	beq.n	8004e46 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004dfc:	f004 feaa 	bl	8009b54 <HAL_RCC_GetHCLKFreq>
 8004e00:	4602      	mov	r2, r0
 8004e02:	4b14      	ldr	r3, [pc, #80]	@ (8004e54 <HAL_InitTick+0x6c>)
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	4619      	mov	r1, r3
 8004e08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e0c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e14:	4618      	mov	r0, r3
 8004e16:	f001 feb4 	bl	8006b82 <HAL_SYSTICK_Config>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10f      	bne.n	8004e40 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b0f      	cmp	r3, #15
 8004e24:	d809      	bhi.n	8004e3a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e26:	2200      	movs	r2, #0
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e2e:	f001 fe72 	bl	8006b16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e32:	4a09      	ldr	r2, [pc, #36]	@ (8004e58 <HAL_InitTick+0x70>)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6013      	str	r3, [r2, #0]
 8004e38:	e007      	b.n	8004e4a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	73fb      	strb	r3, [r7, #15]
 8004e3e:	e004      	b.n	8004e4a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	73fb      	strb	r3, [r7, #15]
 8004e44:	e001      	b.n	8004e4a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000014 	.word	0x20000014
 8004e58:	20000010 	.word	0x20000010

08004e5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004e60:	4b06      	ldr	r3, [pc, #24]	@ (8004e7c <HAL_IncTick+0x20>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	461a      	mov	r2, r3
 8004e66:	4b06      	ldr	r3, [pc, #24]	@ (8004e80 <HAL_IncTick+0x24>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	4a04      	ldr	r2, [pc, #16]	@ (8004e80 <HAL_IncTick+0x24>)
 8004e6e:	6013      	str	r3, [r2, #0]
}
 8004e70:	bf00      	nop
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	20000014 	.word	0x20000014
 8004e80:	20000d20 	.word	0x20000d20

08004e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  return uwTick;
 8004e88:	4b03      	ldr	r3, [pc, #12]	@ (8004e98 <HAL_GetTick+0x14>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	20000d20 	.word	0x20000d20

08004e9c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8004ea0:	4b03      	ldr	r3, [pc, #12]	@ (8004eb0 <HAL_GetTickPrio+0x14>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	20000010 	.word	0x20000010

08004eb4 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8004eb8:	4b03      	ldr	r3, [pc, #12]	@ (8004ec8 <HAL_GetTickFreq+0x14>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	20000014 	.word	0x20000014

08004ecc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  * @note   Retrieve the TrimmingValue from factory located at
  *         VREFBUF_SC0_CAL_ADDR or VREFBUF_SC1_CAL_ADDR addresses.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  uint32_t TrimmingValue;

  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  LL_VREFBUF_SetVoltageScaling(VoltageScaling);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff ff43 	bl	8004d60 <LL_VREFBUF_SetVoltageScaling>

  /* Restrieve Calibration data and store them into trimming field */
  if (VoltageScaling == SYSCFG_VREFBUF_VOLTAGE_SCALE0)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d105      	bne.n	8004eec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x20>
  {
    TrimmingValue = ((uint32_t) * VREFBUF_SC0_CAL_ADDR) & 0x3FU;
 8004ee0:	4b08      	ldr	r3, [pc, #32]	@ (8004f04 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x38>)
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	e004      	b.n	8004ef6 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x2a>
  }
  else
  {
    TrimmingValue = ((uint32_t) * VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 8004eec:	4b06      	ldr	r3, [pc, #24]	@ (8004f08 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x3c>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ef4:	60fb      	str	r3, [r7, #12]
  }
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  HAL_SYSCFG_VREFBUF_TrimmingConfig(TrimmingValue);
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 f81c 	bl	8004f34 <HAL_SYSCFG_VREFBUF_TrimmingConfig>
}
 8004efc:	bf00      	nop
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	1fff75f0 	.word	0x1fff75f0
 8004f08:	1fff7530 	.word	0x1fff7530

08004f0c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg @ref SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE : VREF+ pin is internally connect to VREFINT output.
  *            @arg @ref SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE : VREF+ pin is high impedance.
  * @retval HAL_OK/HAL_TIMEOUT
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8004f14:	4b06      	ldr	r3, [pc, #24]	@ (8004f30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f023 0202 	bic.w	r2, r3, #2
 8004f1c:	4904      	ldr	r1, [pc, #16]	@ (8004f30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	600b      	str	r3, [r1, #0]
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40010030 	.word	0x40010030

08004f34 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
  * @param TrimmingValue specifies trimming code for VREFBUF calibration
  *          This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x3F
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  LL_VREFBUF_SetTrimming(TrimmingValue);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f7ff ff23 	bl	8004d88 <LL_VREFBUF_SetTrimming>

}
 8004f42:	bf00      	nop
 8004f44:	3708      	adds	r7, #8
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  LL_VREFBUF_Enable();
 8004f52:	f7ff fef5 	bl	8004d40 <LL_VREFBUF_Enable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004f56:	f7ff ff95 	bl	8004e84 <HAL_GetTick>
 8004f5a:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 8004f5c:	e008      	b.n	8004f70 <HAL_SYSCFG_EnableVREFBUF+0x24>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8004f5e:	f7ff ff91 	bl	8004e84 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b0a      	cmp	r3, #10
 8004f6a:	d901      	bls.n	8004f70 <HAL_SYSCFG_EnableVREFBUF+0x24>
    {
      return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e006      	b.n	8004f7e <HAL_SYSCFG_EnableVREFBUF+0x32>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 8004f70:	4b05      	ldr	r3, [pc, #20]	@ (8004f88 <HAL_SYSCFG_EnableVREFBUF+0x3c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0308 	and.w	r3, r3, #8
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0f0      	beq.n	8004f5e <HAL_SYSCFG_EnableVREFBUF+0x12>
    }
  }

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	40010030 	.word	0x40010030

08004f8c <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	b083      	sub	sp, #12
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
 8004fba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	431a      	orrs	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	609a      	str	r2, [r3, #8]
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3360      	adds	r3, #96	@ 0x60
 8005006:	461a      	mov	r2, r3
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b08      	ldr	r3, [pc, #32]	@ (8005038 <LL_ADC_SetOffset+0x44>)
 8005016:	4013      	ands	r3, r2
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	430a      	orrs	r2, r1
 8005022:	4313      	orrs	r3, r2
 8005024:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800502c:	bf00      	nop
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	03fff000 	.word	0x03fff000

0800503c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	3360      	adds	r3, #96	@ 0x60
 800504a:	461a      	mov	r2, r3
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4413      	add	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005068:	b480      	push	{r7}
 800506a:	b087      	sub	sp, #28
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	3360      	adds	r3, #96	@ 0x60
 8005078:	461a      	mov	r2, r3
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	431a      	orrs	r2, r3
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005092:	bf00      	nop
 8005094:	371c      	adds	r7, #28
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800509e:	b480      	push	{r7}
 80050a0:	b087      	sub	sp, #28
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	3330      	adds	r3, #48	@ 0x30
 80050ae:	461a      	mov	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	0a1b      	lsrs	r3, r3, #8
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	f003 030c 	and.w	r3, r3, #12
 80050ba:	4413      	add	r3, r2
 80050bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	f003 031f 	and.w	r3, r3, #31
 80050c8:	211f      	movs	r1, #31
 80050ca:	fa01 f303 	lsl.w	r3, r1, r3
 80050ce:	43db      	mvns	r3, r3
 80050d0:	401a      	ands	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	0e9b      	lsrs	r3, r3, #26
 80050d6:	f003 011f 	and.w	r1, r3, #31
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	f003 031f 	and.w	r3, r3, #31
 80050e0:	fa01 f303 	lsl.w	r3, r1, r3
 80050e4:	431a      	orrs	r2, r3
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80050ea:	bf00      	nop
 80050ec:	371c      	adds	r7, #28
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b087      	sub	sp, #28
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	3314      	adds	r3, #20
 8005106:	461a      	mov	r2, r3
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	0e5b      	lsrs	r3, r3, #25
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	4413      	add	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	0d1b      	lsrs	r3, r3, #20
 800511e:	f003 031f 	and.w	r3, r3, #31
 8005122:	2107      	movs	r1, #7
 8005124:	fa01 f303 	lsl.w	r3, r1, r3
 8005128:	43db      	mvns	r3, r3
 800512a:	401a      	ands	r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	0d1b      	lsrs	r3, r3, #20
 8005130:	f003 031f 	and.w	r3, r3, #31
 8005134:	6879      	ldr	r1, [r7, #4]
 8005136:	fa01 f303 	lsl.w	r3, r1, r3
 800513a:	431a      	orrs	r2, r3
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005140:	bf00      	nop
 8005142:	371c      	adds	r7, #28
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005164:	43db      	mvns	r3, r3
 8005166:	401a      	ands	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f003 0318 	and.w	r3, r3, #24
 800516e:	4908      	ldr	r1, [pc, #32]	@ (8005190 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005170:	40d9      	lsrs	r1, r3
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	400b      	ands	r3, r1
 8005176:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800517a:	431a      	orrs	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	0007ffff 	.word	0x0007ffff

08005194 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80051a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	6093      	str	r3, [r2, #8]
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051cc:	d101      	bne.n	80051d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80051f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800521c:	d101      	bne.n	8005222 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b01      	cmp	r3, #1
 8005242:	d101      	bne.n	8005248 <LL_ADC_IsEnabled+0x18>
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <LL_ADC_IsEnabled+0x1a>
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005256:	b480      	push	{r7}
 8005258:	b083      	sub	sp, #12
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 0304 	and.w	r3, r3, #4
 8005266:	2b04      	cmp	r3, #4
 8005268:	d101      	bne.n	800526e <LL_ADC_REG_IsConversionOngoing+0x18>
 800526a:	2301      	movs	r3, #1
 800526c:	e000      	b.n	8005270 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b08      	cmp	r3, #8
 800528e:	d101      	bne.n	8005294 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
	...

080052a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80052b0:	2300      	movs	r3, #0
 80052b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80052b4:	2300      	movs	r3, #0
 80052b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e12e      	b.n	8005520 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d109      	bne.n	80052e4 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f7fb fe85 	bl	8000fe0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7ff ff65 	bl	80051b8 <LL_ADC_IsDeepPowerDownEnabled>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d004      	beq.n	80052fe <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff ff4b 	bl	8005194 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4618      	mov	r0, r3
 8005304:	f7ff ff80 	bl	8005208 <LL_ADC_IsInternalRegulatorEnabled>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d115      	bne.n	800533a <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff ff64 	bl	80051e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005318:	4b83      	ldr	r3, [pc, #524]	@ (8005528 <HAL_ADC_Init+0x284>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	099b      	lsrs	r3, r3, #6
 800531e:	4a83      	ldr	r2, [pc, #524]	@ (800552c <HAL_ADC_Init+0x288>)
 8005320:	fba2 2303 	umull	r2, r3, r2, r3
 8005324:	099b      	lsrs	r3, r3, #6
 8005326:	3301      	adds	r3, #1
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800532c:	e002      	b.n	8005334 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	3b01      	subs	r3, #1
 8005332:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1f9      	bne.n	800532e <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff ff62 	bl	8005208 <LL_ADC_IsInternalRegulatorEnabled>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10d      	bne.n	8005366 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534e:	f043 0210 	orr.w	r2, r3, #16
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800535a:	f043 0201 	orr.w	r2, r3, #1
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4618      	mov	r0, r3
 800536c:	f7ff ff73 	bl	8005256 <LL_ADC_REG_IsConversionOngoing>
 8005370:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	2b00      	cmp	r3, #0
 800537c:	f040 80c7 	bne.w	800550e <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	f040 80c3 	bne.w	800550e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005390:	f043 0202 	orr.w	r2, r3, #2
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f7ff ff47 	bl	8005230 <LL_ADC_IsEnabled>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10b      	bne.n	80053c0 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053a8:	4861      	ldr	r0, [pc, #388]	@ (8005530 <HAL_ADC_Init+0x28c>)
 80053aa:	f7ff ff41 	bl	8005230 <LL_ADC_IsEnabled>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	4619      	mov	r1, r3
 80053ba:	485e      	ldr	r0, [pc, #376]	@ (8005534 <HAL_ADC_Init+0x290>)
 80053bc:	f7ff fde6 	bl	8004f8c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	7e5b      	ldrb	r3, [r3, #25]
 80053c4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80053ca:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80053d0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80053d6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053de:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80053e0:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d106      	bne.n	8005400 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f6:	3b01      	subs	r3, #1
 80053f8:	045b      	lsls	r3, r3, #17
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	d009      	beq.n	800541c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800540c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005414:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	4313      	orrs	r3, r2
 800541a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68da      	ldr	r2, [r3, #12]
 8005422:	4b45      	ldr	r3, [pc, #276]	@ (8005538 <HAL_ADC_Init+0x294>)
 8005424:	4013      	ands	r3, r2
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	6812      	ldr	r2, [r2, #0]
 800542a:	69b9      	ldr	r1, [r7, #24]
 800542c:	430b      	orrs	r3, r1
 800542e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4618      	mov	r0, r3
 8005436:	f7ff ff0e 	bl	8005256 <LL_ADC_REG_IsConversionOngoing>
 800543a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff ff1b 	bl	800527c <LL_ADC_INJ_IsConversionOngoing>
 8005446:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d13d      	bne.n	80054ca <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d13a      	bne.n	80054ca <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005458:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005460:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005462:	4313      	orrs	r3, r2
 8005464:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005470:	f023 0302 	bic.w	r3, r3, #2
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6812      	ldr	r2, [r2, #0]
 8005478:	69b9      	ldr	r1, [r7, #24]
 800547a:	430b      	orrs	r3, r1
 800547c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005484:	2b01      	cmp	r3, #1
 8005486:	d118      	bne.n	80054ba <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005492:	f023 0304 	bic.w	r3, r3, #4
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800549e:	4311      	orrs	r1, r2
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80054a4:	4311      	orrs	r1, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80054aa:	430a      	orrs	r2, r1
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	611a      	str	r2, [r3, #16]
 80054b8:	e007      	b.n	80054ca <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0201 	bic.w	r2, r2, #1
 80054c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d10c      	bne.n	80054ec <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d8:	f023 010f 	bic.w	r1, r3, #15
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	1e5a      	subs	r2, r3, #1
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80054ea:	e007      	b.n	80054fc <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f022 020f 	bic.w	r2, r2, #15
 80054fa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005500:	f023 0303 	bic.w	r3, r3, #3
 8005504:	f043 0201 	orr.w	r2, r3, #1
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	655a      	str	r2, [r3, #84]	@ 0x54
 800550c:	e007      	b.n	800551e <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005512:	f043 0210 	orr.w	r2, r3, #16
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800551e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005520:	4618      	mov	r0, r3
 8005522:	3720      	adds	r7, #32
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	2000000c 	.word	0x2000000c
 800552c:	053e2d63 	.word	0x053e2d63
 8005530:	50040000 	.word	0x50040000
 8005534:	50040300 	.word	0x50040300
 8005538:	fff0c007 	.word	0xfff0c007

0800553c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b0b6      	sub	sp, #216	@ 0xd8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800554c:	2300      	movs	r3, #0
 800554e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005556:	2b01      	cmp	r3, #1
 8005558:	d101      	bne.n	800555e <HAL_ADC_ConfigChannel+0x22>
 800555a:	2302      	movs	r3, #2
 800555c:	e39f      	b.n	8005c9e <HAL_ADC_ConfigChannel+0x762>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4618      	mov	r0, r3
 800556c:	f7ff fe73 	bl	8005256 <LL_ADC_REG_IsConversionOngoing>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	f040 8384 	bne.w	8005c80 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6818      	ldr	r0, [r3, #0]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	6859      	ldr	r1, [r3, #4]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	461a      	mov	r2, r3
 8005586:	f7ff fd8a 	bl	800509e <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4618      	mov	r0, r3
 8005590:	f7ff fe61 	bl	8005256 <LL_ADC_REG_IsConversionOngoing>
 8005594:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4618      	mov	r0, r3
 800559e:	f7ff fe6d 	bl	800527c <LL_ADC_INJ_IsConversionOngoing>
 80055a2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80055a6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f040 81a6 	bne.w	80058fc <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80055b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f040 81a1 	bne.w	80058fc <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6818      	ldr	r0, [r3, #0]
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	461a      	mov	r2, r3
 80055c8:	f7ff fd95 	bl	80050f6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	695a      	ldr	r2, [r3, #20]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	08db      	lsrs	r3, r3, #3
 80055d8:	f003 0303 	and.w	r3, r3, #3
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d00a      	beq.n	8005604 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6818      	ldr	r0, [r3, #0]
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	6919      	ldr	r1, [r3, #16]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80055fe:	f7ff fcf9 	bl	8004ff4 <LL_ADC_SetOffset>
 8005602:	e17b      	b.n	80058fc <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2100      	movs	r1, #0
 800560a:	4618      	mov	r0, r3
 800560c:	f7ff fd16 	bl	800503c <LL_ADC_GetOffsetChannel>
 8005610:	4603      	mov	r3, r0
 8005612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10a      	bne.n	8005630 <HAL_ADC_ConfigChannel+0xf4>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2100      	movs	r1, #0
 8005620:	4618      	mov	r0, r3
 8005622:	f7ff fd0b 	bl	800503c <LL_ADC_GetOffsetChannel>
 8005626:	4603      	mov	r3, r0
 8005628:	0e9b      	lsrs	r3, r3, #26
 800562a:	f003 021f 	and.w	r2, r3, #31
 800562e:	e01e      	b.n	800566e <HAL_ADC_ConfigChannel+0x132>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2100      	movs	r1, #0
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff fd00 	bl	800503c <LL_ADC_GetOffsetChannel>
 800563c:	4603      	mov	r3, r0
 800563e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005642:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005646:	fa93 f3a3 	rbit	r3, r3
 800564a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800564e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005652:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8005656:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 800565e:	2320      	movs	r3, #32
 8005660:	e004      	b.n	800566c <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 8005662:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005666:	fab3 f383 	clz	r3, r3
 800566a:	b2db      	uxtb	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005676:	2b00      	cmp	r3, #0
 8005678:	d105      	bne.n	8005686 <HAL_ADC_ConfigChannel+0x14a>
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	0e9b      	lsrs	r3, r3, #26
 8005680:	f003 031f 	and.w	r3, r3, #31
 8005684:	e018      	b.n	80056b8 <HAL_ADC_ConfigChannel+0x17c>
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800568e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005692:	fa93 f3a3 	rbit	r3, r3
 8005696:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800569a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800569e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80056a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 80056aa:	2320      	movs	r3, #32
 80056ac:	e004      	b.n	80056b8 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80056ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056b2:	fab3 f383 	clz	r3, r3
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d106      	bne.n	80056ca <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2200      	movs	r2, #0
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff fccf 	bl	8005068 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2101      	movs	r1, #1
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff fcb3 	bl	800503c <LL_ADC_GetOffsetChannel>
 80056d6:	4603      	mov	r3, r0
 80056d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10a      	bne.n	80056f6 <HAL_ADC_ConfigChannel+0x1ba>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2101      	movs	r1, #1
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff fca8 	bl	800503c <LL_ADC_GetOffsetChannel>
 80056ec:	4603      	mov	r3, r0
 80056ee:	0e9b      	lsrs	r3, r3, #26
 80056f0:	f003 021f 	and.w	r2, r3, #31
 80056f4:	e01e      	b.n	8005734 <HAL_ADC_ConfigChannel+0x1f8>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2101      	movs	r1, #1
 80056fc:	4618      	mov	r0, r3
 80056fe:	f7ff fc9d 	bl	800503c <LL_ADC_GetOffsetChannel>
 8005702:	4603      	mov	r3, r0
 8005704:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005708:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800570c:	fa93 f3a3 	rbit	r3, r3
 8005710:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005714:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005718:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800571c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8005724:	2320      	movs	r3, #32
 8005726:	e004      	b.n	8005732 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8005728:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800572c:	fab3 f383 	clz	r3, r3
 8005730:	b2db      	uxtb	r3, r3
 8005732:	461a      	mov	r2, r3
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800573c:	2b00      	cmp	r3, #0
 800573e:	d105      	bne.n	800574c <HAL_ADC_ConfigChannel+0x210>
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	0e9b      	lsrs	r3, r3, #26
 8005746:	f003 031f 	and.w	r3, r3, #31
 800574a:	e018      	b.n	800577e <HAL_ADC_ConfigChannel+0x242>
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005754:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005758:	fa93 f3a3 	rbit	r3, r3
 800575c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005760:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005764:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005768:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800576c:	2b00      	cmp	r3, #0
 800576e:	d101      	bne.n	8005774 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8005770:	2320      	movs	r3, #32
 8005772:	e004      	b.n	800577e <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8005774:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005778:	fab3 f383 	clz	r3, r3
 800577c:	b2db      	uxtb	r3, r3
 800577e:	429a      	cmp	r2, r3
 8005780:	d106      	bne.n	8005790 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2200      	movs	r2, #0
 8005788:	2101      	movs	r1, #1
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff fc6c 	bl	8005068 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2102      	movs	r1, #2
 8005796:	4618      	mov	r0, r3
 8005798:	f7ff fc50 	bl	800503c <LL_ADC_GetOffsetChannel>
 800579c:	4603      	mov	r3, r0
 800579e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10a      	bne.n	80057bc <HAL_ADC_ConfigChannel+0x280>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2102      	movs	r1, #2
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7ff fc45 	bl	800503c <LL_ADC_GetOffsetChannel>
 80057b2:	4603      	mov	r3, r0
 80057b4:	0e9b      	lsrs	r3, r3, #26
 80057b6:	f003 021f 	and.w	r2, r3, #31
 80057ba:	e01e      	b.n	80057fa <HAL_ADC_ConfigChannel+0x2be>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2102      	movs	r1, #2
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff fc3a 	bl	800503c <LL_ADC_GetOffsetChannel>
 80057c8:	4603      	mov	r3, r0
 80057ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057d2:	fa93 f3a3 	rbit	r3, r3
 80057d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80057da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80057de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80057e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 80057ea:	2320      	movs	r3, #32
 80057ec:	e004      	b.n	80057f8 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80057ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057f2:	fab3 f383 	clz	r3, r3
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005802:	2b00      	cmp	r3, #0
 8005804:	d105      	bne.n	8005812 <HAL_ADC_ConfigChannel+0x2d6>
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	0e9b      	lsrs	r3, r3, #26
 800580c:	f003 031f 	and.w	r3, r3, #31
 8005810:	e016      	b.n	8005840 <HAL_ADC_ConfigChannel+0x304>
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800581e:	fa93 f3a3 	rbit	r3, r3
 8005822:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005824:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005826:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800582a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8005832:	2320      	movs	r3, #32
 8005834:	e004      	b.n	8005840 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8005836:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800583a:	fab3 f383 	clz	r3, r3
 800583e:	b2db      	uxtb	r3, r3
 8005840:	429a      	cmp	r2, r3
 8005842:	d106      	bne.n	8005852 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2200      	movs	r2, #0
 800584a:	2102      	movs	r1, #2
 800584c:	4618      	mov	r0, r3
 800584e:	f7ff fc0b 	bl	8005068 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2103      	movs	r1, #3
 8005858:	4618      	mov	r0, r3
 800585a:	f7ff fbef 	bl	800503c <LL_ADC_GetOffsetChannel>
 800585e:	4603      	mov	r3, r0
 8005860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10a      	bne.n	800587e <HAL_ADC_ConfigChannel+0x342>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2103      	movs	r1, #3
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff fbe4 	bl	800503c <LL_ADC_GetOffsetChannel>
 8005874:	4603      	mov	r3, r0
 8005876:	0e9b      	lsrs	r3, r3, #26
 8005878:	f003 021f 	and.w	r2, r3, #31
 800587c:	e017      	b.n	80058ae <HAL_ADC_ConfigChannel+0x372>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2103      	movs	r1, #3
 8005884:	4618      	mov	r0, r3
 8005886:	f7ff fbd9 	bl	800503c <LL_ADC_GetOffsetChannel>
 800588a:	4603      	mov	r3, r0
 800588c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005890:	fa93 f3a3 	rbit	r3, r3
 8005894:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005896:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005898:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800589a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800589c:	2b00      	cmp	r3, #0
 800589e:	d101      	bne.n	80058a4 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80058a0:	2320      	movs	r3, #32
 80058a2:	e003      	b.n	80058ac <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 80058a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058a6:	fab3 f383 	clz	r3, r3
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	461a      	mov	r2, r3
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d105      	bne.n	80058c6 <HAL_ADC_ConfigChannel+0x38a>
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	0e9b      	lsrs	r3, r3, #26
 80058c0:	f003 031f 	and.w	r3, r3, #31
 80058c4:	e011      	b.n	80058ea <HAL_ADC_ConfigChannel+0x3ae>
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058ce:	fa93 f3a3 	rbit	r3, r3
 80058d2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80058d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80058d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d101      	bne.n	80058e2 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 80058de:	2320      	movs	r3, #32
 80058e0:	e003      	b.n	80058ea <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 80058e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058e4:	fab3 f383 	clz	r3, r3
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d106      	bne.n	80058fc <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2200      	movs	r2, #0
 80058f4:	2103      	movs	r1, #3
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff fbb6 	bl	8005068 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4618      	mov	r0, r3
 8005902:	f7ff fc95 	bl	8005230 <LL_ADC_IsEnabled>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	f040 81c2 	bne.w	8005c92 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6818      	ldr	r0, [r3, #0]
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	6819      	ldr	r1, [r3, #0]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	461a      	mov	r2, r3
 800591c:	f7ff fc16 	bl	800514c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	4a8e      	ldr	r2, [pc, #568]	@ (8005b60 <HAL_ADC_ConfigChannel+0x624>)
 8005926:	4293      	cmp	r3, r2
 8005928:	f040 8130 	bne.w	8005b8c <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005938:	2b00      	cmp	r3, #0
 800593a:	d10b      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x418>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	0e9b      	lsrs	r3, r3, #26
 8005942:	3301      	adds	r3, #1
 8005944:	f003 031f 	and.w	r3, r3, #31
 8005948:	2b09      	cmp	r3, #9
 800594a:	bf94      	ite	ls
 800594c:	2301      	movls	r3, #1
 800594e:	2300      	movhi	r3, #0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	e019      	b.n	8005988 <HAL_ADC_ConfigChannel+0x44c>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800595a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800595c:	fa93 f3a3 	rbit	r3, r3
 8005960:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005962:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005964:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005966:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 800596c:	2320      	movs	r3, #32
 800596e:	e003      	b.n	8005978 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8005970:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005972:	fab3 f383 	clz	r3, r3
 8005976:	b2db      	uxtb	r3, r3
 8005978:	3301      	adds	r3, #1
 800597a:	f003 031f 	and.w	r3, r3, #31
 800597e:	2b09      	cmp	r3, #9
 8005980:	bf94      	ite	ls
 8005982:	2301      	movls	r3, #1
 8005984:	2300      	movhi	r3, #0
 8005986:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005988:	2b00      	cmp	r3, #0
 800598a:	d079      	beq.n	8005a80 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005994:	2b00      	cmp	r3, #0
 8005996:	d107      	bne.n	80059a8 <HAL_ADC_ConfigChannel+0x46c>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	0e9b      	lsrs	r3, r3, #26
 800599e:	3301      	adds	r3, #1
 80059a0:	069b      	lsls	r3, r3, #26
 80059a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80059a6:	e015      	b.n	80059d4 <HAL_ADC_ConfigChannel+0x498>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059b0:	fa93 f3a3 	rbit	r3, r3
 80059b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80059b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059b8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80059ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d101      	bne.n	80059c4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80059c0:	2320      	movs	r3, #32
 80059c2:	e003      	b.n	80059cc <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80059c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059c6:	fab3 f383 	clz	r3, r3
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	3301      	adds	r3, #1
 80059ce:	069b      	lsls	r3, r3, #26
 80059d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d109      	bne.n	80059f4 <HAL_ADC_ConfigChannel+0x4b8>
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	0e9b      	lsrs	r3, r3, #26
 80059e6:	3301      	adds	r3, #1
 80059e8:	f003 031f 	and.w	r3, r3, #31
 80059ec:	2101      	movs	r1, #1
 80059ee:	fa01 f303 	lsl.w	r3, r1, r3
 80059f2:	e017      	b.n	8005a24 <HAL_ADC_ConfigChannel+0x4e8>
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059fc:	fa93 f3a3 	rbit	r3, r3
 8005a00:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a04:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005a06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8005a0c:	2320      	movs	r3, #32
 8005a0e:	e003      	b.n	8005a18 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8005a10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a12:	fab3 f383 	clz	r3, r3
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	3301      	adds	r3, #1
 8005a1a:	f003 031f 	and.w	r3, r3, #31
 8005a1e:	2101      	movs	r1, #1
 8005a20:	fa01 f303 	lsl.w	r3, r1, r3
 8005a24:	ea42 0103 	orr.w	r1, r2, r3
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10a      	bne.n	8005a4a <HAL_ADC_ConfigChannel+0x50e>
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	0e9b      	lsrs	r3, r3, #26
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	f003 021f 	and.w	r2, r3, #31
 8005a40:	4613      	mov	r3, r2
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	4413      	add	r3, r2
 8005a46:	051b      	lsls	r3, r3, #20
 8005a48:	e018      	b.n	8005a7c <HAL_ADC_ConfigChannel+0x540>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a52:	fa93 f3a3 	rbit	r3, r3
 8005a56:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005a5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8005a62:	2320      	movs	r3, #32
 8005a64:	e003      	b.n	8005a6e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8005a66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a68:	fab3 f383 	clz	r3, r3
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	3301      	adds	r3, #1
 8005a70:	f003 021f 	and.w	r2, r3, #31
 8005a74:	4613      	mov	r3, r2
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	4413      	add	r3, r2
 8005a7a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	e080      	b.n	8005b82 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d107      	bne.n	8005a9c <HAL_ADC_ConfigChannel+0x560>
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	0e9b      	lsrs	r3, r3, #26
 8005a92:	3301      	adds	r3, #1
 8005a94:	069b      	lsls	r3, r3, #26
 8005a96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a9a:	e015      	b.n	8005ac8 <HAL_ADC_ConfigChannel+0x58c>
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa4:	fa93 f3a3 	rbit	r3, r3
 8005aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aac:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8005ab4:	2320      	movs	r3, #32
 8005ab6:	e003      	b.n	8005ac0 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8005ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aba:	fab3 f383 	clz	r3, r3
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	069b      	lsls	r3, r3, #26
 8005ac4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d109      	bne.n	8005ae8 <HAL_ADC_ConfigChannel+0x5ac>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	0e9b      	lsrs	r3, r3, #26
 8005ada:	3301      	adds	r3, #1
 8005adc:	f003 031f 	and.w	r3, r3, #31
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae6:	e017      	b.n	8005b18 <HAL_ADC_ConfigChannel+0x5dc>
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aee:	6a3b      	ldr	r3, [r7, #32]
 8005af0:	fa93 f3a3 	rbit	r3, r3
 8005af4:	61fb      	str	r3, [r7, #28]
  return result;
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d101      	bne.n	8005b04 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8005b00:	2320      	movs	r3, #32
 8005b02:	e003      	b.n	8005b0c <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8005b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b06:	fab3 f383 	clz	r3, r3
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	f003 031f 	and.w	r3, r3, #31
 8005b12:	2101      	movs	r1, #1
 8005b14:	fa01 f303 	lsl.w	r3, r1, r3
 8005b18:	ea42 0103 	orr.w	r1, r2, r3
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10d      	bne.n	8005b44 <HAL_ADC_ConfigChannel+0x608>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	0e9b      	lsrs	r3, r3, #26
 8005b2e:	3301      	adds	r3, #1
 8005b30:	f003 021f 	and.w	r2, r3, #31
 8005b34:	4613      	mov	r3, r2
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	4413      	add	r3, r2
 8005b3a:	3b1e      	subs	r3, #30
 8005b3c:	051b      	lsls	r3, r3, #20
 8005b3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b42:	e01d      	b.n	8005b80 <HAL_ADC_ConfigChannel+0x644>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	fa93 f3a3 	rbit	r3, r3
 8005b50:	613b      	str	r3, [r7, #16]
  return result;
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d103      	bne.n	8005b64 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8005b5c:	2320      	movs	r3, #32
 8005b5e:	e005      	b.n	8005b6c <HAL_ADC_ConfigChannel+0x630>
 8005b60:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	fab3 f383 	clz	r3, r3
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	f003 021f 	and.w	r2, r3, #31
 8005b72:	4613      	mov	r3, r2
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	4413      	add	r3, r2
 8005b78:	3b1e      	subs	r3, #30
 8005b7a:	051b      	lsls	r3, r3, #20
 8005b7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b80:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8005b82:	683a      	ldr	r2, [r7, #0]
 8005b84:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b86:	4619      	mov	r1, r3
 8005b88:	f7ff fab5 	bl	80050f6 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	4b45      	ldr	r3, [pc, #276]	@ (8005ca8 <HAL_ADC_ConfigChannel+0x76c>)
 8005b92:	4013      	ands	r3, r2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d07c      	beq.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b98:	4844      	ldr	r0, [pc, #272]	@ (8005cac <HAL_ADC_ConfigChannel+0x770>)
 8005b9a:	f7ff fa1d 	bl	8004fd8 <LL_ADC_GetCommonPathInternalCh>
 8005b9e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ba2:	4843      	ldr	r0, [pc, #268]	@ (8005cb0 <HAL_ADC_ConfigChannel+0x774>)
 8005ba4:	f7ff fb44 	bl	8005230 <LL_ADC_IsEnabled>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d15e      	bne.n	8005c6c <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a40      	ldr	r2, [pc, #256]	@ (8005cb4 <HAL_ADC_ConfigChannel+0x778>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d127      	bne.n	8005c08 <HAL_ADC_ConfigChannel+0x6cc>
 8005bb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d121      	bne.n	8005c08 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a39      	ldr	r2, [pc, #228]	@ (8005cb0 <HAL_ADC_ConfigChannel+0x774>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d161      	bne.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005bce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bd2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	4834      	ldr	r0, [pc, #208]	@ (8005cac <HAL_ADC_ConfigChannel+0x770>)
 8005bda:	f7ff f9ea 	bl	8004fb2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005bde:	4b36      	ldr	r3, [pc, #216]	@ (8005cb8 <HAL_ADC_ConfigChannel+0x77c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	099b      	lsrs	r3, r3, #6
 8005be4:	4a35      	ldr	r2, [pc, #212]	@ (8005cbc <HAL_ADC_ConfigChannel+0x780>)
 8005be6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bea:	099b      	lsrs	r3, r3, #6
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	4613      	mov	r3, r2
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	4413      	add	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8005bf8:	e002      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1f9      	bne.n	8005bfa <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c06:	e044      	b.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8005cc0 <HAL_ADC_ConfigChannel+0x784>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d113      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x6fe>
 8005c12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10d      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a23      	ldr	r2, [pc, #140]	@ (8005cb0 <HAL_ADC_ConfigChannel+0x774>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d134      	bne.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005c28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c30:	4619      	mov	r1, r3
 8005c32:	481e      	ldr	r0, [pc, #120]	@ (8005cac <HAL_ADC_ConfigChannel+0x770>)
 8005c34:	f7ff f9bd 	bl	8004fb2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c38:	e02b      	b.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a21      	ldr	r2, [pc, #132]	@ (8005cc4 <HAL_ADC_ConfigChannel+0x788>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d126      	bne.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
 8005c44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d120      	bne.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a16      	ldr	r2, [pc, #88]	@ (8005cb0 <HAL_ADC_ConfigChannel+0x774>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d11b      	bne.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005c5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005c62:	4619      	mov	r1, r3
 8005c64:	4811      	ldr	r0, [pc, #68]	@ (8005cac <HAL_ADC_ConfigChannel+0x770>)
 8005c66:	f7ff f9a4 	bl	8004fb2 <LL_ADC_SetCommonPathInternalCh>
 8005c6a:	e012      	b.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c70:	f043 0220 	orr.w	r2, r3, #32
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005c7e:	e008      	b.n	8005c92 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c84:	f043 0220 	orr.w	r2, r3, #32
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8005c9a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	37d8      	adds	r7, #216	@ 0xd8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	80080000 	.word	0x80080000
 8005cac:	50040300 	.word	0x50040300
 8005cb0:	50040000 	.word	0x50040000
 8005cb4:	c7520000 	.word	0xc7520000
 8005cb8:	2000000c 	.word	0x2000000c
 8005cbc:	053e2d63 	.word	0x053e2d63
 8005cc0:	cb840000 	.word	0xcb840000
 8005cc4:	80000001 	.word	0x80000001

08005cc8 <LL_ADC_SetCommonPathInternalCh>:
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	609a      	str	r2, [r3, #8]
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <LL_ADC_GetCommonPathInternalCh>:
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
	...

08005d0c <LL_ADC_SetOffset>:
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
 8005d18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	3360      	adds	r3, #96	@ 0x60
 8005d1e:	461a      	mov	r2, r3
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	4b08      	ldr	r3, [pc, #32]	@ (8005d50 <LL_ADC_SetOffset+0x44>)
 8005d2e:	4013      	ands	r3, r2
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	601a      	str	r2, [r3, #0]
}
 8005d44:	bf00      	nop
 8005d46:	371c      	adds	r7, #28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	03fff000 	.word	0x03fff000

08005d54 <LL_ADC_GetOffsetChannel>:
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	3360      	adds	r3, #96	@ 0x60
 8005d62:	461a      	mov	r2, r3
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	4413      	add	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <LL_ADC_SetOffsetState>:
{
 8005d80:	b480      	push	{r7}
 8005d82:	b087      	sub	sp, #28
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	3360      	adds	r3, #96	@ 0x60
 8005d90:	461a      	mov	r2, r3
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	4413      	add	r3, r2
 8005d98:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	431a      	orrs	r2, r3
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	601a      	str	r2, [r3, #0]
}
 8005daa:	bf00      	nop
 8005dac:	371c      	adds	r7, #28
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <LL_ADC_INJ_SetQueueMode>:
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005dc8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	60da      	str	r2, [r3, #12]
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <LL_ADC_SetChannelSamplingTime>:
{
 8005de0:	b480      	push	{r7}
 8005de2:	b087      	sub	sp, #28
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	3314      	adds	r3, #20
 8005df0:	461a      	mov	r2, r3
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	0e5b      	lsrs	r3, r3, #25
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	f003 0304 	and.w	r3, r3, #4
 8005dfc:	4413      	add	r3, r2
 8005dfe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	0d1b      	lsrs	r3, r3, #20
 8005e08:	f003 031f 	and.w	r3, r3, #31
 8005e0c:	2107      	movs	r1, #7
 8005e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e12:	43db      	mvns	r3, r3
 8005e14:	401a      	ands	r2, r3
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	0d1b      	lsrs	r3, r3, #20
 8005e1a:	f003 031f 	and.w	r3, r3, #31
 8005e1e:	6879      	ldr	r1, [r7, #4]
 8005e20:	fa01 f303 	lsl.w	r3, r1, r3
 8005e24:	431a      	orrs	r2, r3
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	601a      	str	r2, [r3, #0]
}
 8005e2a:	bf00      	nop
 8005e2c:	371c      	adds	r7, #28
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
	...

08005e38 <LL_ADC_SetChannelSingleDiff>:
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e50:	43db      	mvns	r3, r3
 8005e52:	401a      	ands	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f003 0318 	and.w	r3, r3, #24
 8005e5a:	4908      	ldr	r1, [pc, #32]	@ (8005e7c <LL_ADC_SetChannelSingleDiff+0x44>)
 8005e5c:	40d9      	lsrs	r1, r3
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	400b      	ands	r3, r1
 8005e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e66:	431a      	orrs	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	0007ffff 	.word	0x0007ffff

08005e80 <LL_ADC_IsEnabled>:
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d101      	bne.n	8005e98 <LL_ADC_IsEnabled+0x18>
 8005e94:	2301      	movs	r3, #1
 8005e96:	e000      	b.n	8005e9a <LL_ADC_IsEnabled+0x1a>
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <LL_ADC_REG_IsConversionOngoing>:
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f003 0304 	and.w	r3, r3, #4
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d101      	bne.n	8005ebe <LL_ADC_REG_IsConversionOngoing+0x18>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e000      	b.n	8005ec0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <LL_ADC_INJ_IsConversionOngoing>:
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d101      	bne.n	8005ee4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e000      	b.n	8005ee6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
	...

08005ef4 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, const ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b0b6      	sub	sp, #216	@ 0xd8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005efe:	2300      	movs	r3, #0
 8005f00:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8005f04:	2300      	movs	r3, #0
 8005f06:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d102      	bne.n	8005f1e <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8005f18:	2302      	movs	r3, #2
 8005f1a:	f000 bc85 	b.w	8006828 <HAL_ADCEx_InjectedConfigChannel+0x934>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d003      	beq.n	8005f36 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d130      	bne.n	8005f98 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b08      	cmp	r3, #8
 8005f3c:	d179      	bne.n	8006032 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d010      	beq.n	8005f68 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	0e9b      	lsrs	r3, r3, #26
 8005f4c:	021b      	lsls	r3, r3, #8
 8005f4e:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8005f5a:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f66:	e007      	b.n	8005f78 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	0e9b      	lsrs	r3, r3, #26
 8005f6e:	021b      	lsls	r3, r3, #8
 8005f70:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8005f74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f7e:	4ba0      	ldr	r3, [pc, #640]	@ (8006200 <HAL_ADCEx_InjectedConfigChannel+0x30c>)
 8005f80:	4013      	ands	r3, r2
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6812      	ldr	r2, [r2, #0]
 8005f86:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005f8a:	430b      	orrs	r3, r1
 8005f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f94:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005f96:	e04c      	b.n	8006032 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d11d      	bne.n	8005fdc <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	699a      	ldr	r2, [r3, #24]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00d      	beq.n	8005fd2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	6a1b      	ldr	r3, [r3, #32]
 8005fc0:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8005fc4:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fd0:	e004      	b.n	8005fdc <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	0e9b      	lsrs	r3, r3, #26
 8005fe2:	f003 021f 	and.w	r2, r3, #31
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f003 031f 	and.w	r3, r3, #31
 8005fee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006000:	1e5a      	subs	r2, r3, #1
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800600a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800600e:	431a      	orrs	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10a      	bne.n	8006032 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006022:	4b77      	ldr	r3, [pc, #476]	@ (8006200 <HAL_ADCEx_InjectedConfigChannel+0x30c>)
 8006024:	4013      	ands	r3, r2
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	6812      	ldr	r2, [r2, #0]
 800602e:	430b      	orrs	r3, r1
 8006030:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff ff48 	bl	8005ecc <LL_ADC_INJ_IsConversionOngoing>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d120      	bne.n	8006084 <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	7f5b      	ldrb	r3, [r3, #29]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d110      	bne.n	800606c <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	7f9b      	ldrb	r3, [r3, #30]
 8006058:	055a      	lsls	r2, r3, #21
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	7f1b      	ldrb	r3, [r3, #28]
 800605e:	051b      	lsls	r3, r3, #20
 8006060:	431a      	orrs	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	430a      	orrs	r2, r1
 8006068:	60da      	str	r2, [r3, #12]
 800606a:	e00b      	b.n	8006084 <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	7f9b      	ldrb	r3, [r3, #30]
 800607a:	055a      	lsls	r2, r3, #21
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	430a      	orrs	r2, r1
 8006082:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4618      	mov	r0, r3
 800608a:	f7ff ff0c 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 800608e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff ff18 	bl	8005ecc <LL_ADC_INJ_IsConversionOngoing>
 800609c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80060a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f040 81f8 	bne.w	800649a <HAL_ADCEx_InjectedConfigChannel+0x5a6>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80060aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f040 81f3 	bne.w	800649a <HAL_ADCEx_InjectedConfigChannel+0x5a6>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d115      	bne.n	80060f0 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	7f5b      	ldrb	r3, [r3, #29]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d108      	bne.n	80060de <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68da      	ldr	r2, [r3, #12]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80060da:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80060dc:	e01e      	b.n	800611c <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68da      	ldr	r2, [r3, #12]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80060ec:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80060ee:	e015      	b.n	800611c <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	7f5b      	ldrb	r3, [r3, #29]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d109      	bne.n	800610c <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fc:	f043 0220 	orr.w	r2, r3, #32
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	655a      	str	r2, [r3, #84]	@ 0x54

        tmp_hal_status = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800610a:	e007      	b.n	800611c <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800611a:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006122:	2b01      	cmp	r3, #1
 8006124:	d110      	bne.n	8006148 <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006138:	430b      	orrs	r3, r1
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0202 	orr.w	r2, r2, #2
 8006144:	611a      	str	r2, [r3, #16]
 8006146:	e007      	b.n	8006158 <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	691a      	ldr	r2, [r3, #16]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0202 	bic.w	r2, r2, #2
 8006156:	611a      	str	r2, [r3, #16]
    }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6818      	ldr	r0, [r3, #0]
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	6819      	ldr	r1, [r3, #0]
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	461a      	mov	r2, r3
 8006166:	f7ff fe3b 	bl	8005de0 <LL_ADC_SetChannelSamplingTime>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	695a      	ldr	r2, [r3, #20]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	08db      	lsrs	r3, r3, #3
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	005b      	lsls	r3, r3, #1
 800617c:	fa02 f303 	lsl.w	r3, r2, r3
 8006180:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	2b04      	cmp	r3, #4
 800618a:	d00a      	beq.n	80061a2 <HAL_ADCEx_InjectedConfigChannel+0x2ae>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6818      	ldr	r0, [r3, #0]
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	6919      	ldr	r1, [r3, #16]
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800619c:	f7ff fdb6 	bl	8005d0c <LL_ADC_SetOffset>
 80061a0:	e17b      	b.n	800649a <HAL_ADCEx_InjectedConfigChannel+0x5a6>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2100      	movs	r1, #0
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7ff fdd3 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10a      	bne.n	80061ce <HAL_ADCEx_InjectedConfigChannel+0x2da>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2100      	movs	r1, #0
 80061be:	4618      	mov	r0, r3
 80061c0:	f7ff fdc8 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 80061c4:	4603      	mov	r3, r0
 80061c6:	0e9b      	lsrs	r3, r3, #26
 80061c8:	f003 021f 	and.w	r2, r3, #31
 80061cc:	e020      	b.n	8006210 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2100      	movs	r1, #0
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7ff fdbd 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 80061da:	4603      	mov	r3, r0
 80061dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061e4:	fa93 f3a3 	rbit	r3, r3
 80061e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 80061ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80061f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80061f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d103      	bne.n	8006204 <HAL_ADCEx_InjectedConfigChannel+0x310>
    return 32U;
 80061fc:	2320      	movs	r3, #32
 80061fe:	e006      	b.n	800620e <HAL_ADCEx_InjectedConfigChannel+0x31a>
 8006200:	82082000 	.word	0x82082000
  return __builtin_clz(value);
 8006204:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006208:	fab3 f383 	clz	r3, r3
 800620c:	b2db      	uxtb	r3, r3
 800620e:	461a      	mov	r2, r3
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006218:	2b00      	cmp	r3, #0
 800621a:	d105      	bne.n	8006228 <HAL_ADCEx_InjectedConfigChannel+0x334>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	0e9b      	lsrs	r3, r3, #26
 8006222:	f003 031f 	and.w	r3, r3, #31
 8006226:	e018      	b.n	800625a <HAL_ADCEx_InjectedConfigChannel+0x366>
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006230:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006234:	fa93 f3a3 	rbit	r3, r3
 8006238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800623c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006240:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8006244:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006248:	2b00      	cmp	r3, #0
 800624a:	d101      	bne.n	8006250 <HAL_ADCEx_InjectedConfigChannel+0x35c>
    return 32U;
 800624c:	2320      	movs	r3, #32
 800624e:	e004      	b.n	800625a <HAL_ADCEx_InjectedConfigChannel+0x366>
  return __builtin_clz(value);
 8006250:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006254:	fab3 f383 	clz	r3, r3
 8006258:	b2db      	uxtb	r3, r3
 800625a:	429a      	cmp	r2, r3
 800625c:	d106      	bne.n	800626c <HAL_ADCEx_InjectedConfigChannel+0x378>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2200      	movs	r2, #0
 8006264:	2100      	movs	r1, #0
 8006266:	4618      	mov	r0, r3
 8006268:	f7ff fd8a 	bl	8005d80 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2101      	movs	r1, #1
 8006272:	4618      	mov	r0, r3
 8006274:	f7ff fd6e 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 8006278:	4603      	mov	r3, r0
 800627a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10a      	bne.n	8006298 <HAL_ADCEx_InjectedConfigChannel+0x3a4>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2101      	movs	r1, #1
 8006288:	4618      	mov	r0, r3
 800628a:	f7ff fd63 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 800628e:	4603      	mov	r3, r0
 8006290:	0e9b      	lsrs	r3, r3, #26
 8006292:	f003 021f 	and.w	r2, r3, #31
 8006296:	e01e      	b.n	80062d6 <HAL_ADCEx_InjectedConfigChannel+0x3e2>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2101      	movs	r1, #1
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff fd58 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062ae:	fa93 f3a3 	rbit	r3, r3
 80062b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80062b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80062ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80062be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_ADCEx_InjectedConfigChannel+0x3d6>
    return 32U;
 80062c6:	2320      	movs	r3, #32
 80062c8:	e004      	b.n	80062d4 <HAL_ADCEx_InjectedConfigChannel+0x3e0>
  return __builtin_clz(value);
 80062ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80062ce:	fab3 f383 	clz	r3, r3
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	461a      	mov	r2, r3
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d105      	bne.n	80062ee <HAL_ADCEx_InjectedConfigChannel+0x3fa>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	0e9b      	lsrs	r3, r3, #26
 80062e8:	f003 031f 	and.w	r3, r3, #31
 80062ec:	e018      	b.n	8006320 <HAL_ADCEx_InjectedConfigChannel+0x42c>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80062fa:	fa93 f3a3 	rbit	r3, r3
 80062fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006302:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006306:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800630a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_ADCEx_InjectedConfigChannel+0x422>
    return 32U;
 8006312:	2320      	movs	r3, #32
 8006314:	e004      	b.n	8006320 <HAL_ADCEx_InjectedConfigChannel+0x42c>
  return __builtin_clz(value);
 8006316:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800631a:	fab3 f383 	clz	r3, r3
 800631e:	b2db      	uxtb	r3, r3
 8006320:	429a      	cmp	r2, r3
 8006322:	d106      	bne.n	8006332 <HAL_ADCEx_InjectedConfigChannel+0x43e>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2200      	movs	r2, #0
 800632a:	2101      	movs	r1, #1
 800632c:	4618      	mov	r0, r3
 800632e:	f7ff fd27 	bl	8005d80 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2102      	movs	r1, #2
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff fd0b 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 800633e:	4603      	mov	r3, r0
 8006340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10a      	bne.n	800635e <HAL_ADCEx_InjectedConfigChannel+0x46a>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2102      	movs	r1, #2
 800634e:	4618      	mov	r0, r3
 8006350:	f7ff fd00 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 8006354:	4603      	mov	r3, r0
 8006356:	0e9b      	lsrs	r3, r3, #26
 8006358:	f003 021f 	and.w	r2, r3, #31
 800635c:	e01e      	b.n	800639c <HAL_ADCEx_InjectedConfigChannel+0x4a8>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2102      	movs	r1, #2
 8006364:	4618      	mov	r0, r3
 8006366:	f7ff fcf5 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 800636a:	4603      	mov	r3, r0
 800636c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006370:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006374:	fa93 f3a3 	rbit	r3, r3
 8006378:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800637c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006380:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006384:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_ADCEx_InjectedConfigChannel+0x49c>
    return 32U;
 800638c:	2320      	movs	r3, #32
 800638e:	e004      	b.n	800639a <HAL_ADCEx_InjectedConfigChannel+0x4a6>
  return __builtin_clz(value);
 8006390:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006394:	fab3 f383 	clz	r3, r3
 8006398:	b2db      	uxtb	r3, r3
 800639a:	461a      	mov	r2, r3
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d105      	bne.n	80063b4 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	0e9b      	lsrs	r3, r3, #26
 80063ae:	f003 031f 	and.w	r3, r3, #31
 80063b2:	e014      	b.n	80063de <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80063bc:	fa93 f3a3 	rbit	r3, r3
 80063c0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80063c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80063c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <HAL_ADCEx_InjectedConfigChannel+0x4e0>
    return 32U;
 80063d0:	2320      	movs	r3, #32
 80063d2:	e004      	b.n	80063de <HAL_ADCEx_InjectedConfigChannel+0x4ea>
  return __builtin_clz(value);
 80063d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80063d8:	fab3 f383 	clz	r3, r3
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	429a      	cmp	r2, r3
 80063e0:	d106      	bne.n	80063f0 <HAL_ADCEx_InjectedConfigChannel+0x4fc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2200      	movs	r2, #0
 80063e8:	2102      	movs	r1, #2
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7ff fcc8 	bl	8005d80 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2103      	movs	r1, #3
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7ff fcac 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 80063fc:	4603      	mov	r3, r0
 80063fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10a      	bne.n	800641c <HAL_ADCEx_InjectedConfigChannel+0x528>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2103      	movs	r1, #3
 800640c:	4618      	mov	r0, r3
 800640e:	f7ff fca1 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 8006412:	4603      	mov	r3, r0
 8006414:	0e9b      	lsrs	r3, r3, #26
 8006416:	f003 021f 	and.w	r2, r3, #31
 800641a:	e017      	b.n	800644c <HAL_ADCEx_InjectedConfigChannel+0x558>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2103      	movs	r1, #3
 8006422:	4618      	mov	r0, r3
 8006424:	f7ff fc96 	bl	8005d54 <LL_ADC_GetOffsetChannel>
 8006428:	4603      	mov	r3, r0
 800642a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800642c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800642e:	fa93 f3a3 	rbit	r3, r3
 8006432:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006436:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006438:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800643a:	2b00      	cmp	r3, #0
 800643c:	d101      	bne.n	8006442 <HAL_ADCEx_InjectedConfigChannel+0x54e>
    return 32U;
 800643e:	2320      	movs	r3, #32
 8006440:	e003      	b.n	800644a <HAL_ADCEx_InjectedConfigChannel+0x556>
  return __builtin_clz(value);
 8006442:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006444:	fab3 f383 	clz	r3, r3
 8006448:	b2db      	uxtb	r3, r3
 800644a:	461a      	mov	r2, r3
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006454:	2b00      	cmp	r3, #0
 8006456:	d105      	bne.n	8006464 <HAL_ADCEx_InjectedConfigChannel+0x570>
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	0e9b      	lsrs	r3, r3, #26
 800645e:	f003 031f 	and.w	r3, r3, #31
 8006462:	e011      	b.n	8006488 <HAL_ADCEx_InjectedConfigChannel+0x594>
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800646a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800646c:	fa93 f3a3 	rbit	r3, r3
 8006470:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006474:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006476:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006478:	2b00      	cmp	r3, #0
 800647a:	d101      	bne.n	8006480 <HAL_ADCEx_InjectedConfigChannel+0x58c>
    return 32U;
 800647c:	2320      	movs	r3, #32
 800647e:	e003      	b.n	8006488 <HAL_ADCEx_InjectedConfigChannel+0x594>
  return __builtin_clz(value);
 8006480:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006482:	fab3 f383 	clz	r3, r3
 8006486:	b2db      	uxtb	r3, r3
 8006488:	429a      	cmp	r2, r3
 800648a:	d106      	bne.n	800649a <HAL_ADCEx_InjectedConfigChannel+0x5a6>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2200      	movs	r2, #0
 8006492:	2103      	movs	r1, #3
 8006494:	4618      	mov	r0, r3
 8006496:	f7ff fc73 	bl	8005d80 <LL_ADC_SetOffsetState>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4618      	mov	r0, r3
 80064a0:	f7ff fcee 	bl	8005e80 <LL_ADC_IsEnabled>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	f040 81b8 	bne.w	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	6819      	ldr	r1, [r3, #0]
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	461a      	mov	r2, r3
 80064ba:	f7ff fcbd 	bl	8005e38 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	4a8f      	ldr	r2, [pc, #572]	@ (8006700 <HAL_ADCEx_InjectedConfigChannel+0x80c>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	f040 8131 	bne.w	800672c <HAL_ADCEx_InjectedConfigChannel+0x838>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel) + 1UL) & 0x1FUL)), sConfigInjected->InjectedSamplingTime);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d10b      	bne.n	80064f2 <HAL_ADCEx_InjectedConfigChannel+0x5fe>
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	0e9b      	lsrs	r3, r3, #26
 80064e0:	3301      	adds	r3, #1
 80064e2:	f003 031f 	and.w	r3, r3, #31
 80064e6:	2b09      	cmp	r3, #9
 80064e8:	bf94      	ite	ls
 80064ea:	2301      	movls	r3, #1
 80064ec:	2300      	movhi	r3, #0
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	e019      	b.n	8006526 <HAL_ADCEx_InjectedConfigChannel+0x632>
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80064fa:	fa93 f3a3 	rbit	r3, r3
 80064fe:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006502:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006504:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_ADCEx_InjectedConfigChannel+0x61a>
    return 32U;
 800650a:	2320      	movs	r3, #32
 800650c:	e003      	b.n	8006516 <HAL_ADCEx_InjectedConfigChannel+0x622>
  return __builtin_clz(value);
 800650e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006510:	fab3 f383 	clz	r3, r3
 8006514:	b2db      	uxtb	r3, r3
 8006516:	3301      	adds	r3, #1
 8006518:	f003 031f 	and.w	r3, r3, #31
 800651c:	2b09      	cmp	r3, #9
 800651e:	bf94      	ite	ls
 8006520:	2301      	movls	r3, #1
 8006522:	2300      	movhi	r3, #0
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d079      	beq.n	800661e <HAL_ADCEx_InjectedConfigChannel+0x72a>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006532:	2b00      	cmp	r3, #0
 8006534:	d107      	bne.n	8006546 <HAL_ADCEx_InjectedConfigChannel+0x652>
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	0e9b      	lsrs	r3, r3, #26
 800653c:	3301      	adds	r3, #1
 800653e:	069b      	lsls	r3, r3, #26
 8006540:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006544:	e015      	b.n	8006572 <HAL_ADCEx_InjectedConfigChannel+0x67e>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800654c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800654e:	fa93 f3a3 	rbit	r3, r3
 8006552:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8006554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006556:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8006558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800655a:	2b00      	cmp	r3, #0
 800655c:	d101      	bne.n	8006562 <HAL_ADCEx_InjectedConfigChannel+0x66e>
    return 32U;
 800655e:	2320      	movs	r3, #32
 8006560:	e003      	b.n	800656a <HAL_ADCEx_InjectedConfigChannel+0x676>
  return __builtin_clz(value);
 8006562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006564:	fab3 f383 	clz	r3, r3
 8006568:	b2db      	uxtb	r3, r3
 800656a:	3301      	adds	r3, #1
 800656c:	069b      	lsls	r3, r3, #26
 800656e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800657a:	2b00      	cmp	r3, #0
 800657c:	d109      	bne.n	8006592 <HAL_ADCEx_InjectedConfigChannel+0x69e>
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	0e9b      	lsrs	r3, r3, #26
 8006584:	3301      	adds	r3, #1
 8006586:	f003 031f 	and.w	r3, r3, #31
 800658a:	2101      	movs	r1, #1
 800658c:	fa01 f303 	lsl.w	r3, r1, r3
 8006590:	e017      	b.n	80065c2 <HAL_ADCEx_InjectedConfigChannel+0x6ce>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800659a:	fa93 f3a3 	rbit	r3, r3
 800659e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80065a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065a2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80065a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_ADCEx_InjectedConfigChannel+0x6ba>
    return 32U;
 80065aa:	2320      	movs	r3, #32
 80065ac:	e003      	b.n	80065b6 <HAL_ADCEx_InjectedConfigChannel+0x6c2>
  return __builtin_clz(value);
 80065ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065b0:	fab3 f383 	clz	r3, r3
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	3301      	adds	r3, #1
 80065b8:	f003 031f 	and.w	r3, r3, #31
 80065bc:	2101      	movs	r1, #1
 80065be:	fa01 f303 	lsl.w	r3, r1, r3
 80065c2:	ea42 0103 	orr.w	r1, r2, r3
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10a      	bne.n	80065e8 <HAL_ADCEx_InjectedConfigChannel+0x6f4>
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	0e9b      	lsrs	r3, r3, #26
 80065d8:	3301      	adds	r3, #1
 80065da:	f003 021f 	and.w	r2, r3, #31
 80065de:	4613      	mov	r3, r2
 80065e0:	005b      	lsls	r3, r3, #1
 80065e2:	4413      	add	r3, r2
 80065e4:	051b      	lsls	r3, r3, #20
 80065e6:	e018      	b.n	800661a <HAL_ADCEx_InjectedConfigChannel+0x726>
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065f0:	fa93 f3a3 	rbit	r3, r3
 80065f4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80065f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <HAL_ADCEx_InjectedConfigChannel+0x710>
    return 32U;
 8006600:	2320      	movs	r3, #32
 8006602:	e003      	b.n	800660c <HAL_ADCEx_InjectedConfigChannel+0x718>
  return __builtin_clz(value);
 8006604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006606:	fab3 f383 	clz	r3, r3
 800660a:	b2db      	uxtb	r3, r3
 800660c:	3301      	adds	r3, #1
 800660e:	f003 021f 	and.w	r2, r3, #31
 8006612:	4613      	mov	r3, r2
 8006614:	005b      	lsls	r3, r3, #1
 8006616:	4413      	add	r3, r2
 8006618:	051b      	lsls	r3, r3, #20
 800661a:	430b      	orrs	r3, r1
 800661c:	e081      	b.n	8006722 <HAL_ADCEx_InjectedConfigChannel+0x82e>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006626:	2b00      	cmp	r3, #0
 8006628:	d107      	bne.n	800663a <HAL_ADCEx_InjectedConfigChannel+0x746>
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	0e9b      	lsrs	r3, r3, #26
 8006630:	3301      	adds	r3, #1
 8006632:	069b      	lsls	r3, r3, #26
 8006634:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006638:	e015      	b.n	8006666 <HAL_ADCEx_InjectedConfigChannel+0x772>
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006642:	fa93 f3a3 	rbit	r3, r3
 8006646:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8006648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800664c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_ADCEx_InjectedConfigChannel+0x762>
    return 32U;
 8006652:	2320      	movs	r3, #32
 8006654:	e003      	b.n	800665e <HAL_ADCEx_InjectedConfigChannel+0x76a>
  return __builtin_clz(value);
 8006656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006658:	fab3 f383 	clz	r3, r3
 800665c:	b2db      	uxtb	r3, r3
 800665e:	3301      	adds	r3, #1
 8006660:	069b      	lsls	r3, r3, #26
 8006662:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800666e:	2b00      	cmp	r3, #0
 8006670:	d109      	bne.n	8006686 <HAL_ADCEx_InjectedConfigChannel+0x792>
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	0e9b      	lsrs	r3, r3, #26
 8006678:	3301      	adds	r3, #1
 800667a:	f003 031f 	and.w	r3, r3, #31
 800667e:	2101      	movs	r1, #1
 8006680:	fa01 f303 	lsl.w	r3, r1, r3
 8006684:	e017      	b.n	80066b6 <HAL_ADCEx_InjectedConfigChannel+0x7c2>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	fa93 f3a3 	rbit	r3, r3
 8006692:	61bb      	str	r3, [r7, #24]
  return result;
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_ADCEx_InjectedConfigChannel+0x7ae>
    return 32U;
 800669e:	2320      	movs	r3, #32
 80066a0:	e003      	b.n	80066aa <HAL_ADCEx_InjectedConfigChannel+0x7b6>
  return __builtin_clz(value);
 80066a2:	6a3b      	ldr	r3, [r7, #32]
 80066a4:	fab3 f383 	clz	r3, r3
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	3301      	adds	r3, #1
 80066ac:	f003 031f 	and.w	r3, r3, #31
 80066b0:	2101      	movs	r1, #1
 80066b2:	fa01 f303 	lsl.w	r3, r1, r3
 80066b6:	ea42 0103 	orr.w	r1, r2, r3
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10d      	bne.n	80066e2 <HAL_ADCEx_InjectedConfigChannel+0x7ee>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	0e9b      	lsrs	r3, r3, #26
 80066cc:	3301      	adds	r3, #1
 80066ce:	f003 021f 	and.w	r2, r3, #31
 80066d2:	4613      	mov	r3, r2
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	4413      	add	r3, r2
 80066d8:	3b1e      	subs	r3, #30
 80066da:	051b      	lsls	r3, r3, #20
 80066dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80066e0:	e01e      	b.n	8006720 <HAL_ADCEx_InjectedConfigChannel+0x82c>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	fa93 f3a3 	rbit	r3, r3
 80066ee:	60fb      	str	r3, [r7, #12]
  return result;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d104      	bne.n	8006704 <HAL_ADCEx_InjectedConfigChannel+0x810>
    return 32U;
 80066fa:	2320      	movs	r3, #32
 80066fc:	e006      	b.n	800670c <HAL_ADCEx_InjectedConfigChannel+0x818>
 80066fe:	bf00      	nop
 8006700:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	fab3 f383 	clz	r3, r3
 800670a:	b2db      	uxtb	r3, r3
 800670c:	3301      	adds	r3, #1
 800670e:	f003 021f 	and.w	r2, r3, #31
 8006712:	4613      	mov	r3, r2
 8006714:	005b      	lsls	r3, r3, #1
 8006716:	4413      	add	r3, r2
 8006718:	3b1e      	subs	r3, #30
 800671a:	051b      	lsls	r3, r3, #20
 800671c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006720:	430b      	orrs	r3, r1
 8006722:	683a      	ldr	r2, [r7, #0]
 8006724:	6892      	ldr	r2, [r2, #8]
 8006726:	4619      	mov	r1, r3
 8006728:	f7ff fb5a 	bl	8005de0 <LL_ADC_SetChannelSamplingTime>
    /* internal measurement paths enable: If internal channel selected,       */
    /* enable dedicated internal buffers and path.                            */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	4b3f      	ldr	r3, [pc, #252]	@ (8006830 <HAL_ADCEx_InjectedConfigChannel+0x93c>)
 8006732:	4013      	ands	r3, r2
 8006734:	2b00      	cmp	r3, #0
 8006736:	d071      	beq.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006738:	483e      	ldr	r0, [pc, #248]	@ (8006834 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 800673a:	f7ff fba1 	bl	8005e80 <LL_ADC_IsEnabled>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d162      	bne.n	800680a <HAL_ADCEx_InjectedConfigChannel+0x916>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006744:	483c      	ldr	r0, [pc, #240]	@ (8006838 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 8006746:	f7ff fad2 	bl	8005cee <LL_ADC_GetCommonPathInternalCh>
 800674a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

        /* If the requested internal measurement path has already been enabled, */
        /* bypass the configuration processing.                                 */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a3a      	ldr	r2, [pc, #232]	@ (800683c <HAL_ADCEx_InjectedConfigChannel+0x948>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d126      	bne.n	80067a6 <HAL_ADCEx_InjectedConfigChannel+0x8b2>
 8006758:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800675c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d120      	bne.n	80067a6 <HAL_ADCEx_InjectedConfigChannel+0x8b2>
        {
          if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a32      	ldr	r2, [pc, #200]	@ (8006834 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d156      	bne.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800676e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006772:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006776:	4619      	mov	r1, r3
 8006778:	482f      	ldr	r0, [pc, #188]	@ (8006838 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 800677a:	f7ff faa5 	bl	8005cc8 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800677e:	4b30      	ldr	r3, [pc, #192]	@ (8006840 <HAL_ADCEx_InjectedConfigChannel+0x94c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	099b      	lsrs	r3, r3, #6
 8006784:	4a2f      	ldr	r2, [pc, #188]	@ (8006844 <HAL_ADCEx_InjectedConfigChannel+0x950>)
 8006786:	fba2 2303 	umull	r2, r3, r2, r3
 800678a:	099a      	lsrs	r2, r3, #6
 800678c:	4613      	mov	r3, r2
 800678e:	005b      	lsls	r3, r3, #1
 8006790:	4413      	add	r3, r2
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	60bb      	str	r3, [r7, #8]
            while(wait_loop_index != 0UL)
 8006796:	e002      	b.n	800679e <HAL_ADCEx_InjectedConfigChannel+0x8aa>
            {
              wait_loop_index--;
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	3b01      	subs	r3, #1
 800679c:	60bb      	str	r3, [r7, #8]
            while(wait_loop_index != 0UL)
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1f9      	bne.n	8006798 <HAL_ADCEx_InjectedConfigChannel+0x8a4>
          if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80067a4:	e03a      	b.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
            }
          }
        }
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a27      	ldr	r2, [pc, #156]	@ (8006848 <HAL_ADCEx_InjectedConfigChannel+0x954>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d113      	bne.n	80067d8 <HAL_ADCEx_InjectedConfigChannel+0x8e4>
 80067b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10d      	bne.n	80067d8 <HAL_ADCEx_InjectedConfigChannel+0x8e4>
        {
          if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a1c      	ldr	r2, [pc, #112]	@ (8006834 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d12a      	bne.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80067c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067ce:	4619      	mov	r1, r3
 80067d0:	4819      	ldr	r0, [pc, #100]	@ (8006838 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 80067d2:	f7ff fa79 	bl	8005cc8 <LL_ADC_SetCommonPathInternalCh>
          if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80067d6:	e021      	b.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
          }
        }
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a1b      	ldr	r2, [pc, #108]	@ (800684c <HAL_ADCEx_InjectedConfigChannel+0x958>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d11c      	bne.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
 80067e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d116      	bne.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
        {
          if (ADC_VREFINT_INSTANCE(hadc))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a10      	ldr	r2, [pc, #64]	@ (8006834 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d111      	bne.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80067f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006800:	4619      	mov	r1, r3
 8006802:	480d      	ldr	r0, [pc, #52]	@ (8006838 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 8006804:	f7ff fa60 	bl	8005cc8 <LL_ADC_SetCommonPathInternalCh>
 8006808:	e008      	b.n	800681c <HAL_ADCEx_InjectedConfigChannel+0x928>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800680e:	f043 0220 	orr.w	r2, r3, #32
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	655a      	str	r2, [r3, #84]	@ 0x54

        tmp_hal_status = HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006824:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006828:	4618      	mov	r0, r3
 800682a:	37d8      	adds	r7, #216	@ 0xd8
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	80080000 	.word	0x80080000
 8006834:	50040000 	.word	0x50040000
 8006838:	50040300 	.word	0x50040300
 800683c:	c7520000 	.word	0xc7520000
 8006840:	2000000c 	.word	0x2000000c
 8006844:	053e2d63 	.word	0x053e2d63
 8006848:	cb840000 	.word	0xcb840000
 800684c:	80000001 	.word	0x80000001

08006850 <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b086      	sub	sp, #24
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff fb22 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 8006862:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4618      	mov	r0, r3
 800686a:	f7ff fb2f 	bl	8005ecc <LL_ADC_INJ_IsConversionOngoing>
 800686e:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10c      	bne.n	8006890 <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d109      	bne.n	8006890 <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fa96 	bl	8005db6 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 800688a:	2300      	movs	r3, #0
 800688c:	75fb      	strb	r3, [r7, #23]
 800688e:	e001      	b.n	8006894 <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8006894:	7dfb      	ldrb	r3, [r7, #23]
}
 8006896:	4618      	mov	r0, r3
 8006898:	3718      	adds	r7, #24
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
	...

080068a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f003 0307 	and.w	r3, r3, #7
 80068ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068b0:	4b0c      	ldr	r3, [pc, #48]	@ (80068e4 <__NVIC_SetPriorityGrouping+0x44>)
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80068bc:	4013      	ands	r3, r2
 80068be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80068cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068d2:	4a04      	ldr	r2, [pc, #16]	@ (80068e4 <__NVIC_SetPriorityGrouping+0x44>)
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	60d3      	str	r3, [r2, #12]
}
 80068d8:	bf00      	nop
 80068da:	3714      	adds	r7, #20
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	e000ed00 	.word	0xe000ed00

080068e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80068e8:	b480      	push	{r7}
 80068ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80068ec:	4b04      	ldr	r3, [pc, #16]	@ (8006900 <__NVIC_GetPriorityGrouping+0x18>)
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	0a1b      	lsrs	r3, r3, #8
 80068f2:	f003 0307 	and.w	r3, r3, #7
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	e000ed00 	.word	0xe000ed00

08006904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	4603      	mov	r3, r0
 800690c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800690e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006912:	2b00      	cmp	r3, #0
 8006914:	db0b      	blt.n	800692e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006916:	79fb      	ldrb	r3, [r7, #7]
 8006918:	f003 021f 	and.w	r2, r3, #31
 800691c:	4907      	ldr	r1, [pc, #28]	@ (800693c <__NVIC_EnableIRQ+0x38>)
 800691e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006922:	095b      	lsrs	r3, r3, #5
 8006924:	2001      	movs	r0, #1
 8006926:	fa00 f202 	lsl.w	r2, r0, r2
 800692a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	e000e100 	.word	0xe000e100

08006940 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	4603      	mov	r3, r0
 8006948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800694a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800694e:	2b00      	cmp	r3, #0
 8006950:	db12      	blt.n	8006978 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006952:	79fb      	ldrb	r3, [r7, #7]
 8006954:	f003 021f 	and.w	r2, r3, #31
 8006958:	490a      	ldr	r1, [pc, #40]	@ (8006984 <__NVIC_DisableIRQ+0x44>)
 800695a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800695e:	095b      	lsrs	r3, r3, #5
 8006960:	2001      	movs	r0, #1
 8006962:	fa00 f202 	lsl.w	r2, r0, r2
 8006966:	3320      	adds	r3, #32
 8006968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800696c:	f3bf 8f4f 	dsb	sy
}
 8006970:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006972:	f3bf 8f6f 	isb	sy
}
 8006976:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr
 8006984:	e000e100 	.word	0xe000e100

08006988 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	4603      	mov	r3, r0
 8006990:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006996:	2b00      	cmp	r3, #0
 8006998:	db0c      	blt.n	80069b4 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800699a:	79fb      	ldrb	r3, [r7, #7]
 800699c:	f003 021f 	and.w	r2, r3, #31
 80069a0:	4907      	ldr	r1, [pc, #28]	@ (80069c0 <__NVIC_SetPendingIRQ+0x38>)
 80069a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069a6:	095b      	lsrs	r3, r3, #5
 80069a8:	2001      	movs	r0, #1
 80069aa:	fa00 f202 	lsl.w	r2, r0, r2
 80069ae:	3340      	adds	r3, #64	@ 0x40
 80069b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	e000e100 	.word	0xe000e100

080069c4 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	4603      	mov	r3, r0
 80069cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	db0c      	blt.n	80069f0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	f003 021f 	and.w	r2, r3, #31
 80069dc:	4907      	ldr	r1, [pc, #28]	@ (80069fc <__NVIC_ClearPendingIRQ+0x38>)
 80069de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	2001      	movs	r0, #1
 80069e6:	fa00 f202 	lsl.w	r2, r0, r2
 80069ea:	3360      	adds	r3, #96	@ 0x60
 80069ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	e000e100 	.word	0xe000e100

08006a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	4603      	mov	r3, r0
 8006a08:	6039      	str	r1, [r7, #0]
 8006a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	db0a      	blt.n	8006a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	490c      	ldr	r1, [pc, #48]	@ (8006a4c <__NVIC_SetPriority+0x4c>)
 8006a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a1e:	0112      	lsls	r2, r2, #4
 8006a20:	b2d2      	uxtb	r2, r2
 8006a22:	440b      	add	r3, r1
 8006a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a28:	e00a      	b.n	8006a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	4908      	ldr	r1, [pc, #32]	@ (8006a50 <__NVIC_SetPriority+0x50>)
 8006a30:	79fb      	ldrb	r3, [r7, #7]
 8006a32:	f003 030f 	and.w	r3, r3, #15
 8006a36:	3b04      	subs	r3, #4
 8006a38:	0112      	lsls	r2, r2, #4
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	440b      	add	r3, r1
 8006a3e:	761a      	strb	r2, [r3, #24]
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	e000e100 	.word	0xe000e100
 8006a50:	e000ed00 	.word	0xe000ed00

08006a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b089      	sub	sp, #36	@ 0x24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	f1c3 0307 	rsb	r3, r3, #7
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	bf28      	it	cs
 8006a72:	2304      	movcs	r3, #4
 8006a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	3304      	adds	r3, #4
 8006a7a:	2b06      	cmp	r3, #6
 8006a7c:	d902      	bls.n	8006a84 <NVIC_EncodePriority+0x30>
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	3b03      	subs	r3, #3
 8006a82:	e000      	b.n	8006a86 <NVIC_EncodePriority+0x32>
 8006a84:	2300      	movs	r3, #0
 8006a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a92:	43da      	mvns	r2, r3
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	401a      	ands	r2, r3
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8006aa6:	43d9      	mvns	r1, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006aac:	4313      	orrs	r3, r2
         );
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3724      	adds	r7, #36	@ 0x24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
	...

08006abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006acc:	d301      	bcc.n	8006ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e00f      	b.n	8006af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8006afc <SysTick_Config+0x40>)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ada:	210f      	movs	r1, #15
 8006adc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ae0:	f7ff ff8e 	bl	8006a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ae4:	4b05      	ldr	r3, [pc, #20]	@ (8006afc <SysTick_Config+0x40>)
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006aea:	4b04      	ldr	r3, [pc, #16]	@ (8006afc <SysTick_Config+0x40>)
 8006aec:	2207      	movs	r2, #7
 8006aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3708      	adds	r7, #8
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	e000e010 	.word	0xe000e010

08006b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f7ff fec9 	bl	80068a0 <__NVIC_SetPriorityGrouping>
}
 8006b0e:	bf00      	nop
 8006b10:	3708      	adds	r7, #8
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b086      	sub	sp, #24
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	60b9      	str	r1, [r7, #8]
 8006b20:	607a      	str	r2, [r7, #4]
 8006b22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006b24:	f7ff fee0 	bl	80068e8 <__NVIC_GetPriorityGrouping>
 8006b28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	68b9      	ldr	r1, [r7, #8]
 8006b2e:	6978      	ldr	r0, [r7, #20]
 8006b30:	f7ff ff90 	bl	8006a54 <NVIC_EncodePriority>
 8006b34:	4602      	mov	r2, r0
 8006b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b3a:	4611      	mov	r1, r2
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff ff5f 	bl	8006a00 <__NVIC_SetPriority>
}
 8006b42:	bf00      	nop
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b082      	sub	sp, #8
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	4603      	mov	r3, r0
 8006b52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff fed3 	bl	8006904 <__NVIC_EnableIRQ>
}
 8006b5e:	bf00      	nop
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b082      	sub	sp, #8
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7ff fee3 	bl	8006940 <__NVIC_DisableIRQ>
}
 8006b7a:	bf00      	nop
 8006b7c:	3708      	adds	r7, #8
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b082      	sub	sp, #8
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f7ff ff96 	bl	8006abc <SysTick_Config>
 8006b90:	4603      	mov	r3, r0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3708      	adds	r7, #8
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b082      	sub	sp, #8
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8006ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f7ff feed 	bl	8006988 <__NVIC_SetPendingIRQ>
}
 8006bae:	bf00      	nop
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b082      	sub	sp, #8
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8006bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f7ff fefd 	bl	80069c4 <__NVIC_ClearPendingIRQ>
}
 8006bca:	bf00      	nop
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
	...

08006bd4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e08e      	b.n	8006d04 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	461a      	mov	r2, r3
 8006bec:	4b47      	ldr	r3, [pc, #284]	@ (8006d0c <HAL_DMA_Init+0x138>)
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d80f      	bhi.n	8006c12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	4b45      	ldr	r3, [pc, #276]	@ (8006d10 <HAL_DMA_Init+0x13c>)
 8006bfa:	4413      	add	r3, r2
 8006bfc:	4a45      	ldr	r2, [pc, #276]	@ (8006d14 <HAL_DMA_Init+0x140>)
 8006bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006c02:	091b      	lsrs	r3, r3, #4
 8006c04:	009a      	lsls	r2, r3, #2
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a42      	ldr	r2, [pc, #264]	@ (8006d18 <HAL_DMA_Init+0x144>)
 8006c0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006c10:	e00e      	b.n	8006c30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	461a      	mov	r2, r3
 8006c18:	4b40      	ldr	r3, [pc, #256]	@ (8006d1c <HAL_DMA_Init+0x148>)
 8006c1a:	4413      	add	r3, r2
 8006c1c:	4a3d      	ldr	r2, [pc, #244]	@ (8006d14 <HAL_DMA_Init+0x140>)
 8006c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c22:	091b      	lsrs	r3, r3, #4
 8006c24:	009a      	lsls	r2, r3, #2
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a3c      	ldr	r2, [pc, #240]	@ (8006d20 <HAL_DMA_Init+0x14c>)
 8006c2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2202      	movs	r2, #2
 8006c34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	691b      	ldr	r3, [r3, #16]
 8006c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 f9bc 	bl	8007000 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c90:	d102      	bne.n	8006c98 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ca0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006ca4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006cae:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d010      	beq.n	8006cda <HAL_DMA_Init+0x106>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d80c      	bhi.n	8006cda <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 f9db 	bl	800707c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cca:	2200      	movs	r2, #0
 8006ccc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006cd6:	605a      	str	r2, [r3, #4]
 8006cd8:	e008      	b.n	8006cec <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	40020407 	.word	0x40020407
 8006d10:	bffdfff8 	.word	0xbffdfff8
 8006d14:	cccccccd 	.word	0xcccccccd
 8006d18:	40020000 	.word	0x40020000
 8006d1c:	bffdfbf8 	.word	0xbffdfbf8
 8006d20:	40020400 	.word	0x40020400

08006d24 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	e04f      	b.n	8006dd6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d008      	beq.n	8006d54 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2204      	movs	r2, #4
 8006d46:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e040      	b.n	8006dd6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f022 020e 	bic.w	r2, r2, #14
 8006d62:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d72:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f022 0201 	bic.w	r2, r2, #1
 8006d82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d88:	f003 021c 	and.w	r2, r3, #28
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d90:	2101      	movs	r1, #1
 8006d92:	fa01 f202 	lsl.w	r2, r1, r2
 8006d96:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006da0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00c      	beq.n	8006dc4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006db4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006db8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006dc2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr

08006de2 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dea:	2300      	movs	r3, #0
 8006dec:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d005      	beq.n	8006e06 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2204      	movs	r2, #4
 8006dfe:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	73fb      	strb	r3, [r7, #15]
 8006e04:	e047      	b.n	8006e96 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 020e 	bic.w	r2, r2, #14
 8006e14:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0201 	bic.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e3a:	f003 021c 	and.w	r2, r3, #28
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e42:	2101      	movs	r1, #1
 8006e44:	fa01 f202 	lsl.w	r2, r1, r2
 8006e48:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e52:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00c      	beq.n	8006e76 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e6a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006e74:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	4798      	blx	r3
    }
  }
  return status;
 8006e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ebc:	f003 031c 	and.w	r3, r3, #28
 8006ec0:	2204      	movs	r2, #4
 8006ec2:	409a      	lsls	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d026      	beq.n	8006f1a <HAL_DMA_IRQHandler+0x7a>
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d021      	beq.n	8006f1a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 0320 	and.w	r3, r3, #32
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d107      	bne.n	8006ef4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0204 	bic.w	r2, r2, #4
 8006ef2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef8:	f003 021c 	and.w	r2, r3, #28
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f00:	2104      	movs	r1, #4
 8006f02:	fa01 f202 	lsl.w	r2, r1, r2
 8006f06:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d071      	beq.n	8006ff4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006f18:	e06c      	b.n	8006ff4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f1e:	f003 031c 	and.w	r3, r3, #28
 8006f22:	2202      	movs	r2, #2
 8006f24:	409a      	lsls	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d02e      	beq.n	8006f8c <HAL_DMA_IRQHandler+0xec>
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d029      	beq.n	8006f8c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0320 	and.w	r3, r3, #32
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10b      	bne.n	8006f5e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f022 020a 	bic.w	r2, r2, #10
 8006f54:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f62:	f003 021c 	and.w	r2, r3, #28
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f6a:	2102      	movs	r1, #2
 8006f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8006f70:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d038      	beq.n	8006ff4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006f8a:	e033      	b.n	8006ff4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f90:	f003 031c 	and.w	r3, r3, #28
 8006f94:	2208      	movs	r2, #8
 8006f96:	409a      	lsls	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d02a      	beq.n	8006ff6 <HAL_DMA_IRQHandler+0x156>
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f003 0308 	and.w	r3, r3, #8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d025      	beq.n	8006ff6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f022 020e 	bic.w	r2, r2, #14
 8006fb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fbe:	f003 021c 	and.w	r2, r3, #28
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8006fcc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d004      	beq.n	8006ff6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006ff4:	bf00      	nop
 8006ff6:	bf00      	nop
}
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
	...

08007000 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	461a      	mov	r2, r3
 800700e:	4b17      	ldr	r3, [pc, #92]	@ (800706c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007010:	429a      	cmp	r2, r3
 8007012:	d80a      	bhi.n	800702a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007018:	089b      	lsrs	r3, r3, #2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007020:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	6493      	str	r3, [r2, #72]	@ 0x48
 8007028:	e007      	b.n	800703a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800702e:	089b      	lsrs	r3, r3, #2
 8007030:	009a      	lsls	r2, r3, #2
 8007032:	4b0f      	ldr	r3, [pc, #60]	@ (8007070 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007034:	4413      	add	r3, r2
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	3b08      	subs	r3, #8
 8007042:	4a0c      	ldr	r2, [pc, #48]	@ (8007074 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007044:	fba2 2303 	umull	r2, r3, r2, r3
 8007048:	091b      	lsrs	r3, r3, #4
 800704a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a0a      	ldr	r2, [pc, #40]	@ (8007078 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007050:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f003 031f 	and.w	r3, r3, #31
 8007058:	2201      	movs	r2, #1
 800705a:	409a      	lsls	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007060:	bf00      	nop
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr
 800706c:	40020407 	.word	0x40020407
 8007070:	4002081c 	.word	0x4002081c
 8007074:	cccccccd 	.word	0xcccccccd
 8007078:	40020880 	.word	0x40020880

0800707c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800708c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	4b0b      	ldr	r3, [pc, #44]	@ (80070c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007092:	4413      	add	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	461a      	mov	r2, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a09      	ldr	r2, [pc, #36]	@ (80070c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80070a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	3b01      	subs	r3, #1
 80070a6:	f003 0303 	and.w	r3, r3, #3
 80070aa:	2201      	movs	r2, #1
 80070ac:	409a      	lsls	r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80070b2:	bf00      	nop
 80070b4:	3714      	adds	r7, #20
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	1000823f 	.word	0x1000823f
 80070c4:	40020940 	.word	0x40020940

080070c8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b087      	sub	sp, #28
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 80070d2:	2300      	movs	r3, #0
 80070d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80070d6:	e14c      	b.n	8007372 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	2101      	movs	r1, #1
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	fa01 f303 	lsl.w	r3, r1, r3
 80070e4:	4013      	ands	r3, r2
 80070e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f000 813e 	beq.w	800736c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f003 0303 	and.w	r3, r3, #3
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d005      	beq.n	8007108 <HAL_GPIO_Init+0x40>
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f003 0303 	and.w	r3, r3, #3
 8007104:	2b02      	cmp	r3, #2
 8007106:	d130      	bne.n	800716a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	005b      	lsls	r3, r3, #1
 8007112:	2203      	movs	r2, #3
 8007114:	fa02 f303 	lsl.w	r3, r2, r3
 8007118:	43db      	mvns	r3, r3
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	4013      	ands	r3, r2
 800711e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	68da      	ldr	r2, [r3, #12]
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	005b      	lsls	r3, r3, #1
 8007128:	fa02 f303 	lsl.w	r3, r2, r3
 800712c:	693a      	ldr	r2, [r7, #16]
 800712e:	4313      	orrs	r3, r2
 8007130:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800713e:	2201      	movs	r2, #1
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	fa02 f303 	lsl.w	r3, r2, r3
 8007146:	43db      	mvns	r3, r3
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	4013      	ands	r3, r2
 800714c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	091b      	lsrs	r3, r3, #4
 8007154:	f003 0201 	and.w	r2, r3, #1
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	fa02 f303 	lsl.w	r3, r2, r3
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	4313      	orrs	r3, r2
 8007162:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f003 0303 	and.w	r3, r3, #3
 8007172:	2b03      	cmp	r3, #3
 8007174:	d017      	beq.n	80071a6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	2203      	movs	r2, #3
 8007182:	fa02 f303 	lsl.w	r3, r2, r3
 8007186:	43db      	mvns	r3, r3
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4013      	ands	r3, r2
 800718c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	689a      	ldr	r2, [r3, #8]
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	005b      	lsls	r3, r3, #1
 8007196:	fa02 f303 	lsl.w	r3, r2, r3
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f003 0303 	and.w	r3, r3, #3
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d123      	bne.n	80071fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	08da      	lsrs	r2, r3, #3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	3208      	adds	r2, #8
 80071ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	f003 0307 	and.w	r3, r3, #7
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	220f      	movs	r2, #15
 80071ca:	fa02 f303 	lsl.w	r3, r2, r3
 80071ce:	43db      	mvns	r3, r3
 80071d0:	693a      	ldr	r2, [r7, #16]
 80071d2:	4013      	ands	r3, r2
 80071d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	691a      	ldr	r2, [r3, #16]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	fa02 f303 	lsl.w	r3, r2, r3
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	08da      	lsrs	r2, r3, #3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3208      	adds	r2, #8
 80071f4:	6939      	ldr	r1, [r7, #16]
 80071f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	2203      	movs	r2, #3
 8007206:	fa02 f303 	lsl.w	r3, r2, r3
 800720a:	43db      	mvns	r3, r3
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4013      	ands	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f003 0203 	and.w	r2, r3, #3
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	005b      	lsls	r3, r3, #1
 800721e:	fa02 f303 	lsl.w	r3, r2, r3
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	4313      	orrs	r3, r2
 8007226:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007236:	2b00      	cmp	r3, #0
 8007238:	f000 8098 	beq.w	800736c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800723c:	4a54      	ldr	r2, [pc, #336]	@ (8007390 <HAL_GPIO_Init+0x2c8>)
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	089b      	lsrs	r3, r3, #2
 8007242:	3302      	adds	r3, #2
 8007244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007248:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f003 0303 	and.w	r3, r3, #3
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	220f      	movs	r2, #15
 8007254:	fa02 f303 	lsl.w	r3, r2, r3
 8007258:	43db      	mvns	r3, r3
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	4013      	ands	r3, r2
 800725e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007266:	d019      	beq.n	800729c <HAL_GPIO_Init+0x1d4>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a4a      	ldr	r2, [pc, #296]	@ (8007394 <HAL_GPIO_Init+0x2cc>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d013      	beq.n	8007298 <HAL_GPIO_Init+0x1d0>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a49      	ldr	r2, [pc, #292]	@ (8007398 <HAL_GPIO_Init+0x2d0>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d00d      	beq.n	8007294 <HAL_GPIO_Init+0x1cc>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a48      	ldr	r2, [pc, #288]	@ (800739c <HAL_GPIO_Init+0x2d4>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d007      	beq.n	8007290 <HAL_GPIO_Init+0x1c8>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a47      	ldr	r2, [pc, #284]	@ (80073a0 <HAL_GPIO_Init+0x2d8>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d101      	bne.n	800728c <HAL_GPIO_Init+0x1c4>
 8007288:	2304      	movs	r3, #4
 800728a:	e008      	b.n	800729e <HAL_GPIO_Init+0x1d6>
 800728c:	2307      	movs	r3, #7
 800728e:	e006      	b.n	800729e <HAL_GPIO_Init+0x1d6>
 8007290:	2303      	movs	r3, #3
 8007292:	e004      	b.n	800729e <HAL_GPIO_Init+0x1d6>
 8007294:	2302      	movs	r3, #2
 8007296:	e002      	b.n	800729e <HAL_GPIO_Init+0x1d6>
 8007298:	2301      	movs	r3, #1
 800729a:	e000      	b.n	800729e <HAL_GPIO_Init+0x1d6>
 800729c:	2300      	movs	r3, #0
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	f002 0203 	and.w	r2, r2, #3
 80072a4:	0092      	lsls	r2, r2, #2
 80072a6:	4093      	lsls	r3, r2
 80072a8:	693a      	ldr	r2, [r7, #16]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80072ae:	4938      	ldr	r1, [pc, #224]	@ (8007390 <HAL_GPIO_Init+0x2c8>)
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	089b      	lsrs	r3, r3, #2
 80072b4:	3302      	adds	r3, #2
 80072b6:	693a      	ldr	r2, [r7, #16]
 80072b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80072bc:	4b39      	ldr	r3, [pc, #228]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	43db      	mvns	r3, r3
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	4013      	ands	r3, r2
 80072ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d003      	beq.n	80072e0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80072d8:	693a      	ldr	r2, [r7, #16]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	4313      	orrs	r3, r2
 80072de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80072e0:	4a30      	ldr	r2, [pc, #192]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80072e6:	4b2f      	ldr	r3, [pc, #188]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	43db      	mvns	r3, r3
 80072f0:	693a      	ldr	r2, [r7, #16]
 80072f2:	4013      	ands	r3, r2
 80072f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d003      	beq.n	800730a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007302:	693a      	ldr	r2, [r7, #16]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	4313      	orrs	r3, r2
 8007308:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800730a:	4a26      	ldr	r2, [pc, #152]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007310:	4b24      	ldr	r3, [pc, #144]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 8007312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	43db      	mvns	r3, r3
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	4013      	ands	r3, r2
 8007320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4313      	orrs	r3, r2
 8007334:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007336:	4a1b      	ldr	r2, [pc, #108]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800733e:	4b19      	ldr	r3, [pc, #100]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 8007340:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007344:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	43db      	mvns	r3, r3
 800734a:	693a      	ldr	r2, [r7, #16]
 800734c:	4013      	ands	r3, r2
 800734e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d003      	beq.n	8007364 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4313      	orrs	r3, r2
 8007362:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007364:	4a0f      	ldr	r2, [pc, #60]	@ (80073a4 <HAL_GPIO_Init+0x2dc>)
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	3301      	adds	r3, #1
 8007370:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	fa22 f303 	lsr.w	r3, r2, r3
 800737c:	2b00      	cmp	r3, #0
 800737e:	f47f aeab 	bne.w	80070d8 <HAL_GPIO_Init+0x10>
  }
}
 8007382:	bf00      	nop
 8007384:	bf00      	nop
 8007386:	371c      	adds	r7, #28
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	40010000 	.word	0x40010000
 8007394:	48000400 	.word	0x48000400
 8007398:	48000800 	.word	0x48000800
 800739c:	48000c00 	.word	0x48000c00
 80073a0:	48001000 	.word	0x48001000
 80073a4:	58000800 	.word	0x58000800

080073a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	807b      	strh	r3, [r7, #2]
 80073b4:	4613      	mov	r3, r2
 80073b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80073b8:	787b      	ldrb	r3, [r7, #1]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d003      	beq.n	80073c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80073be:	887a      	ldrh	r2, [r7, #2]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80073c4:	e002      	b.n	80073cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80073c6:	887a      	ldrh	r2, [r7, #2]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80073cc:	bf00      	nop
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	460b      	mov	r3, r1
 80073e2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	695b      	ldr	r3, [r3, #20]
 80073e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80073ea:	887a      	ldrh	r2, [r7, #2]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	4013      	ands	r3, r2
 80073f0:	041a      	lsls	r2, r3, #16
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	43d9      	mvns	r1, r3
 80073f6:	887b      	ldrh	r3, [r7, #2]
 80073f8:	400b      	ands	r3, r1
 80073fa:	431a      	orrs	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	619a      	str	r2, [r3, #24]
}
 8007400:	bf00      	nop
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	4603      	mov	r3, r0
 8007414:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007416:	4b08      	ldr	r3, [pc, #32]	@ (8007438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007418:	68da      	ldr	r2, [r3, #12]
 800741a:	88fb      	ldrh	r3, [r7, #6]
 800741c:	4013      	ands	r3, r2
 800741e:	2b00      	cmp	r3, #0
 8007420:	d006      	beq.n	8007430 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007422:	4a05      	ldr	r2, [pc, #20]	@ (8007438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007424:	88fb      	ldrh	r3, [r7, #6]
 8007426:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007428:	88fb      	ldrh	r3, [r7, #6]
 800742a:	4618      	mov	r0, r3
 800742c:	f000 f806 	bl	800743c <HAL_GPIO_EXTI_Callback>
  }
}
 8007430:	bf00      	nop
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	58000800 	.word	0x58000800

0800743c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	4603      	mov	r3, r0
 8007444:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007446:	bf00      	nop
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
	...

08007454 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800745a:	4b0a      	ldr	r3, [pc, #40]	@ (8007484 <HAL_HSEM_IRQHandler+0x30>)
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8007460:	4b08      	ldr	r3, [pc, #32]	@ (8007484 <HAL_HSEM_IRQHandler+0x30>)
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	43db      	mvns	r3, r3
 8007468:	4906      	ldr	r1, [pc, #24]	@ (8007484 <HAL_HSEM_IRQHandler+0x30>)
 800746a:	4013      	ands	r3, r2
 800746c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800746e:	4a05      	ldr	r2, [pc, #20]	@ (8007484 <HAL_HSEM_IRQHandler+0x30>)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f807 	bl	8007488 <HAL_HSEM_FreeCallback>
}
 800747a:	bf00      	nop
 800747c:	3708      	adds	r7, #8
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	58001500 	.word	0x58001500

08007488 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e08d      	b.n	80075ca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d106      	bne.n	80074c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7fc fa66 	bl	8003994 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2224      	movs	r2, #36	@ 0x24
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f022 0201 	bic.w	r2, r2, #1
 80074de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80074ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	689a      	ldr	r2, [r3, #8]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	2b01      	cmp	r3, #1
 8007504:	d107      	bne.n	8007516 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007512:	609a      	str	r2, [r3, #8]
 8007514:	e006      	b.n	8007524 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	689a      	ldr	r2, [r3, #8]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007522:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	2b02      	cmp	r3, #2
 800752a:	d108      	bne.n	800753e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800753a:	605a      	str	r2, [r3, #4]
 800753c:	e007      	b.n	800754e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800754c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6812      	ldr	r2, [r2, #0]
 8007558:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800755c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007560:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68da      	ldr	r2, [r3, #12]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007570:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	691a      	ldr	r2, [r3, #16]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	430a      	orrs	r2, r1
 800758a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	69d9      	ldr	r1, [r3, #28]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a1a      	ldr	r2, [r3, #32]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	430a      	orrs	r2, r1
 800759a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f042 0201 	orr.w	r2, r2, #1
 80075aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2220      	movs	r2, #32
 80075b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3708      	adds	r7, #8
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
	...

080075d4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b088      	sub	sp, #32
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	4608      	mov	r0, r1
 80075de:	4611      	mov	r1, r2
 80075e0:	461a      	mov	r2, r3
 80075e2:	4603      	mov	r3, r0
 80075e4:	817b      	strh	r3, [r7, #10]
 80075e6:	460b      	mov	r3, r1
 80075e8:	813b      	strh	r3, [r7, #8]
 80075ea:	4613      	mov	r3, r2
 80075ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b20      	cmp	r3, #32
 80075f8:	f040 80f9 	bne.w	80077ee <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075fc:	6a3b      	ldr	r3, [r7, #32]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d002      	beq.n	8007608 <HAL_I2C_Mem_Write+0x34>
 8007602:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007604:	2b00      	cmp	r3, #0
 8007606:	d105      	bne.n	8007614 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800760e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e0ed      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_I2C_Mem_Write+0x4e>
 800761e:	2302      	movs	r3, #2
 8007620:	e0e6      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800762a:	f7fd fc2b 	bl	8004e84 <HAL_GetTick>
 800762e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	2319      	movs	r3, #25
 8007636:	2201      	movs	r2, #1
 8007638:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 fad1 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e0d1      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2221      	movs	r2, #33	@ 0x21
 8007650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2240      	movs	r2, #64	@ 0x40
 8007658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6a3a      	ldr	r2, [r7, #32]
 8007666:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800766c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007674:	88f8      	ldrh	r0, [r7, #6]
 8007676:	893a      	ldrh	r2, [r7, #8]
 8007678:	8979      	ldrh	r1, [r7, #10]
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	9301      	str	r3, [sp, #4]
 800767e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	4603      	mov	r3, r0
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 f9e1 	bl	8007a4c <I2C_RequestMemoryWrite>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d005      	beq.n	800769c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	e0a9      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	2bff      	cmp	r3, #255	@ 0xff
 80076a4:	d90e      	bls.n	80076c4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	22ff      	movs	r2, #255	@ 0xff
 80076aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076b0:	b2da      	uxtb	r2, r3
 80076b2:	8979      	ldrh	r1, [r7, #10]
 80076b4:	2300      	movs	r3, #0
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80076bc:	68f8      	ldr	r0, [r7, #12]
 80076be:	f000 fc55 	bl	8007f6c <I2C_TransferConfig>
 80076c2:	e00f      	b.n	80076e4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	8979      	ldrh	r1, [r7, #10]
 80076d6:	2300      	movs	r3, #0
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f000 fc44 	bl	8007f6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076e4:	697a      	ldr	r2, [r7, #20]
 80076e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f000 fad4 	bl	8007c96 <I2C_WaitOnTXISFlagUntilTimeout>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d001      	beq.n	80076f8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	e07b      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076fc:	781a      	ldrb	r2, [r3, #0]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007708:	1c5a      	adds	r2, r3, #1
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007712:	b29b      	uxth	r3, r3
 8007714:	3b01      	subs	r3, #1
 8007716:	b29a      	uxth	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772c:	b29b      	uxth	r3, r3
 800772e:	2b00      	cmp	r3, #0
 8007730:	d034      	beq.n	800779c <HAL_I2C_Mem_Write+0x1c8>
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007736:	2b00      	cmp	r3, #0
 8007738:	d130      	bne.n	800779c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007740:	2200      	movs	r2, #0
 8007742:	2180      	movs	r1, #128	@ 0x80
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f000 fa4d 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 800774a:	4603      	mov	r3, r0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d001      	beq.n	8007754 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e04d      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007758:	b29b      	uxth	r3, r3
 800775a:	2bff      	cmp	r3, #255	@ 0xff
 800775c:	d90e      	bls.n	800777c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	22ff      	movs	r2, #255	@ 0xff
 8007762:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007768:	b2da      	uxtb	r2, r3
 800776a:	8979      	ldrh	r1, [r7, #10]
 800776c:	2300      	movs	r3, #0
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f000 fbf9 	bl	8007f6c <I2C_TransferConfig>
 800777a:	e00f      	b.n	800779c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007780:	b29a      	uxth	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800778a:	b2da      	uxtb	r2, r3
 800778c:	8979      	ldrh	r1, [r7, #10]
 800778e:	2300      	movs	r3, #0
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007796:	68f8      	ldr	r0, [r7, #12]
 8007798:	f000 fbe8 	bl	8007f6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d19e      	bne.n	80076e4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077a6:	697a      	ldr	r2, [r7, #20]
 80077a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f000 faba 	bl	8007d24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80077b0:	4603      	mov	r3, r0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d001      	beq.n	80077ba <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e01a      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2220      	movs	r2, #32
 80077c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	6859      	ldr	r1, [r3, #4]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	4b0a      	ldr	r3, [pc, #40]	@ (80077f8 <HAL_I2C_Mem_Write+0x224>)
 80077ce:	400b      	ands	r3, r1
 80077d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2220      	movs	r2, #32
 80077d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80077ea:	2300      	movs	r3, #0
 80077ec:	e000      	b.n	80077f0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80077ee:	2302      	movs	r3, #2
  }
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3718      	adds	r7, #24
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	fe00e800 	.word	0xfe00e800

080077fc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b088      	sub	sp, #32
 8007800:	af02      	add	r7, sp, #8
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	4608      	mov	r0, r1
 8007806:	4611      	mov	r1, r2
 8007808:	461a      	mov	r2, r3
 800780a:	4603      	mov	r3, r0
 800780c:	817b      	strh	r3, [r7, #10]
 800780e:	460b      	mov	r3, r1
 8007810:	813b      	strh	r3, [r7, #8]
 8007812:	4613      	mov	r3, r2
 8007814:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b20      	cmp	r3, #32
 8007820:	f040 80fd 	bne.w	8007a1e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007824:	6a3b      	ldr	r3, [r7, #32]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d002      	beq.n	8007830 <HAL_I2C_Mem_Read+0x34>
 800782a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800782c:	2b00      	cmp	r3, #0
 800782e:	d105      	bne.n	800783c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007836:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e0f1      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007842:	2b01      	cmp	r3, #1
 8007844:	d101      	bne.n	800784a <HAL_I2C_Mem_Read+0x4e>
 8007846:	2302      	movs	r3, #2
 8007848:	e0ea      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007852:	f7fd fb17 	bl	8004e84 <HAL_GetTick>
 8007856:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	9300      	str	r3, [sp, #0]
 800785c:	2319      	movs	r3, #25
 800785e:	2201      	movs	r2, #1
 8007860:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f000 f9bd 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e0d5      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2222      	movs	r2, #34	@ 0x22
 8007878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2240      	movs	r2, #64	@ 0x40
 8007880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6a3a      	ldr	r2, [r7, #32]
 800788e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007894:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800789c:	88f8      	ldrh	r0, [r7, #6]
 800789e:	893a      	ldrh	r2, [r7, #8]
 80078a0:	8979      	ldrh	r1, [r7, #10]
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	9301      	str	r3, [sp, #4]
 80078a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a8:	9300      	str	r3, [sp, #0]
 80078aa:	4603      	mov	r3, r0
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 f921 	bl	8007af4 <I2C_RequestMemoryRead>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d005      	beq.n	80078c4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e0ad      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	2bff      	cmp	r3, #255	@ 0xff
 80078cc:	d90e      	bls.n	80078ec <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	22ff      	movs	r2, #255	@ 0xff
 80078d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078d8:	b2da      	uxtb	r2, r3
 80078da:	8979      	ldrh	r1, [r7, #10]
 80078dc:	4b52      	ldr	r3, [pc, #328]	@ (8007a28 <HAL_I2C_Mem_Read+0x22c>)
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	f000 fb41 	bl	8007f6c <I2C_TransferConfig>
 80078ea:	e00f      	b.n	800790c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	8979      	ldrh	r1, [r7, #10]
 80078fe:	4b4a      	ldr	r3, [pc, #296]	@ (8007a28 <HAL_I2C_Mem_Read+0x22c>)
 8007900:	9300      	str	r3, [sp, #0]
 8007902:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f000 fb30 	bl	8007f6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007912:	2200      	movs	r2, #0
 8007914:	2104      	movs	r1, #4
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f000 f964 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e07c      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007938:	1c5a      	adds	r2, r3, #1
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007942:	3b01      	subs	r3, #1
 8007944:	b29a      	uxth	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794e:	b29b      	uxth	r3, r3
 8007950:	3b01      	subs	r3, #1
 8007952:	b29a      	uxth	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800795c:	b29b      	uxth	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	d034      	beq.n	80079cc <HAL_I2C_Mem_Read+0x1d0>
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007966:	2b00      	cmp	r3, #0
 8007968:	d130      	bne.n	80079cc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007970:	2200      	movs	r2, #0
 8007972:	2180      	movs	r1, #128	@ 0x80
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f000 f935 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d001      	beq.n	8007984 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e04d      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007988:	b29b      	uxth	r3, r3
 800798a:	2bff      	cmp	r3, #255	@ 0xff
 800798c:	d90e      	bls.n	80079ac <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	22ff      	movs	r2, #255	@ 0xff
 8007992:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007998:	b2da      	uxtb	r2, r3
 800799a:	8979      	ldrh	r1, [r7, #10]
 800799c:	2300      	movs	r3, #0
 800799e:	9300      	str	r3, [sp, #0]
 80079a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f000 fae1 	bl	8007f6c <I2C_TransferConfig>
 80079aa:	e00f      	b.n	80079cc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ba:	b2da      	uxtb	r2, r3
 80079bc:	8979      	ldrh	r1, [r7, #10]
 80079be:	2300      	movs	r3, #0
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f000 fad0 	bl	8007f6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d19a      	bne.n	800790c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f000 f9a2 	bl	8007d24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e01a      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2220      	movs	r2, #32
 80079f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	6859      	ldr	r1, [r3, #4]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	4b0b      	ldr	r3, [pc, #44]	@ (8007a2c <HAL_I2C_Mem_Read+0x230>)
 80079fe:	400b      	ands	r3, r1
 8007a00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2220      	movs	r2, #32
 8007a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	e000      	b.n	8007a20 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007a1e:	2302      	movs	r3, #2
  }
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3718      	adds	r7, #24
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	80002400 	.word	0x80002400
 8007a2c:	fe00e800 	.word	0xfe00e800

08007a30 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a3e:	b2db      	uxtb	r3, r3
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af02      	add	r7, sp, #8
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	4608      	mov	r0, r1
 8007a56:	4611      	mov	r1, r2
 8007a58:	461a      	mov	r2, r3
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	817b      	strh	r3, [r7, #10]
 8007a5e:	460b      	mov	r3, r1
 8007a60:	813b      	strh	r3, [r7, #8]
 8007a62:	4613      	mov	r3, r2
 8007a64:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007a66:	88fb      	ldrh	r3, [r7, #6]
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	8979      	ldrh	r1, [r7, #10]
 8007a6c:	4b20      	ldr	r3, [pc, #128]	@ (8007af0 <I2C_RequestMemoryWrite+0xa4>)
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fa79 	bl	8007f6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a7a:	69fa      	ldr	r2, [r7, #28]
 8007a7c:	69b9      	ldr	r1, [r7, #24]
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f000 f909 	bl	8007c96 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e02c      	b.n	8007ae8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a8e:	88fb      	ldrh	r3, [r7, #6]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d105      	bne.n	8007aa0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a94:	893b      	ldrh	r3, [r7, #8]
 8007a96:	b2da      	uxtb	r2, r3
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a9e:	e015      	b.n	8007acc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007aa0:	893b      	ldrh	r3, [r7, #8]
 8007aa2:	0a1b      	lsrs	r3, r3, #8
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007aae:	69fa      	ldr	r2, [r7, #28]
 8007ab0:	69b9      	ldr	r1, [r7, #24]
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 f8ef 	bl	8007c96 <I2C_WaitOnTXISFlagUntilTimeout>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d001      	beq.n	8007ac2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e012      	b.n	8007ae8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ac2:	893b      	ldrh	r3, [r7, #8]
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	9300      	str	r3, [sp, #0]
 8007ad0:	69bb      	ldr	r3, [r7, #24]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	2180      	movs	r1, #128	@ 0x80
 8007ad6:	68f8      	ldr	r0, [r7, #12]
 8007ad8:	f000 f884 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d001      	beq.n	8007ae6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e000      	b.n	8007ae8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	80002000 	.word	0x80002000

08007af4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af02      	add	r7, sp, #8
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	4608      	mov	r0, r1
 8007afe:	4611      	mov	r1, r2
 8007b00:	461a      	mov	r2, r3
 8007b02:	4603      	mov	r3, r0
 8007b04:	817b      	strh	r3, [r7, #10]
 8007b06:	460b      	mov	r3, r1
 8007b08:	813b      	strh	r3, [r7, #8]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007b0e:	88fb      	ldrh	r3, [r7, #6]
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	8979      	ldrh	r1, [r7, #10]
 8007b14:	4b20      	ldr	r3, [pc, #128]	@ (8007b98 <I2C_RequestMemoryRead+0xa4>)
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	2300      	movs	r3, #0
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 fa26 	bl	8007f6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b20:	69fa      	ldr	r2, [r7, #28]
 8007b22:	69b9      	ldr	r1, [r7, #24]
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 f8b6 	bl	8007c96 <I2C_WaitOnTXISFlagUntilTimeout>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d001      	beq.n	8007b34 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e02c      	b.n	8007b8e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b34:	88fb      	ldrh	r3, [r7, #6]
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d105      	bne.n	8007b46 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b3a:	893b      	ldrh	r3, [r7, #8]
 8007b3c:	b2da      	uxtb	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b44:	e015      	b.n	8007b72 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007b46:	893b      	ldrh	r3, [r7, #8]
 8007b48:	0a1b      	lsrs	r3, r3, #8
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	b2da      	uxtb	r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b54:	69fa      	ldr	r2, [r7, #28]
 8007b56:	69b9      	ldr	r1, [r7, #24]
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f000 f89c 	bl	8007c96 <I2C_WaitOnTXISFlagUntilTimeout>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d001      	beq.n	8007b68 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e012      	b.n	8007b8e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b68:	893b      	ldrh	r3, [r7, #8]
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2140      	movs	r1, #64	@ 0x40
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f000 f831 	bl	8007be4 <I2C_WaitOnFlagUntilTimeout>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e000      	b.n	8007b8e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	80002000 	.word	0x80002000

08007b9c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	699b      	ldr	r3, [r3, #24]
 8007baa:	f003 0302 	and.w	r3, r3, #2
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d103      	bne.n	8007bba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	f003 0301 	and.w	r3, r3, #1
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d007      	beq.n	8007bd8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	699a      	ldr	r2, [r3, #24]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 0201 	orr.w	r2, r2, #1
 8007bd6:	619a      	str	r2, [r3, #24]
  }
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	603b      	str	r3, [r7, #0]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007bf4:	e03b      	b.n	8007c6e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bf6:	69ba      	ldr	r2, [r7, #24]
 8007bf8:	6839      	ldr	r1, [r7, #0]
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f000 f8d6 	bl	8007dac <I2C_IsErrorOccurred>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d001      	beq.n	8007c0a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e041      	b.n	8007c8e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c10:	d02d      	beq.n	8007c6e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c12:	f7fd f937 	bl	8004e84 <HAL_GetTick>
 8007c16:	4602      	mov	r2, r0
 8007c18:	69bb      	ldr	r3, [r7, #24]
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d302      	bcc.n	8007c28 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d122      	bne.n	8007c6e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	699a      	ldr	r2, [r3, #24]
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	4013      	ands	r3, r2
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	429a      	cmp	r2, r3
 8007c36:	bf0c      	ite	eq
 8007c38:	2301      	moveq	r3, #1
 8007c3a:	2300      	movne	r3, #0
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	461a      	mov	r2, r3
 8007c40:	79fb      	ldrb	r3, [r7, #7]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d113      	bne.n	8007c6e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c4a:	f043 0220 	orr.w	r2, r3, #32
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2220      	movs	r2, #32
 8007c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e00f      	b.n	8007c8e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	699a      	ldr	r2, [r3, #24]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	4013      	ands	r3, r2
 8007c78:	68ba      	ldr	r2, [r7, #8]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	bf0c      	ite	eq
 8007c7e:	2301      	moveq	r3, #1
 8007c80:	2300      	movne	r3, #0
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	461a      	mov	r2, r3
 8007c86:	79fb      	ldrb	r3, [r7, #7]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d0b4      	beq.n	8007bf6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	60f8      	str	r0, [r7, #12]
 8007c9e:	60b9      	str	r1, [r7, #8]
 8007ca0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007ca2:	e033      	b.n	8007d0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	68b9      	ldr	r1, [r7, #8]
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f000 f87f 	bl	8007dac <I2C_IsErrorOccurred>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d001      	beq.n	8007cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e031      	b.n	8007d1c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cbe:	d025      	beq.n	8007d0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cc0:	f7fd f8e0 	bl	8004e84 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	68ba      	ldr	r2, [r7, #8]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d302      	bcc.n	8007cd6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d11a      	bne.n	8007d0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	f003 0302 	and.w	r3, r3, #2
 8007ce0:	2b02      	cmp	r3, #2
 8007ce2:	d013      	beq.n	8007d0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ce8:	f043 0220 	orr.w	r2, r3, #32
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e007      	b.n	8007d1c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	699b      	ldr	r3, [r3, #24]
 8007d12:	f003 0302 	and.w	r3, r3, #2
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d1c4      	bne.n	8007ca4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3710      	adds	r7, #16
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d30:	e02f      	b.n	8007d92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	68b9      	ldr	r1, [r7, #8]
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f000 f838 	bl	8007dac <I2C_IsErrorOccurred>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d001      	beq.n	8007d46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e02d      	b.n	8007da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d46:	f7fd f89d 	bl	8004e84 <HAL_GetTick>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	1ad3      	subs	r3, r2, r3
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d302      	bcc.n	8007d5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d11a      	bne.n	8007d92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b20      	cmp	r3, #32
 8007d68:	d013      	beq.n	8007d92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d6e:	f043 0220 	orr.w	r2, r3, #32
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2220      	movs	r2, #32
 8007d7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2200      	movs	r2, #0
 8007d82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e007      	b.n	8007da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	f003 0320 	and.w	r3, r3, #32
 8007d9c:	2b20      	cmp	r3, #32
 8007d9e:	d1c8      	bne.n	8007d32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
	...

08007dac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b08a      	sub	sp, #40	@ 0x28
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007db8:	2300      	movs	r3, #0
 8007dba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	699b      	ldr	r3, [r3, #24]
 8007dc4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	f003 0310 	and.w	r3, r3, #16
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d068      	beq.n	8007eaa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2210      	movs	r2, #16
 8007dde:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007de0:	e049      	b.n	8007e76 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007de8:	d045      	beq.n	8007e76 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007dea:	f7fd f84b 	bl	8004e84 <HAL_GetTick>
 8007dee:	4602      	mov	r2, r0
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d302      	bcc.n	8007e00 <I2C_IsErrorOccurred+0x54>
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d13a      	bne.n	8007e76 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e0a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e12:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	699b      	ldr	r3, [r3, #24]
 8007e1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e22:	d121      	bne.n	8007e68 <I2C_IsErrorOccurred+0xbc>
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e2a:	d01d      	beq.n	8007e68 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007e2c:	7cfb      	ldrb	r3, [r7, #19]
 8007e2e:	2b20      	cmp	r3, #32
 8007e30:	d01a      	beq.n	8007e68 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	685a      	ldr	r2, [r3, #4]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e40:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007e42:	f7fd f81f 	bl	8004e84 <HAL_GetTick>
 8007e46:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e48:	e00e      	b.n	8007e68 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007e4a:	f7fd f81b 	bl	8004e84 <HAL_GetTick>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	2b19      	cmp	r3, #25
 8007e56:	d907      	bls.n	8007e68 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	f043 0320 	orr.w	r3, r3, #32
 8007e5e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007e66:	e006      	b.n	8007e76 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	f003 0320 	and.w	r3, r3, #32
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	d1e9      	bne.n	8007e4a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	f003 0320 	and.w	r3, r3, #32
 8007e80:	2b20      	cmp	r3, #32
 8007e82:	d003      	beq.n	8007e8c <I2C_IsErrorOccurred+0xe0>
 8007e84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d0aa      	beq.n	8007de2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007e8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d103      	bne.n	8007e9c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007e9c:	6a3b      	ldr	r3, [r7, #32]
 8007e9e:	f043 0304 	orr.w	r3, r3, #4
 8007ea2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	699b      	ldr	r3, [r3, #24]
 8007eb0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007eb2:	69bb      	ldr	r3, [r7, #24]
 8007eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00b      	beq.n	8007ed4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007ebc:	6a3b      	ldr	r3, [r7, #32]
 8007ebe:	f043 0301 	orr.w	r3, r3, #1
 8007ec2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ecc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00b      	beq.n	8007ef6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007ede:	6a3b      	ldr	r3, [r7, #32]
 8007ee0:	f043 0308 	orr.w	r3, r3, #8
 8007ee4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007eee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00b      	beq.n	8007f18 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007f00:	6a3b      	ldr	r3, [r7, #32]
 8007f02:	f043 0302 	orr.w	r3, r3, #2
 8007f06:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007f18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d01c      	beq.n	8007f5a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f7ff fe3b 	bl	8007b9c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	6859      	ldr	r1, [r3, #4]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	4b0d      	ldr	r3, [pc, #52]	@ (8007f68 <I2C_IsErrorOccurred+0x1bc>)
 8007f32:	400b      	ands	r3, r1
 8007f34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f3a:	6a3b      	ldr	r3, [r7, #32]
 8007f3c:	431a      	orrs	r2, r3
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007f5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3728      	adds	r7, #40	@ 0x28
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	fe00e800 	.word	0xfe00e800

08007f6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b087      	sub	sp, #28
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	607b      	str	r3, [r7, #4]
 8007f76:	460b      	mov	r3, r1
 8007f78:	817b      	strh	r3, [r7, #10]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007f7e:	897b      	ldrh	r3, [r7, #10]
 8007f80:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007f84:	7a7b      	ldrb	r3, [r7, #9]
 8007f86:	041b      	lsls	r3, r3, #16
 8007f88:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007f8c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007f92:	6a3b      	ldr	r3, [r7, #32]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f9a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685a      	ldr	r2, [r3, #4]
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	0d5b      	lsrs	r3, r3, #21
 8007fa6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007faa:	4b08      	ldr	r3, [pc, #32]	@ (8007fcc <I2C_TransferConfig+0x60>)
 8007fac:	430b      	orrs	r3, r1
 8007fae:	43db      	mvns	r3, r3
 8007fb0:	ea02 0103 	and.w	r1, r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007fbe:	bf00      	nop
 8007fc0:	371c      	adds	r7, #28
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr
 8007fca:	bf00      	nop
 8007fcc:	03ff63ff 	.word	0x03ff63ff

08007fd0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b20      	cmp	r3, #32
 8007fe4:	d138      	bne.n	8008058 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	d101      	bne.n	8007ff4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007ff0:	2302      	movs	r3, #2
 8007ff2:	e032      	b.n	800805a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2224      	movs	r2, #36	@ 0x24
 8008000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0201 	bic.w	r2, r2, #1
 8008012:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008022:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	6819      	ldr	r1, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	683a      	ldr	r2, [r7, #0]
 8008030:	430a      	orrs	r2, r1
 8008032:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f042 0201 	orr.w	r2, r2, #1
 8008042:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2220      	movs	r2, #32
 8008048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	e000      	b.n	800805a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008058:	2302      	movs	r3, #2
  }
}
 800805a:	4618      	mov	r0, r3
 800805c:	370c      	adds	r7, #12
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr

08008066 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008066:	b480      	push	{r7}
 8008068:	b085      	sub	sp, #20
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008076:	b2db      	uxtb	r3, r3
 8008078:	2b20      	cmp	r3, #32
 800807a:	d139      	bne.n	80080f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008082:	2b01      	cmp	r3, #1
 8008084:	d101      	bne.n	800808a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008086:	2302      	movs	r3, #2
 8008088:	e033      	b.n	80080f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2224      	movs	r2, #36	@ 0x24
 8008096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f022 0201 	bic.w	r2, r2, #1
 80080a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80080b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	021b      	lsls	r3, r3, #8
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f042 0201 	orr.w	r2, r2, #1
 80080da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2220      	movs	r2, #32
 80080e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80080ec:	2300      	movs	r3, #0
 80080ee:	e000      	b.n	80080f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80080f0:	2302      	movs	r3, #2
  }
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3714      	adds	r7, #20
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
	...

08008100 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b084      	sub	sp, #16
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d01e      	beq.n	8008150 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8008112:	4b13      	ldr	r3, [pc, #76]	@ (8008160 <HAL_IPCC_Init+0x60>)
 8008114:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800811c:	b2db      	uxtb	r3, r3
 800811e:	2b00      	cmp	r3, #0
 8008120:	d102      	bne.n	8008128 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7fb fcee 	bl	8003b04 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8008128:	68b8      	ldr	r0, [r7, #8]
 800812a:	f000 f85b 	bl	80081e4 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 f82c 	bl	8008198 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2201      	movs	r2, #1
 800814a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800814e:	e001      	b.n	8008154 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8008154:	7bfb      	ldrb	r3, [r7, #15]
}
 8008156:	4618      	mov	r0, r3
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	58000c00 	.word	0x58000c00

08008164 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8008164:	b480      	push	{r7}
 8008166:	b085      	sub	sp, #20
 8008168:	af00      	add	r7, sp, #0
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	4613      	mov	r3, r2
 8008170:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8008172:	bf00      	nop
 8008174:	3714      	adds	r7, #20
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800817e:	b480      	push	{r7}
 8008180:	b085      	sub	sp, #20
 8008182:	af00      	add	r7, sp, #0
 8008184:	60f8      	str	r0, [r7, #12]
 8008186:	60b9      	str	r1, [r7, #8]
 8008188:	4613      	mov	r3, r2
 800818a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800818c:	bf00      	nop
 800818e:	3714      	adds	r7, #20
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80081a0:	2300      	movs	r3, #0
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	e00f      	b.n	80081c6 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	4a0b      	ldr	r2, [pc, #44]	@ (80081dc <IPCC_SetDefaultCallbacks+0x44>)
 80081b0:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	3306      	adds	r3, #6
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	4413      	add	r3, r2
 80081bc:	4a08      	ldr	r2, [pc, #32]	@ (80081e0 <IPCC_SetDefaultCallbacks+0x48>)
 80081be:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	3301      	adds	r3, #1
 80081c4:	60fb      	str	r3, [r7, #12]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2b05      	cmp	r3, #5
 80081ca:	d9ec      	bls.n	80081a6 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80081cc:	bf00      	nop
 80081ce:	bf00      	nop
 80081d0:	3714      	adds	r7, #20
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	08008165 	.word	0x08008165
 80081e0:	0800817f 	.word	0x0800817f

080081e4 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80081f8:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	223f      	movs	r2, #63	@ 0x3f
 80081fe:	609a      	str	r2, [r3, #8]
}
 8008200:	bf00      	nop
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e0c0      	b.n	80083a0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d106      	bne.n	8008238 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7fc fd04 	bl	8004c40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2203      	movs	r2, #3
 800823c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4618      	mov	r0, r3
 8008246:	f005 fed7 	bl	800dff8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800824a:	2300      	movs	r3, #0
 800824c:	73fb      	strb	r3, [r7, #15]
 800824e:	e03e      	b.n	80082ce <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008250:	7bfa      	ldrb	r2, [r7, #15]
 8008252:	6879      	ldr	r1, [r7, #4]
 8008254:	4613      	mov	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	00db      	lsls	r3, r3, #3
 800825c:	440b      	add	r3, r1
 800825e:	3311      	adds	r3, #17
 8008260:	2201      	movs	r2, #1
 8008262:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008264:	7bfa      	ldrb	r2, [r7, #15]
 8008266:	6879      	ldr	r1, [r7, #4]
 8008268:	4613      	mov	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	00db      	lsls	r3, r3, #3
 8008270:	440b      	add	r3, r1
 8008272:	3310      	adds	r3, #16
 8008274:	7bfa      	ldrb	r2, [r7, #15]
 8008276:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008278:	7bfa      	ldrb	r2, [r7, #15]
 800827a:	6879      	ldr	r1, [r7, #4]
 800827c:	4613      	mov	r3, r2
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	4413      	add	r3, r2
 8008282:	00db      	lsls	r3, r3, #3
 8008284:	440b      	add	r3, r1
 8008286:	3313      	adds	r3, #19
 8008288:	2200      	movs	r2, #0
 800828a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800828c:	7bfa      	ldrb	r2, [r7, #15]
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	4613      	mov	r3, r2
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	4413      	add	r3, r2
 8008296:	00db      	lsls	r3, r3, #3
 8008298:	440b      	add	r3, r1
 800829a:	3320      	adds	r3, #32
 800829c:	2200      	movs	r2, #0
 800829e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80082a0:	7bfa      	ldrb	r2, [r7, #15]
 80082a2:	6879      	ldr	r1, [r7, #4]
 80082a4:	4613      	mov	r3, r2
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	4413      	add	r3, r2
 80082aa:	00db      	lsls	r3, r3, #3
 80082ac:	440b      	add	r3, r1
 80082ae:	3324      	adds	r3, #36	@ 0x24
 80082b0:	2200      	movs	r2, #0
 80082b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80082b4:	7bfb      	ldrb	r3, [r7, #15]
 80082b6:	6879      	ldr	r1, [r7, #4]
 80082b8:	1c5a      	adds	r2, r3, #1
 80082ba:	4613      	mov	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	4413      	add	r3, r2
 80082c0:	00db      	lsls	r3, r3, #3
 80082c2:	440b      	add	r3, r1
 80082c4:	2200      	movs	r2, #0
 80082c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	3301      	adds	r3, #1
 80082cc:	73fb      	strb	r3, [r7, #15]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	791b      	ldrb	r3, [r3, #4]
 80082d2:	7bfa      	ldrb	r2, [r7, #15]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d3bb      	bcc.n	8008250 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082d8:	2300      	movs	r3, #0
 80082da:	73fb      	strb	r3, [r7, #15]
 80082dc:	e044      	b.n	8008368 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80082de:	7bfa      	ldrb	r2, [r7, #15]
 80082e0:	6879      	ldr	r1, [r7, #4]
 80082e2:	4613      	mov	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	4413      	add	r3, r2
 80082e8:	00db      	lsls	r3, r3, #3
 80082ea:	440b      	add	r3, r1
 80082ec:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80082f0:	2200      	movs	r2, #0
 80082f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80082f4:	7bfa      	ldrb	r2, [r7, #15]
 80082f6:	6879      	ldr	r1, [r7, #4]
 80082f8:	4613      	mov	r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	4413      	add	r3, r2
 80082fe:	00db      	lsls	r3, r3, #3
 8008300:	440b      	add	r3, r1
 8008302:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008306:	7bfa      	ldrb	r2, [r7, #15]
 8008308:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800830a:	7bfa      	ldrb	r2, [r7, #15]
 800830c:	6879      	ldr	r1, [r7, #4]
 800830e:	4613      	mov	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	4413      	add	r3, r2
 8008314:	00db      	lsls	r3, r3, #3
 8008316:	440b      	add	r3, r1
 8008318:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800831c:	2200      	movs	r2, #0
 800831e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008320:	7bfa      	ldrb	r2, [r7, #15]
 8008322:	6879      	ldr	r1, [r7, #4]
 8008324:	4613      	mov	r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	4413      	add	r3, r2
 800832a:	00db      	lsls	r3, r3, #3
 800832c:	440b      	add	r3, r1
 800832e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008336:	7bfa      	ldrb	r2, [r7, #15]
 8008338:	6879      	ldr	r1, [r7, #4]
 800833a:	4613      	mov	r3, r2
 800833c:	009b      	lsls	r3, r3, #2
 800833e:	4413      	add	r3, r2
 8008340:	00db      	lsls	r3, r3, #3
 8008342:	440b      	add	r3, r1
 8008344:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008348:	2200      	movs	r2, #0
 800834a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800834c:	7bfa      	ldrb	r2, [r7, #15]
 800834e:	6879      	ldr	r1, [r7, #4]
 8008350:	4613      	mov	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	00db      	lsls	r3, r3, #3
 8008358:	440b      	add	r3, r1
 800835a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800835e:	2200      	movs	r2, #0
 8008360:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008362:	7bfb      	ldrb	r3, [r7, #15]
 8008364:	3301      	adds	r3, #1
 8008366:	73fb      	strb	r3, [r7, #15]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	791b      	ldrb	r3, [r3, #4]
 800836c:	7bfa      	ldrb	r2, [r7, #15]
 800836e:	429a      	cmp	r2, r3
 8008370:	d3b5      	bcc.n	80082de <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6818      	ldr	r0, [r3, #0]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	3304      	adds	r3, #4
 800837a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800837e:	f005 fe56 	bl	800e02e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	7a9b      	ldrb	r3, [r3, #10]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d102      	bne.n	800839e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 f805 	bl	80083a8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3710      	adds	r7, #16
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b085      	sub	sp, #20
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2201      	movs	r2, #1
 80083ba:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	f043 0301 	orr.w	r3, r3, #1
 80083d2:	b29a      	uxth	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	f043 0302 	orr.w	r3, r3, #2
 80083e6:	b29a      	uxth	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3714      	adds	r7, #20
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr

080083fc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80083fc:	b480      	push	{r7}
 80083fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008400:	4b05      	ldr	r3, [pc, #20]	@ (8008418 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a04      	ldr	r2, [pc, #16]	@ (8008418 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800840a:	6013      	str	r3, [r2, #0]
}
 800840c:	bf00      	nop
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	58000400 	.word	0x58000400

0800841c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800841c:	b480      	push	{r7}
 800841e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8008420:	4b04      	ldr	r3, [pc, #16]	@ (8008434 <HAL_PWREx_GetVoltageRange+0x18>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8008428:	4618      	mov	r0, r3
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	58000400 	.word	0x58000400

08008438 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af02      	add	r7, sp, #8
 800843e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008440:	f7fc fd20 	bl	8004e84 <HAL_GetTick>
 8008444:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d101      	bne.n	8008450 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	e063      	b.n	8008518 <HAL_QSPI_Init+0xe0>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008456:	b2db      	uxtb	r3, r3
 8008458:	2b00      	cmp	r3, #0
 800845a:	d10b      	bne.n	8008474 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f7fb fcab 	bl	8003dc0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800846a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fa62 	bl	8008938 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	3b01      	subs	r3, #1
 8008484:	021a      	lsls	r2, r3, #8
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	430a      	orrs	r2, r1
 800848c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008492:	9300      	str	r3, [sp, #0]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	2120      	movs	r1, #32
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 fa8d 	bl	80089ba <QSPI_WaitFlagStateUntilTimeout>
 80084a0:	4603      	mov	r3, r0
 80084a2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80084a4:	7afb      	ldrb	r3, [r7, #11]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d131      	bne.n	800850e <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80084b4:	f023 0310 	bic.w	r3, r3, #16
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	6852      	ldr	r2, [r2, #4]
 80084bc:	0611      	lsls	r1, r2, #24
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	68d2      	ldr	r2, [r2, #12]
 80084c2:	4311      	orrs	r1, r2
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	6812      	ldr	r2, [r2, #0]
 80084c8:	430b      	orrs	r3, r1
 80084ca:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	685a      	ldr	r2, [r3, #4]
 80084d2:	4b13      	ldr	r3, [pc, #76]	@ (8008520 <HAL_QSPI_Init+0xe8>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	6912      	ldr	r2, [r2, #16]
 80084da:	0411      	lsls	r1, r2, #16
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	6952      	ldr	r2, [r2, #20]
 80084e0:	4311      	orrs	r1, r2
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	6992      	ldr	r2, [r2, #24]
 80084e6:	4311      	orrs	r1, r2
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	6812      	ldr	r2, [r2, #0]
 80084ec:	430b      	orrs	r3, r1
 80084ee:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f042 0201 	orr.w	r2, r2, #1
 80084fe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8008516:	7afb      	ldrb	r3, [r7, #11]
}
 8008518:	4618      	mov	r0, r3
 800851a:	3710      	adds	r7, #16
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	ffe0f8fe 	.word	0xffe0f8fe

08008524 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b086      	sub	sp, #24
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	f003 0304 	and.w	r3, r3, #4
 8008542:	2b00      	cmp	r3, #0
 8008544:	d064      	beq.n	8008610 <HAL_QSPI_IRQHandler+0xec>
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d05f      	beq.n	8008610 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3320      	adds	r3, #32
 8008556:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b12      	cmp	r3, #18
 8008562:	d125      	bne.n	80085b0 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8008564:	e01c      	b.n	80085a0 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00f      	beq.n	800858e <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	781a      	ldrb	r2, [r3, #0]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	1c5a      	adds	r2, r3, #1
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	61da      	str	r2, [r3, #28]
          hqspi->TxXferCount--;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008586:	1e5a      	subs	r2, r3, #1
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	625a      	str	r2, [r3, #36]	@ 0x24
 800858c:	e008      	b.n	80085a0 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800859c:	601a      	str	r2, [r3, #0]
          break;
 800859e:	e033      	b.n	8008608 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	f003 0304 	and.w	r3, r3, #4
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1db      	bne.n	8008566 <HAL_QSPI_IRQHandler+0x42>
 80085ae:	e02b      	b.n	8008608 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80085b6:	b2db      	uxtb	r3, r3
 80085b8:	2b22      	cmp	r3, #34	@ 0x22
 80085ba:	d125      	bne.n	8008608 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80085bc:	e01d      	b.n	80085fa <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d010      	beq.n	80085e8 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	7812      	ldrb	r2, [r2, #0]
 80085ce:	b2d2      	uxtb	r2, r2
 80085d0:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d6:	1c5a      	adds	r2, r3, #1
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	629a      	str	r2, [r3, #40]	@ 0x28
          hqspi->RxXferCount--;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e0:	1e5a      	subs	r2, r3, #1
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80085e6:	e008      	b.n	80085fa <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80085f6:	601a      	str	r2, [r3, #0]
          break;
 80085f8:	e006      	b.n	8008608 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	f003 0304 	and.w	r3, r3, #4
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1da      	bne.n	80085be <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f977 	bl	80088fc <HAL_QSPI_FifoThresholdCallback>
 800860e:	e13c      	b.n	800888a <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	f003 0302 	and.w	r3, r3, #2
 8008616:	2b00      	cmp	r3, #0
 8008618:	f000 80b0 	beq.w	800877c <HAL_QSPI_IRQHandler+0x258>
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 80aa 	beq.w	800877c <HAL_QSPI_IRQHandler+0x258>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2202      	movs	r2, #2
 800862e:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800863e:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b12      	cmp	r3, #18
 800864a:	d120      	bne.n	800868e <HAL_QSPI_IRQHandler+0x16a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0304 	and.w	r3, r3, #4
 8008656:	2b00      	cmp	r3, #0
 8008658:	d011      	beq.n	800867e <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f022 0204 	bic.w	r2, r2, #4
 8008668:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f022 0201 	bic.w	r2, r2, #1
 800867c:	601a      	str	r2, [r3, #0]
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f92e 	bl	80088e8 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800868c:	e0fa      	b.n	8008884 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008694:	b2db      	uxtb	r3, r3
 8008696:	2b22      	cmp	r3, #34	@ 0x22
 8008698:	d143      	bne.n	8008722 <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0304 	and.w	r3, r3, #4
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d012      	beq.n	80086ce <HAL_QSPI_IRQHandler+0x1aa>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f022 0204 	bic.w	r2, r2, #4
 80086b6:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f022 0201 	bic.w	r2, r2, #1
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	e021      	b.n	8008712 <HAL_QSPI_IRQHandler+0x1ee>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	3320      	adds	r3, #32
 80086d4:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 80086d6:	e013      	b.n	8008700 <HAL_QSPI_IRQHandler+0x1dc>
        {
          if (hqspi->RxXferCount > 0U)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d017      	beq.n	8008710 <HAL_QSPI_IRQHandler+0x1ec>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	7812      	ldrb	r2, [r2, #0]
 80086e8:	b2d2      	uxtb	r2, r2
 80086ea:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f0:	1c5a      	adds	r2, r3, #1
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	629a      	str	r2, [r3, #40]	@ 0x28
            hqspi->RxXferCount--;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086fa:	1e5a      	subs	r2, r3, #1
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	631a      	str	r2, [r3, #48]	@ 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 800870a:	2b00      	cmp	r3, #0
 800870c:	d1e4      	bne.n	80086d8 <HAL_QSPI_IRQHandler+0x1b4>
 800870e:	e000      	b.n	8008712 <HAL_QSPI_IRQHandler+0x1ee>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8008710:	bf00      	nop
        }
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f8da 	bl	80088d4 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008720:	e0b0      	b.n	8008884 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b02      	cmp	r3, #2
 800872c:	d107      	bne.n	800873e <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f8c2 	bl	80088c0 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800873c:	e0a2      	b.n	8008884 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b08      	cmp	r3, #8
 8008748:	f040 809c 	bne.w	8008884 <HAL_QSPI_IRQHandler+0x360>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	695a      	ldr	r2, [r3, #20]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800875a:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2201      	movs	r2, #1
 8008760:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008768:	2b00      	cmp	r3, #0
 800876a:	d103      	bne.n	8008774 <HAL_QSPI_IRQHandler+0x250>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 f89d 	bl	80088ac <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008772:	e087      	b.n	8008884 <HAL_QSPI_IRQHandler+0x360>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 f88f 	bl	8008898 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800877a:	e083      	b.n	8008884 <HAL_QSPI_IRQHandler+0x360>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	f003 0308 	and.w	r3, r3, #8
 8008782:	2b00      	cmp	r3, #0
 8008784:	d01f      	beq.n	80087c6 <HAL_QSPI_IRQHandler+0x2a2>
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d01a      	beq.n	80087c6 <HAL_QSPI_IRQHandler+0x2a2>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2208      	movs	r2, #8
 8008796:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00b      	beq.n	80087be <HAL_QSPI_IRQHandler+0x29a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 80087b4:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 f8a6 	bl	8008910 <HAL_QSPI_StatusMatchCallback>
 80087c4:	e061      	b.n	800888a <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d047      	beq.n	8008860 <HAL_QSPI_IRQHandler+0x33c>
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d042      	beq.n	8008860 <HAL_QSPI_IRQHandler+0x33c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2201      	movs	r2, #1
 80087e0:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 80087f0:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087f6:	f043 0202 	orr.w	r2, r3, #2
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f003 0304 	and.w	r3, r3, #4
 8008808:	2b00      	cmp	r3, #0
 800880a:	d021      	beq.n	8008850 <HAL_QSPI_IRQHandler+0x32c>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f022 0204 	bic.w	r2, r2, #4
 800881a:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008820:	4a1c      	ldr	r2, [pc, #112]	@ (8008894 <HAL_QSPI_IRQHandler+0x370>)
 8008822:	639a      	str	r2, [r3, #56]	@ 0x38
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008828:	4618      	mov	r0, r3
 800882a:	f7fe fada 	bl	8006de2 <HAL_DMA_Abort_IT>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d029      	beq.n	8008888 <HAL_QSPI_IRQHandler+0x364>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008838:	f043 0204 	orr.w	r2, r3, #4
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f825 	bl	8008898 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800884e:	e01b      	b.n	8008888 <HAL_QSPI_IRQHandler+0x364>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 f81d 	bl	8008898 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800885e:	e013      	b.n	8008888 <HAL_QSPI_IRQHandler+0x364>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	f003 0310 	and.w	r3, r3, #16
 8008866:	2b00      	cmp	r3, #0
 8008868:	d00f      	beq.n	800888a <HAL_QSPI_IRQHandler+0x366>
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00a      	beq.n	800888a <HAL_QSPI_IRQHandler+0x366>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2210      	movs	r2, #16
 800887a:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 f851 	bl	8008924 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 8008882:	e002      	b.n	800888a <HAL_QSPI_IRQHandler+0x366>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008884:	bf00      	nop
 8008886:	e000      	b.n	800888a <HAL_QSPI_IRQHandler+0x366>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8008888:	bf00      	nop
}
 800888a:	bf00      	nop
 800888c:	3718      	adds	r7, #24
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	08008955 	.word	0x08008955

08008898 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 80088dc:	bf00      	nop
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr

08008910 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8008918:	bf00      	nop
 800891a:	370c      	adds	r7, #12
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 800892c:	bf00      	nop
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	683a      	ldr	r2, [r7, #0]
 8008946:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8008948:	bf00      	nop
 800894a:	370c      	adds	r7, #12
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b084      	sub	sp, #16
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008960:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2200      	movs	r2, #0
 8008966:	631a      	str	r2, [r3, #48]	@ 0x30
  hqspi->TxXferCount = 0U;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	625a      	str	r2, [r3, #36]	@ 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008974:	b2db      	uxtb	r3, r3
 8008976:	2b08      	cmp	r3, #8
 8008978:	d114      	bne.n	80089a4 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2202      	movs	r2, #2
 8008980:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008990:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f042 0202 	orr.w	r2, r2, #2
 80089a0:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 80089a2:	e006      	b.n	80089b2 <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f7ff ff73 	bl	8008898 <HAL_QSPI_ErrorCallback>
}
 80089b2:	bf00      	nop
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b084      	sub	sp, #16
 80089be:	af00      	add	r7, sp, #0
 80089c0:	60f8      	str	r0, [r7, #12]
 80089c2:	60b9      	str	r1, [r7, #8]
 80089c4:	603b      	str	r3, [r7, #0]
 80089c6:	4613      	mov	r3, r2
 80089c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80089ca:	e01a      	b.n	8008a02 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089d2:	d016      	beq.n	8008a02 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089d4:	f7fc fa56 	bl	8004e84 <HAL_GetTick>
 80089d8:	4602      	mov	r2, r0
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	1ad3      	subs	r3, r2, r3
 80089de:	69ba      	ldr	r2, [r7, #24]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d302      	bcc.n	80089ea <QSPI_WaitFlagStateUntilTimeout+0x30>
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10b      	bne.n	8008a02 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2204      	movs	r2, #4
 80089ee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089f6:	f043 0201 	orr.w	r2, r3, #1
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	e00e      	b.n	8008a20 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689a      	ldr	r2, [r3, #8]
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	bf14      	ite	ne
 8008a10:	2301      	movne	r3, #1
 8008a12:	2300      	moveq	r3, #0
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	461a      	mov	r2, r3
 8008a18:	79fb      	ldrb	r3, [r7, #7]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d1d6      	bne.n	80089cc <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a1e:	2300      	movs	r3, #0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3710      	adds	r7, #16
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008a28:	b480      	push	{r7}
 8008a2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008a2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a3a:	d101      	bne.n	8008a40 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e000      	b.n	8008a42 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008a40:	2300      	movs	r3, #0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <LL_RCC_HSE_Enable>:
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8008a50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a5e:	6013      	str	r3, [r2, #0]
}
 8008a60:	bf00      	nop
 8008a62:	46bd      	mov	sp, r7
 8008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a68:	4770      	bx	lr

08008a6a <LL_RCC_HSE_Disable>:
{
 8008a6a:	b480      	push	{r7}
 8008a6c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8008a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a7c:	6013      	str	r3, [r2, #0]
}
 8008a7e:	bf00      	nop
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <LL_RCC_HSE_IsReady>:
{
 8008a88:	b480      	push	{r7}
 8008a8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8008a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a9a:	d101      	bne.n	8008aa0 <LL_RCC_HSE_IsReady+0x18>
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	e000      	b.n	8008aa2 <LL_RCC_HSE_IsReady+0x1a>
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <LL_RCC_HSI_Enable>:
{
 8008aac:	b480      	push	{r7}
 8008aae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8008ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008abe:	6013      	str	r3, [r2, #0]
}
 8008ac0:	bf00      	nop
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr

08008aca <LL_RCC_HSI_Disable>:
{
 8008aca:	b480      	push	{r7}
 8008acc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8008ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008adc:	6013      	str	r3, [r2, #0]
}
 8008ade:	bf00      	nop
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <LL_RCC_HSI_IsReady>:
{
 8008ae8:	b480      	push	{r7}
 8008aea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008aec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008afa:	d101      	bne.n	8008b00 <LL_RCC_HSI_IsReady+0x18>
 8008afc:	2301      	movs	r3, #1
 8008afe:	e000      	b.n	8008b02 <LL_RCC_HSI_IsReady+0x1a>
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <LL_RCC_HSI_SetCalibTrimming>:
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8008b14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	061b      	lsls	r3, r3, #24
 8008b22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008b26:	4313      	orrs	r3, r2
 8008b28:	604b      	str	r3, [r1, #4]
}
 8008b2a:	bf00      	nop
 8008b2c:	370c      	adds	r7, #12
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr

08008b36 <LL_RCC_HSI48_Enable>:
{
 8008b36:	b480      	push	{r7}
 8008b38:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8008b3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008b42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008b46:	f043 0301 	orr.w	r3, r3, #1
 8008b4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8008b4e:	bf00      	nop
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <LL_RCC_HSI48_Disable>:
{
 8008b58:	b480      	push	{r7}
 8008b5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8008b5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008b64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008b68:	f023 0301 	bic.w	r3, r3, #1
 8008b6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8008b70:	bf00      	nop
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr

08008b7a <LL_RCC_HSI48_IsReady>:
{
 8008b7a:	b480      	push	{r7}
 8008b7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8008b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008b86:	f003 0302 	and.w	r3, r3, #2
 8008b8a:	2b02      	cmp	r3, #2
 8008b8c:	d101      	bne.n	8008b92 <LL_RCC_HSI48_IsReady+0x18>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e000      	b.n	8008b94 <LL_RCC_HSI48_IsReady+0x1a>
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <LL_RCC_LSE_Enable>:
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008baa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008bae:	f043 0301 	orr.w	r3, r3, #1
 8008bb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008bb6:	bf00      	nop
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <LL_RCC_LSE_Disable>:
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008bd0:	f023 0301 	bic.w	r3, r3, #1
 8008bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008bd8:	bf00      	nop
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <LL_RCC_LSE_EnableBypass>:
{
 8008be2:	b480      	push	{r7}
 8008be4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008bf2:	f043 0304 	orr.w	r3, r3, #4
 8008bf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008bfa:	bf00      	nop
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <LL_RCC_LSE_DisableBypass>:
{
 8008c04:	b480      	push	{r7}
 8008c06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c14:	f023 0304 	bic.w	r3, r3, #4
 8008c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008c1c:	bf00      	nop
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr

08008c26 <LL_RCC_LSE_IsReady>:
{
 8008c26:	b480      	push	{r7}
 8008c28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008c2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c32:	f003 0302 	and.w	r3, r3, #2
 8008c36:	2b02      	cmp	r3, #2
 8008c38:	d101      	bne.n	8008c3e <LL_RCC_LSE_IsReady+0x18>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e000      	b.n	8008c40 <LL_RCC_LSE_IsReady+0x1a>
 8008c3e:	2300      	movs	r3, #0
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr

08008c4a <LL_RCC_LSI1_Enable>:
{
 8008c4a:	b480      	push	{r7}
 8008c4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8008c4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c5a:	f043 0301 	orr.w	r3, r3, #1
 8008c5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008c62:	bf00      	nop
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <LL_RCC_LSI1_Disable>:
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8008c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c78:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c7c:	f023 0301 	bic.w	r3, r3, #1
 8008c80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008c84:	bf00      	nop
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr

08008c8e <LL_RCC_LSI1_IsReady>:
{
 8008c8e:	b480      	push	{r7}
 8008c90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8008c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c9a:	f003 0302 	and.w	r3, r3, #2
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d101      	bne.n	8008ca6 <LL_RCC_LSI1_IsReady+0x18>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e000      	b.n	8008ca8 <LL_RCC_LSI1_IsReady+0x1a>
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr

08008cb2 <LL_RCC_LSI2_Enable>:
{
 8008cb2:	b480      	push	{r7}
 8008cb4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8008cb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008cc2:	f043 0304 	orr.w	r3, r3, #4
 8008cc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008cca:	bf00      	nop
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <LL_RCC_LSI2_Disable>:
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8008cd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ce0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ce4:	f023 0304 	bic.w	r3, r3, #4
 8008ce8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008cec:	bf00      	nop
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <LL_RCC_LSI2_IsReady>:
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8008cfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d02:	f003 0308 	and.w	r3, r3, #8
 8008d06:	2b08      	cmp	r3, #8
 8008d08:	d101      	bne.n	8008d0e <LL_RCC_LSI2_IsReady+0x18>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e000      	b.n	8008d10 <LL_RCC_LSI2_IsReady+0x1a>
 8008d0e:	2300      	movs	r3, #0
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr

08008d1a <LL_RCC_LSI2_SetTrimming>:
{
 8008d1a:	b480      	push	{r7}
 8008d1c:	b083      	sub	sp, #12
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8008d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	021b      	lsls	r3, r3, #8
 8008d32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008d36:	4313      	orrs	r3, r2
 8008d38:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8008d3c:	bf00      	nop
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <LL_RCC_MSI_Enable>:
{
 8008d48:	b480      	push	{r7}
 8008d4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8008d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d56:	f043 0301 	orr.w	r3, r3, #1
 8008d5a:	6013      	str	r3, [r2, #0]
}
 8008d5c:	bf00      	nop
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <LL_RCC_MSI_Disable>:
{
 8008d66:	b480      	push	{r7}
 8008d68:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8008d6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d74:	f023 0301 	bic.w	r3, r3, #1
 8008d78:	6013      	str	r3, [r2, #0]
}
 8008d7a:	bf00      	nop
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <LL_RCC_MSI_IsReady>:
{
 8008d84:	b480      	push	{r7}
 8008d86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8008d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 0302 	and.w	r3, r3, #2
 8008d92:	2b02      	cmp	r3, #2
 8008d94:	d101      	bne.n	8008d9a <LL_RCC_MSI_IsReady+0x16>
 8008d96:	2301      	movs	r3, #1
 8008d98:	e000      	b.n	8008d9c <LL_RCC_MSI_IsReady+0x18>
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr

08008da6 <LL_RCC_MSI_SetRange>:
{
 8008da6:	b480      	push	{r7}
 8008da8:	b083      	sub	sp, #12
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8008dae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008db8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	600b      	str	r3, [r1, #0]
}
 8008dc2:	bf00      	nop
 8008dc4:	370c      	adds	r7, #12
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr

08008dce <LL_RCC_MSI_GetRange>:
{
 8008dce:	b480      	push	{r7}
 8008dd0:	b083      	sub	sp, #12
 8008dd2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8008dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008dde:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2bb0      	cmp	r3, #176	@ 0xb0
 8008de4:	d901      	bls.n	8008dea <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8008de6:	23b0      	movs	r3, #176	@ 0xb0
 8008de8:	607b      	str	r3, [r7, #4]
  return msiRange;
 8008dea:	687b      	ldr	r3, [r7, #4]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <LL_RCC_MSI_SetCalibTrimming>:
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8008e00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	021b      	lsls	r3, r3, #8
 8008e0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008e12:	4313      	orrs	r3, r2
 8008e14:	604b      	str	r3, [r1, #4]
}
 8008e16:	bf00      	nop
 8008e18:	370c      	adds	r7, #12
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr

08008e22 <LL_RCC_SetSysClkSource>:
{
 8008e22:	b480      	push	{r7}
 8008e24:	b083      	sub	sp, #12
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8008e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	f023 0203 	bic.w	r2, r3, #3
 8008e34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	608b      	str	r3, [r1, #8]
}
 8008e3e:	bf00      	nop
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <LL_RCC_GetSysClkSource>:
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008e4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	f003 030c 	and.w	r3, r3, #12
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr

08008e62 <LL_RCC_SetAHBPrescaler>:
{
 8008e62:	b480      	push	{r7}
 8008e64:	b083      	sub	sp, #12
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8008e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	608b      	str	r3, [r1, #8]
}
 8008e7e:	bf00      	nop
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <LL_C2_RCC_SetAHBPrescaler>:
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b083      	sub	sp, #12
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8008e92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e96:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008e9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8008eaa:	bf00      	nop
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <LL_RCC_SetAHB4Prescaler>:
{
 8008eb6:	b480      	push	{r7}
 8008eb8:	b083      	sub	sp, #12
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8008ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ec2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008ec6:	f023 020f 	bic.w	r2, r3, #15
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	091b      	lsrs	r3, r3, #4
 8008ece:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8008ed8:	bf00      	nop
 8008eda:	370c      	adds	r7, #12
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <LL_RCC_SetAPB1Prescaler>:
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8008eec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008ef6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	608b      	str	r3, [r1, #8]
}
 8008f00:	bf00      	nop
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr

08008f0c <LL_RCC_SetAPB2Prescaler>:
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8008f14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008f1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	608b      	str	r3, [r1, #8]
}
 8008f28:	bf00      	nop
 8008f2a:	370c      	adds	r7, #12
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <LL_RCC_GetAHBPrescaler>:
{
 8008f34:	b480      	push	{r7}
 8008f36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <LL_RCC_GetAHB4Prescaler>:
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8008f50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f54:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008f58:	011b      	lsls	r3, r3, #4
 8008f5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <LL_RCC_GetAPB1Prescaler>:
{
 8008f68:	b480      	push	{r7}
 8008f6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <LL_RCC_GetAPB2Prescaler>:
{
 8008f80:	b480      	push	{r7}
 8008f82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8008f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008fa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008faa:	6013      	str	r3, [r2, #0]
}
 8008fac:	bf00      	nop
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8008fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008fc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008fc8:	6013      	str	r3, [r2, #0]
}
 8008fca:	bf00      	nop
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8008fd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fe2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fe6:	d101      	bne.n	8008fec <LL_RCC_PLL_IsReady+0x18>
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e000      	b.n	8008fee <LL_RCC_PLL_IsReady+0x1a>
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr

08008ff8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008ffc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	0a1b      	lsrs	r3, r3, #8
 8009004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8009008:	4618      	mov	r0, r3
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr

08009012 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8009012:	b480      	push	{r7}
 8009014:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8009016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8009020:	4618      	mov	r0, r3
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800902a:	b480      	push	{r7}
 800902c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800902e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8009038:	4618      	mov	r0, r3
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr

08009042 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009042:	b480      	push	{r7}
 8009044:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	f003 0303 	and.w	r3, r3, #3
}
 8009050:	4618      	mov	r0, r3
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800905a:	b480      	push	{r7}
 800905c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800905e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800906c:	d101      	bne.n	8009072 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800906e:	2301      	movs	r3, #1
 8009070:	e000      	b.n	8009074 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8009072:	2300      	movs	r3, #0
}
 8009074:	4618      	mov	r0, r3
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr

0800907e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800907e:	b480      	push	{r7}
 8009080:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8009082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009086:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800908a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800908e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009092:	d101      	bne.n	8009098 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8009094:	2301      	movs	r3, #1
 8009096:	e000      	b.n	800909a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8009098:	2300      	movs	r3, #0
}
 800909a:	4618      	mov	r0, r3
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80090a4:	b480      	push	{r7}
 80090a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80090a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090ac:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80090b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090b8:	d101      	bne.n	80090be <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80090ba:	2301      	movs	r3, #1
 80090bc:	e000      	b.n	80090c0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80090be:	2300      	movs	r3, #0
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr

080090ca <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80090ca:	b480      	push	{r7}
 80090cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80090ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090dc:	d101      	bne.n	80090e2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80090de:	2301      	movs	r3, #1
 80090e0:	e000      	b.n	80090e4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr

080090ee <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80090ee:	b480      	push	{r7}
 80090f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80090f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80090fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009100:	d101      	bne.n	8009106 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8009102:	2301      	movs	r3, #1
 8009104:	e000      	b.n	8009108 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr
	...

08009114 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009114:	b590      	push	{r4, r7, lr}
 8009116:	b08d      	sub	sp, #52	@ 0x34
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d101      	bne.n	8009126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e363      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0320 	and.w	r3, r3, #32
 800912e:	2b00      	cmp	r3, #0
 8009130:	f000 808d 	beq.w	800924e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009134:	f7ff fe89 	bl	8008e4a <LL_RCC_GetSysClkSource>
 8009138:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800913a:	f7ff ff82 	bl	8009042 <LL_RCC_PLL_GetMainSource>
 800913e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009142:	2b00      	cmp	r3, #0
 8009144:	d005      	beq.n	8009152 <HAL_RCC_OscConfig+0x3e>
 8009146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009148:	2b0c      	cmp	r3, #12
 800914a:	d147      	bne.n	80091dc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800914c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800914e:	2b01      	cmp	r3, #1
 8009150:	d144      	bne.n	80091dc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	69db      	ldr	r3, [r3, #28]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d101      	bne.n	800915e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e347      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8009162:	f7ff fe34 	bl	8008dce <LL_RCC_MSI_GetRange>
 8009166:	4603      	mov	r3, r0
 8009168:	429c      	cmp	r4, r3
 800916a:	d914      	bls.n	8009196 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009170:	4618      	mov	r0, r3
 8009172:	f000 fd2f 	bl	8009bd4 <RCC_SetFlashLatencyFromMSIRange>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d001      	beq.n	8009180 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	e336      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009184:	4618      	mov	r0, r3
 8009186:	f7ff fe0e 	bl	8008da6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a1b      	ldr	r3, [r3, #32]
 800918e:	4618      	mov	r0, r3
 8009190:	f7ff fe32 	bl	8008df8 <LL_RCC_MSI_SetCalibTrimming>
 8009194:	e013      	b.n	80091be <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800919a:	4618      	mov	r0, r3
 800919c:	f7ff fe03 	bl	8008da6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	4618      	mov	r0, r3
 80091a6:	f7ff fe27 	bl	8008df8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ae:	4618      	mov	r0, r3
 80091b0:	f000 fd10 	bl	8009bd4 <RCC_SetFlashLatencyFromMSIRange>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e317      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80091be:	f000 fcc9 	bl	8009b54 <HAL_RCC_GetHCLKFreq>
 80091c2:	4603      	mov	r3, r0
 80091c4:	4aa4      	ldr	r2, [pc, #656]	@ (8009458 <HAL_RCC_OscConfig+0x344>)
 80091c6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80091c8:	4ba4      	ldr	r3, [pc, #656]	@ (800945c <HAL_RCC_OscConfig+0x348>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7fb fe0b 	bl	8004de8 <HAL_InitTick>
 80091d2:	4603      	mov	r3, r0
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d039      	beq.n	800924c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	e308      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	69db      	ldr	r3, [r3, #28]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d01e      	beq.n	8009222 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80091e4:	f7ff fdb0 	bl	8008d48 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80091e8:	f7fb fe4c 	bl	8004e84 <HAL_GetTick>
 80091ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80091ee:	e008      	b.n	8009202 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80091f0:	f7fb fe48 	bl	8004e84 <HAL_GetTick>
 80091f4:	4602      	mov	r2, r0
 80091f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	d901      	bls.n	8009202 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80091fe:	2303      	movs	r3, #3
 8009200:	e2f5      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8009202:	f7ff fdbf 	bl	8008d84 <LL_RCC_MSI_IsReady>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d0f1      	beq.n	80091f0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009210:	4618      	mov	r0, r3
 8009212:	f7ff fdc8 	bl	8008da6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6a1b      	ldr	r3, [r3, #32]
 800921a:	4618      	mov	r0, r3
 800921c:	f7ff fdec 	bl	8008df8 <LL_RCC_MSI_SetCalibTrimming>
 8009220:	e015      	b.n	800924e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009222:	f7ff fda0 	bl	8008d66 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009226:	f7fb fe2d 	bl	8004e84 <HAL_GetTick>
 800922a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800922c:	e008      	b.n	8009240 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800922e:	f7fb fe29 	bl	8004e84 <HAL_GetTick>
 8009232:	4602      	mov	r2, r0
 8009234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009236:	1ad3      	subs	r3, r2, r3
 8009238:	2b02      	cmp	r3, #2
 800923a:	d901      	bls.n	8009240 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800923c:	2303      	movs	r3, #3
 800923e:	e2d6      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8009240:	f7ff fda0 	bl	8008d84 <LL_RCC_MSI_IsReady>
 8009244:	4603      	mov	r3, r0
 8009246:	2b00      	cmp	r3, #0
 8009248:	d1f1      	bne.n	800922e <HAL_RCC_OscConfig+0x11a>
 800924a:	e000      	b.n	800924e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800924c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d047      	beq.n	80092ea <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800925a:	f7ff fdf6 	bl	8008e4a <LL_RCC_GetSysClkSource>
 800925e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009260:	f7ff feef 	bl	8009042 <LL_RCC_PLL_GetMainSource>
 8009264:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8009266:	6a3b      	ldr	r3, [r7, #32]
 8009268:	2b08      	cmp	r3, #8
 800926a:	d005      	beq.n	8009278 <HAL_RCC_OscConfig+0x164>
 800926c:	6a3b      	ldr	r3, [r7, #32]
 800926e:	2b0c      	cmp	r3, #12
 8009270:	d108      	bne.n	8009284 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8009272:	69fb      	ldr	r3, [r7, #28]
 8009274:	2b03      	cmp	r3, #3
 8009276:	d105      	bne.n	8009284 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d134      	bne.n	80092ea <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e2b4      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800928c:	d102      	bne.n	8009294 <HAL_RCC_OscConfig+0x180>
 800928e:	f7ff fbdd 	bl	8008a4c <LL_RCC_HSE_Enable>
 8009292:	e001      	b.n	8009298 <HAL_RCC_OscConfig+0x184>
 8009294:	f7ff fbe9 	bl	8008a6a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d012      	beq.n	80092c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092a0:	f7fb fdf0 	bl	8004e84 <HAL_GetTick>
 80092a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80092a6:	e008      	b.n	80092ba <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092a8:	f7fb fdec 	bl	8004e84 <HAL_GetTick>
 80092ac:	4602      	mov	r2, r0
 80092ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b0:	1ad3      	subs	r3, r2, r3
 80092b2:	2b64      	cmp	r3, #100	@ 0x64
 80092b4:	d901      	bls.n	80092ba <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80092b6:	2303      	movs	r3, #3
 80092b8:	e299      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80092ba:	f7ff fbe5 	bl	8008a88 <LL_RCC_HSE_IsReady>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d0f1      	beq.n	80092a8 <HAL_RCC_OscConfig+0x194>
 80092c4:	e011      	b.n	80092ea <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092c6:	f7fb fddd 	bl	8004e84 <HAL_GetTick>
 80092ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80092cc:	e008      	b.n	80092e0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092ce:	f7fb fdd9 	bl	8004e84 <HAL_GetTick>
 80092d2:	4602      	mov	r2, r0
 80092d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d6:	1ad3      	subs	r3, r2, r3
 80092d8:	2b64      	cmp	r3, #100	@ 0x64
 80092da:	d901      	bls.n	80092e0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80092dc:	2303      	movs	r3, #3
 80092de:	e286      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80092e0:	f7ff fbd2 	bl	8008a88 <LL_RCC_HSE_IsReady>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d1f1      	bne.n	80092ce <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f003 0302 	and.w	r3, r3, #2
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d04c      	beq.n	8009390 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80092f6:	f7ff fda8 	bl	8008e4a <LL_RCC_GetSysClkSource>
 80092fa:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80092fc:	f7ff fea1 	bl	8009042 <LL_RCC_PLL_GetMainSource>
 8009300:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	2b04      	cmp	r3, #4
 8009306:	d005      	beq.n	8009314 <HAL_RCC_OscConfig+0x200>
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	2b0c      	cmp	r3, #12
 800930c:	d10e      	bne.n	800932c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	2b02      	cmp	r3, #2
 8009312:	d10b      	bne.n	800932c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	68db      	ldr	r3, [r3, #12]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d101      	bne.n	8009320 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	e266      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	691b      	ldr	r3, [r3, #16]
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff fbf1 	bl	8008b0c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800932a:	e031      	b.n	8009390 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d019      	beq.n	8009368 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009334:	f7ff fbba 	bl	8008aac <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009338:	f7fb fda4 	bl	8004e84 <HAL_GetTick>
 800933c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800933e:	e008      	b.n	8009352 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009340:	f7fb fda0 	bl	8004e84 <HAL_GetTick>
 8009344:	4602      	mov	r2, r0
 8009346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009348:	1ad3      	subs	r3, r2, r3
 800934a:	2b02      	cmp	r3, #2
 800934c:	d901      	bls.n	8009352 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800934e:	2303      	movs	r3, #3
 8009350:	e24d      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8009352:	f7ff fbc9 	bl	8008ae8 <LL_RCC_HSI_IsReady>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d0f1      	beq.n	8009340 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	691b      	ldr	r3, [r3, #16]
 8009360:	4618      	mov	r0, r3
 8009362:	f7ff fbd3 	bl	8008b0c <LL_RCC_HSI_SetCalibTrimming>
 8009366:	e013      	b.n	8009390 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009368:	f7ff fbaf 	bl	8008aca <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800936c:	f7fb fd8a 	bl	8004e84 <HAL_GetTick>
 8009370:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8009372:	e008      	b.n	8009386 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009374:	f7fb fd86 	bl	8004e84 <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	2b02      	cmp	r3, #2
 8009380:	d901      	bls.n	8009386 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8009382:	2303      	movs	r3, #3
 8009384:	e233      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8009386:	f7ff fbaf 	bl	8008ae8 <LL_RCC_HSI_IsReady>
 800938a:	4603      	mov	r3, r0
 800938c:	2b00      	cmp	r3, #0
 800938e:	d1f1      	bne.n	8009374 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f003 0308 	and.w	r3, r3, #8
 8009398:	2b00      	cmp	r3, #0
 800939a:	d106      	bne.n	80093aa <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 80a3 	beq.w	80094f0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	695b      	ldr	r3, [r3, #20]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d076      	beq.n	80094a0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f003 0310 	and.w	r3, r3, #16
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d046      	beq.n	800944c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80093be:	f7ff fc66 	bl	8008c8e <LL_RCC_LSI1_IsReady>
 80093c2:	4603      	mov	r3, r0
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d113      	bne.n	80093f0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80093c8:	f7ff fc3f 	bl	8008c4a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80093cc:	f7fb fd5a 	bl	8004e84 <HAL_GetTick>
 80093d0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80093d2:	e008      	b.n	80093e6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80093d4:	f7fb fd56 	bl	8004e84 <HAL_GetTick>
 80093d8:	4602      	mov	r2, r0
 80093da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093dc:	1ad3      	subs	r3, r2, r3
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d901      	bls.n	80093e6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80093e2:	2303      	movs	r3, #3
 80093e4:	e203      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80093e6:	f7ff fc52 	bl	8008c8e <LL_RCC_LSI1_IsReady>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d0f1      	beq.n	80093d4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80093f0:	f7ff fc5f 	bl	8008cb2 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093f4:	f7fb fd46 	bl	8004e84 <HAL_GetTick>
 80093f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80093fa:	e008      	b.n	800940e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80093fc:	f7fb fd42 	bl	8004e84 <HAL_GetTick>
 8009400:	4602      	mov	r2, r0
 8009402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009404:	1ad3      	subs	r3, r2, r3
 8009406:	2b03      	cmp	r3, #3
 8009408:	d901      	bls.n	800940e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800940a:	2303      	movs	r3, #3
 800940c:	e1ef      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800940e:	f7ff fc72 	bl	8008cf6 <LL_RCC_LSI2_IsReady>
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d0f1      	beq.n	80093fc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	699b      	ldr	r3, [r3, #24]
 800941c:	4618      	mov	r0, r3
 800941e:	f7ff fc7c 	bl	8008d1a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8009422:	f7ff fc23 	bl	8008c6c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009426:	f7fb fd2d 	bl	8004e84 <HAL_GetTick>
 800942a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800942c:	e008      	b.n	8009440 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800942e:	f7fb fd29 	bl	8004e84 <HAL_GetTick>
 8009432:	4602      	mov	r2, r0
 8009434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009436:	1ad3      	subs	r3, r2, r3
 8009438:	2b02      	cmp	r3, #2
 800943a:	d901      	bls.n	8009440 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800943c:	2303      	movs	r3, #3
 800943e:	e1d6      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009440:	f7ff fc25 	bl	8008c8e <LL_RCC_LSI1_IsReady>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1f1      	bne.n	800942e <HAL_RCC_OscConfig+0x31a>
 800944a:	e051      	b.n	80094f0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800944c:	f7ff fbfd 	bl	8008c4a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009450:	f7fb fd18 	bl	8004e84 <HAL_GetTick>
 8009454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009456:	e00c      	b.n	8009472 <HAL_RCC_OscConfig+0x35e>
 8009458:	2000000c 	.word	0x2000000c
 800945c:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009460:	f7fb fd10 	bl	8004e84 <HAL_GetTick>
 8009464:	4602      	mov	r2, r0
 8009466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009468:	1ad3      	subs	r3, r2, r3
 800946a:	2b02      	cmp	r3, #2
 800946c:	d901      	bls.n	8009472 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800946e:	2303      	movs	r3, #3
 8009470:	e1bd      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009472:	f7ff fc0c 	bl	8008c8e <LL_RCC_LSI1_IsReady>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	d0f1      	beq.n	8009460 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800947c:	f7ff fc2a 	bl	8008cd4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009480:	e008      	b.n	8009494 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009482:	f7fb fcff 	bl	8004e84 <HAL_GetTick>
 8009486:	4602      	mov	r2, r0
 8009488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	2b03      	cmp	r3, #3
 800948e:	d901      	bls.n	8009494 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8009490:	2303      	movs	r3, #3
 8009492:	e1ac      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009494:	f7ff fc2f 	bl	8008cf6 <LL_RCC_LSI2_IsReady>
 8009498:	4603      	mov	r3, r0
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1f1      	bne.n	8009482 <HAL_RCC_OscConfig+0x36e>
 800949e:	e027      	b.n	80094f0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80094a0:	f7ff fc18 	bl	8008cd4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094a4:	f7fb fcee 	bl	8004e84 <HAL_GetTick>
 80094a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80094aa:	e008      	b.n	80094be <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80094ac:	f7fb fcea 	bl	8004e84 <HAL_GetTick>
 80094b0:	4602      	mov	r2, r0
 80094b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	2b03      	cmp	r3, #3
 80094b8:	d901      	bls.n	80094be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80094ba:	2303      	movs	r3, #3
 80094bc:	e197      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80094be:	f7ff fc1a 	bl	8008cf6 <LL_RCC_LSI2_IsReady>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1f1      	bne.n	80094ac <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80094c8:	f7ff fbd0 	bl	8008c6c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094cc:	f7fb fcda 	bl	8004e84 <HAL_GetTick>
 80094d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80094d2:	e008      	b.n	80094e6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80094d4:	f7fb fcd6 	bl	8004e84 <HAL_GetTick>
 80094d8:	4602      	mov	r2, r0
 80094da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094dc:	1ad3      	subs	r3, r2, r3
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d901      	bls.n	80094e6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e183      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80094e6:	f7ff fbd2 	bl	8008c8e <LL_RCC_LSI1_IsReady>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1f1      	bne.n	80094d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 0304 	and.w	r3, r3, #4
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d05b      	beq.n	80095b4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80094fc:	4ba7      	ldr	r3, [pc, #668]	@ (800979c <HAL_RCC_OscConfig+0x688>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009504:	2b00      	cmp	r3, #0
 8009506:	d114      	bne.n	8009532 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009508:	f7fe ff78 	bl	80083fc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800950c:	f7fb fcba 	bl	8004e84 <HAL_GetTick>
 8009510:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009512:	e008      	b.n	8009526 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009514:	f7fb fcb6 	bl	8004e84 <HAL_GetTick>
 8009518:	4602      	mov	r2, r0
 800951a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951c:	1ad3      	subs	r3, r2, r3
 800951e:	2b02      	cmp	r3, #2
 8009520:	d901      	bls.n	8009526 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	e163      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009526:	4b9d      	ldr	r3, [pc, #628]	@ (800979c <HAL_RCC_OscConfig+0x688>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800952e:	2b00      	cmp	r3, #0
 8009530:	d0f0      	beq.n	8009514 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	2b01      	cmp	r3, #1
 8009538:	d102      	bne.n	8009540 <HAL_RCC_OscConfig+0x42c>
 800953a:	f7ff fb30 	bl	8008b9e <LL_RCC_LSE_Enable>
 800953e:	e00c      	b.n	800955a <HAL_RCC_OscConfig+0x446>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	2b05      	cmp	r3, #5
 8009546:	d104      	bne.n	8009552 <HAL_RCC_OscConfig+0x43e>
 8009548:	f7ff fb4b 	bl	8008be2 <LL_RCC_LSE_EnableBypass>
 800954c:	f7ff fb27 	bl	8008b9e <LL_RCC_LSE_Enable>
 8009550:	e003      	b.n	800955a <HAL_RCC_OscConfig+0x446>
 8009552:	f7ff fb35 	bl	8008bc0 <LL_RCC_LSE_Disable>
 8009556:	f7ff fb55 	bl	8008c04 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d014      	beq.n	800958c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009562:	f7fb fc8f 	bl	8004e84 <HAL_GetTick>
 8009566:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8009568:	e00a      	b.n	8009580 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800956a:	f7fb fc8b 	bl	8004e84 <HAL_GetTick>
 800956e:	4602      	mov	r2, r0
 8009570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009572:	1ad3      	subs	r3, r2, r3
 8009574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009578:	4293      	cmp	r3, r2
 800957a:	d901      	bls.n	8009580 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800957c:	2303      	movs	r3, #3
 800957e:	e136      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009580:	f7ff fb51 	bl	8008c26 <LL_RCC_LSE_IsReady>
 8009584:	4603      	mov	r3, r0
 8009586:	2b00      	cmp	r3, #0
 8009588:	d0ef      	beq.n	800956a <HAL_RCC_OscConfig+0x456>
 800958a:	e013      	b.n	80095b4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800958c:	f7fb fc7a 	bl	8004e84 <HAL_GetTick>
 8009590:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8009592:	e00a      	b.n	80095aa <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009594:	f7fb fc76 	bl	8004e84 <HAL_GetTick>
 8009598:	4602      	mov	r2, r0
 800959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959c:	1ad3      	subs	r3, r2, r3
 800959e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d901      	bls.n	80095aa <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80095a6:	2303      	movs	r3, #3
 80095a8:	e121      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80095aa:	f7ff fb3c 	bl	8008c26 <LL_RCC_LSE_IsReady>
 80095ae:	4603      	mov	r3, r0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1ef      	bne.n	8009594 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d02c      	beq.n	800961a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d014      	beq.n	80095f2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80095c8:	f7ff fab5 	bl	8008b36 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095cc:	f7fb fc5a 	bl	8004e84 <HAL_GetTick>
 80095d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80095d2:	e008      	b.n	80095e6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80095d4:	f7fb fc56 	bl	8004e84 <HAL_GetTick>
 80095d8:	4602      	mov	r2, r0
 80095da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095dc:	1ad3      	subs	r3, r2, r3
 80095de:	2b02      	cmp	r3, #2
 80095e0:	d901      	bls.n	80095e6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80095e2:	2303      	movs	r3, #3
 80095e4:	e103      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80095e6:	f7ff fac8 	bl	8008b7a <LL_RCC_HSI48_IsReady>
 80095ea:	4603      	mov	r3, r0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d0f1      	beq.n	80095d4 <HAL_RCC_OscConfig+0x4c0>
 80095f0:	e013      	b.n	800961a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80095f2:	f7ff fab1 	bl	8008b58 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095f6:	f7fb fc45 	bl	8004e84 <HAL_GetTick>
 80095fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80095fc:	e008      	b.n	8009610 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80095fe:	f7fb fc41 	bl	8004e84 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	2b02      	cmp	r3, #2
 800960a:	d901      	bls.n	8009610 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800960c:	2303      	movs	r3, #3
 800960e:	e0ee      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009610:	f7ff fab3 	bl	8008b7a <LL_RCC_HSI48_IsReady>
 8009614:	4603      	mov	r3, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d1f1      	bne.n	80095fe <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800961e:	2b00      	cmp	r3, #0
 8009620:	f000 80e4 	beq.w	80097ec <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009624:	f7ff fc11 	bl	8008e4a <LL_RCC_GetSysClkSource>
 8009628:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800962a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009636:	2b02      	cmp	r3, #2
 8009638:	f040 80b4 	bne.w	80097a4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f003 0203 	and.w	r2, r3, #3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009646:	429a      	cmp	r2, r3
 8009648:	d123      	bne.n	8009692 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009654:	429a      	cmp	r2, r3
 8009656:	d11c      	bne.n	8009692 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	0a1b      	lsrs	r3, r3, #8
 800965c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009664:	429a      	cmp	r2, r3
 8009666:	d114      	bne.n	8009692 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009672:	429a      	cmp	r2, r3
 8009674:	d10d      	bne.n	8009692 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009680:	429a      	cmp	r2, r3
 8009682:	d106      	bne.n	8009692 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800968e:	429a      	cmp	r2, r3
 8009690:	d05d      	beq.n	800974e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	2b0c      	cmp	r3, #12
 8009696:	d058      	beq.n	800974a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d001      	beq.n	80096aa <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e0a1      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80096aa:	f7ff fc84 	bl	8008fb6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80096ae:	f7fb fbe9 	bl	8004e84 <HAL_GetTick>
 80096b2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80096b4:	e008      	b.n	80096c8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096b6:	f7fb fbe5 	bl	8004e84 <HAL_GetTick>
 80096ba:	4602      	mov	r2, r0
 80096bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096be:	1ad3      	subs	r3, r2, r3
 80096c0:	2b02      	cmp	r3, #2
 80096c2:	d901      	bls.n	80096c8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80096c4:	2303      	movs	r3, #3
 80096c6:	e092      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80096c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d1ef      	bne.n	80096b6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80096d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096da:	68da      	ldr	r2, [r3, #12]
 80096dc:	4b30      	ldr	r3, [pc, #192]	@ (80097a0 <HAL_RCC_OscConfig+0x68c>)
 80096de:	4013      	ands	r3, r2
 80096e0:	687a      	ldr	r2, [r7, #4]
 80096e2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80096e8:	4311      	orrs	r1, r2
 80096ea:	687a      	ldr	r2, [r7, #4]
 80096ec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80096ee:	0212      	lsls	r2, r2, #8
 80096f0:	4311      	orrs	r1, r2
 80096f2:	687a      	ldr	r2, [r7, #4]
 80096f4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80096f6:	4311      	orrs	r1, r2
 80096f8:	687a      	ldr	r2, [r7, #4]
 80096fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80096fc:	4311      	orrs	r1, r2
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009702:	430a      	orrs	r2, r1
 8009704:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009708:	4313      	orrs	r3, r2
 800970a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800970c:	f7ff fc44 	bl	8008f98 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800971a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800971e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009720:	f7fb fbb0 	bl	8004e84 <HAL_GetTick>
 8009724:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009726:	e008      	b.n	800973a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009728:	f7fb fbac 	bl	8004e84 <HAL_GetTick>
 800972c:	4602      	mov	r2, r0
 800972e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	2b02      	cmp	r3, #2
 8009734:	d901      	bls.n	800973a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	e059      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800973a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009744:	2b00      	cmp	r3, #0
 8009746:	d0ef      	beq.n	8009728 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009748:	e050      	b.n	80097ec <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	e04f      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800974e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009758:	2b00      	cmp	r3, #0
 800975a:	d147      	bne.n	80097ec <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800975c:	f7ff fc1c 	bl	8008f98 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800976a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800976e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009770:	f7fb fb88 	bl	8004e84 <HAL_GetTick>
 8009774:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009776:	e008      	b.n	800978a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009778:	f7fb fb84 	bl	8004e84 <HAL_GetTick>
 800977c:	4602      	mov	r2, r0
 800977e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	2b02      	cmp	r3, #2
 8009784:	d901      	bls.n	800978a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8009786:	2303      	movs	r3, #3
 8009788:	e031      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800978a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d0ef      	beq.n	8009778 <HAL_RCC_OscConfig+0x664>
 8009798:	e028      	b.n	80097ec <HAL_RCC_OscConfig+0x6d8>
 800979a:	bf00      	nop
 800979c:	58000400 	.word	0x58000400
 80097a0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	2b0c      	cmp	r3, #12
 80097a8:	d01e      	beq.n	80097e8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097aa:	f7ff fc04 	bl	8008fb6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097ae:	f7fb fb69 	bl	8004e84 <HAL_GetTick>
 80097b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097b4:	e008      	b.n	80097c8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097b6:	f7fb fb65 	bl	8004e84 <HAL_GetTick>
 80097ba:	4602      	mov	r2, r0
 80097bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097be:	1ad3      	subs	r3, r2, r3
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d901      	bls.n	80097c8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80097c4:	2303      	movs	r3, #3
 80097c6:	e012      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d1ef      	bne.n	80097b6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80097d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097da:	68da      	ldr	r2, [r3, #12]
 80097dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80097e0:	4b05      	ldr	r3, [pc, #20]	@ (80097f8 <HAL_RCC_OscConfig+0x6e4>)
 80097e2:	4013      	ands	r3, r2
 80097e4:	60cb      	str	r3, [r1, #12]
 80097e6:	e001      	b.n	80097ec <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	e000      	b.n	80097ee <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3734      	adds	r7, #52	@ 0x34
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd90      	pop	{r4, r7, pc}
 80097f6:	bf00      	nop
 80097f8:	eefefffc 	.word	0xeefefffc

080097fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d101      	bne.n	8009810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	e12d      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009810:	4b98      	ldr	r3, [pc, #608]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f003 0307 	and.w	r3, r3, #7
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	429a      	cmp	r2, r3
 800981c:	d91b      	bls.n	8009856 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800981e:	4b95      	ldr	r3, [pc, #596]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f023 0207 	bic.w	r2, r3, #7
 8009826:	4993      	ldr	r1, [pc, #588]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	4313      	orrs	r3, r2
 800982c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800982e:	f7fb fb29 	bl	8004e84 <HAL_GetTick>
 8009832:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009834:	e008      	b.n	8009848 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009836:	f7fb fb25 	bl	8004e84 <HAL_GetTick>
 800983a:	4602      	mov	r2, r0
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	1ad3      	subs	r3, r2, r3
 8009840:	2b02      	cmp	r3, #2
 8009842:	d901      	bls.n	8009848 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8009844:	2303      	movs	r3, #3
 8009846:	e111      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009848:	4b8a      	ldr	r3, [pc, #552]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 0307 	and.w	r3, r3, #7
 8009850:	683a      	ldr	r2, [r7, #0]
 8009852:	429a      	cmp	r2, r3
 8009854:	d1ef      	bne.n	8009836 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f003 0302 	and.w	r3, r3, #2
 800985e:	2b00      	cmp	r3, #0
 8009860:	d016      	beq.n	8009890 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff fafb 	bl	8008e62 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800986c:	f7fb fb0a 	bl	8004e84 <HAL_GetTick>
 8009870:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009872:	e008      	b.n	8009886 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009874:	f7fb fb06 	bl	8004e84 <HAL_GetTick>
 8009878:	4602      	mov	r2, r0
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	1ad3      	subs	r3, r2, r3
 800987e:	2b02      	cmp	r3, #2
 8009880:	d901      	bls.n	8009886 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8009882:	2303      	movs	r3, #3
 8009884:	e0f2      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009886:	f7ff fbe8 	bl	800905a <LL_RCC_IsActiveFlag_HPRE>
 800988a:	4603      	mov	r3, r0
 800988c:	2b00      	cmp	r3, #0
 800988e:	d0f1      	beq.n	8009874 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 0320 	and.w	r3, r3, #32
 8009898:	2b00      	cmp	r3, #0
 800989a:	d016      	beq.n	80098ca <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	695b      	ldr	r3, [r3, #20]
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff faf2 	bl	8008e8a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80098a6:	f7fb faed 	bl	8004e84 <HAL_GetTick>
 80098aa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80098ac:	e008      	b.n	80098c0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80098ae:	f7fb fae9 	bl	8004e84 <HAL_GetTick>
 80098b2:	4602      	mov	r2, r0
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d901      	bls.n	80098c0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80098bc:	2303      	movs	r3, #3
 80098be:	e0d5      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80098c0:	f7ff fbdd 	bl	800907e <LL_RCC_IsActiveFlag_C2HPRE>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d0f1      	beq.n	80098ae <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d016      	beq.n	8009904 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	699b      	ldr	r3, [r3, #24]
 80098da:	4618      	mov	r0, r3
 80098dc:	f7ff faeb 	bl	8008eb6 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80098e0:	f7fb fad0 	bl	8004e84 <HAL_GetTick>
 80098e4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80098e6:	e008      	b.n	80098fa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80098e8:	f7fb facc 	bl	8004e84 <HAL_GetTick>
 80098ec:	4602      	mov	r2, r0
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	d901      	bls.n	80098fa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e0b8      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80098fa:	f7ff fbd3 	bl	80090a4 <LL_RCC_IsActiveFlag_SHDHPRE>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d0f1      	beq.n	80098e8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f003 0304 	and.w	r3, r3, #4
 800990c:	2b00      	cmp	r3, #0
 800990e:	d016      	beq.n	800993e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	4618      	mov	r0, r3
 8009916:	f7ff fae5 	bl	8008ee4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800991a:	f7fb fab3 	bl	8004e84 <HAL_GetTick>
 800991e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009920:	e008      	b.n	8009934 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009922:	f7fb faaf 	bl	8004e84 <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	2b02      	cmp	r3, #2
 800992e:	d901      	bls.n	8009934 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e09b      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009934:	f7ff fbc9 	bl	80090ca <LL_RCC_IsActiveFlag_PPRE1>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	d0f1      	beq.n	8009922 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 0308 	and.w	r3, r3, #8
 8009946:	2b00      	cmp	r3, #0
 8009948:	d017      	beq.n	800997a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	691b      	ldr	r3, [r3, #16]
 800994e:	00db      	lsls	r3, r3, #3
 8009950:	4618      	mov	r0, r3
 8009952:	f7ff fadb 	bl	8008f0c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009956:	f7fb fa95 	bl	8004e84 <HAL_GetTick>
 800995a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800995c:	e008      	b.n	8009970 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800995e:	f7fb fa91 	bl	8004e84 <HAL_GetTick>
 8009962:	4602      	mov	r2, r0
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	2b02      	cmp	r3, #2
 800996a:	d901      	bls.n	8009970 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800996c:	2303      	movs	r3, #3
 800996e:	e07d      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8009970:	f7ff fbbd 	bl	80090ee <LL_RCC_IsActiveFlag_PPRE2>
 8009974:	4603      	mov	r3, r0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d0f1      	beq.n	800995e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	d043      	beq.n	8009a0e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	2b02      	cmp	r3, #2
 800998c:	d106      	bne.n	800999c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800998e:	f7ff f87b 	bl	8008a88 <LL_RCC_HSE_IsReady>
 8009992:	4603      	mov	r3, r0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d11e      	bne.n	80099d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8009998:	2301      	movs	r3, #1
 800999a:	e067      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	2b03      	cmp	r3, #3
 80099a2:	d106      	bne.n	80099b2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80099a4:	f7ff fb16 	bl	8008fd4 <LL_RCC_PLL_IsReady>
 80099a8:	4603      	mov	r3, r0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d113      	bne.n	80099d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e05c      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d106      	bne.n	80099c8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80099ba:	f7ff f9e3 	bl	8008d84 <LL_RCC_MSI_IsReady>
 80099be:	4603      	mov	r3, r0
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d108      	bne.n	80099d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80099c4:	2301      	movs	r3, #1
 80099c6:	e051      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80099c8:	f7ff f88e 	bl	8008ae8 <LL_RCC_HSI_IsReady>
 80099cc:	4603      	mov	r3, r0
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e04a      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	4618      	mov	r0, r3
 80099dc:	f7ff fa21 	bl	8008e22 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099e0:	f7fb fa50 	bl	8004e84 <HAL_GetTick>
 80099e4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099e6:	e00a      	b.n	80099fe <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099e8:	f7fb fa4c 	bl	8004e84 <HAL_GetTick>
 80099ec:	4602      	mov	r2, r0
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	1ad3      	subs	r3, r2, r3
 80099f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d901      	bls.n	80099fe <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80099fa:	2303      	movs	r3, #3
 80099fc:	e036      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099fe:	f7ff fa24 	bl	8008e4a <LL_RCC_GetSysClkSource>
 8009a02:	4602      	mov	r2, r0
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d1ec      	bne.n	80099e8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009a0e:	4b19      	ldr	r3, [pc, #100]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f003 0307 	and.w	r3, r3, #7
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d21b      	bcs.n	8009a54 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a1c:	4b15      	ldr	r3, [pc, #84]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f023 0207 	bic.w	r2, r3, #7
 8009a24:	4913      	ldr	r1, [pc, #76]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a2c:	f7fb fa2a 	bl	8004e84 <HAL_GetTick>
 8009a30:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a32:	e008      	b.n	8009a46 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009a34:	f7fb fa26 	bl	8004e84 <HAL_GetTick>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	2b02      	cmp	r3, #2
 8009a40:	d901      	bls.n	8009a46 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8009a42:	2303      	movs	r3, #3
 8009a44:	e012      	b.n	8009a6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a46:	4b0b      	ldr	r3, [pc, #44]	@ (8009a74 <HAL_RCC_ClockConfig+0x278>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f003 0307 	and.w	r3, r3, #7
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d1ef      	bne.n	8009a34 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009a54:	f000 f87e 	bl	8009b54 <HAL_RCC_GetHCLKFreq>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	4a07      	ldr	r2, [pc, #28]	@ (8009a78 <HAL_RCC_ClockConfig+0x27c>)
 8009a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8009a5e:	f7fb fa1d 	bl	8004e9c <HAL_GetTickPrio>
 8009a62:	4603      	mov	r3, r0
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7fb f9bf 	bl	8004de8 <HAL_InitTick>
 8009a6a:	4603      	mov	r3, r0
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	58004000 	.word	0x58004000
 8009a78:	2000000c 	.word	0x2000000c

08009a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009a7c:	b590      	push	{r4, r7, lr}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a82:	f7ff f9e2 	bl	8008e4a <LL_RCC_GetSysClkSource>
 8009a86:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10a      	bne.n	8009aa4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009a8e:	f7ff f99e 	bl	8008dce <LL_RCC_MSI_GetRange>
 8009a92:	4603      	mov	r3, r0
 8009a94:	091b      	lsrs	r3, r3, #4
 8009a96:	f003 030f 	and.w	r3, r3, #15
 8009a9a:	4a2b      	ldr	r2, [pc, #172]	@ (8009b48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009aa0:	60fb      	str	r3, [r7, #12]
 8009aa2:	e04b      	b.n	8009b3c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b04      	cmp	r3, #4
 8009aa8:	d102      	bne.n	8009ab0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009aaa:	4b28      	ldr	r3, [pc, #160]	@ (8009b4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8009aac:	60fb      	str	r3, [r7, #12]
 8009aae:	e045      	b.n	8009b3c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2b08      	cmp	r3, #8
 8009ab4:	d10a      	bne.n	8009acc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009ab6:	f7fe ffb7 	bl	8008a28 <LL_RCC_HSE_IsEnabledDiv2>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d102      	bne.n	8009ac6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8009ac0:	4b22      	ldr	r3, [pc, #136]	@ (8009b4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8009ac2:	60fb      	str	r3, [r7, #12]
 8009ac4:	e03a      	b.n	8009b3c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8009ac6:	4b22      	ldr	r3, [pc, #136]	@ (8009b50 <HAL_RCC_GetSysClockFreq+0xd4>)
 8009ac8:	60fb      	str	r3, [r7, #12]
 8009aca:	e037      	b.n	8009b3c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8009acc:	f7ff fab9 	bl	8009042 <LL_RCC_PLL_GetMainSource>
 8009ad0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d003      	beq.n	8009ae0 <HAL_RCC_GetSysClockFreq+0x64>
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d003      	beq.n	8009ae6 <HAL_RCC_GetSysClockFreq+0x6a>
 8009ade:	e00d      	b.n	8009afc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8009ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8009b4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8009ae2:	60bb      	str	r3, [r7, #8]
        break;
 8009ae4:	e015      	b.n	8009b12 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009ae6:	f7fe ff9f 	bl	8008a28 <LL_RCC_HSE_IsEnabledDiv2>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d102      	bne.n	8009af6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8009af0:	4b16      	ldr	r3, [pc, #88]	@ (8009b4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8009af2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8009af4:	e00d      	b.n	8009b12 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8009af6:	4b16      	ldr	r3, [pc, #88]	@ (8009b50 <HAL_RCC_GetSysClockFreq+0xd4>)
 8009af8:	60bb      	str	r3, [r7, #8]
        break;
 8009afa:	e00a      	b.n	8009b12 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009afc:	f7ff f967 	bl	8008dce <LL_RCC_MSI_GetRange>
 8009b00:	4603      	mov	r3, r0
 8009b02:	091b      	lsrs	r3, r3, #4
 8009b04:	f003 030f 	and.w	r3, r3, #15
 8009b08:	4a0f      	ldr	r2, [pc, #60]	@ (8009b48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b0e:	60bb      	str	r3, [r7, #8]
        break;
 8009b10:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8009b12:	f7ff fa71 	bl	8008ff8 <LL_RCC_PLL_GetN>
 8009b16:	4602      	mov	r2, r0
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	fb03 f402 	mul.w	r4, r3, r2
 8009b1e:	f7ff fa84 	bl	800902a <LL_RCC_PLL_GetDivider>
 8009b22:	4603      	mov	r3, r0
 8009b24:	091b      	lsrs	r3, r3, #4
 8009b26:	3301      	adds	r3, #1
 8009b28:	fbb4 f4f3 	udiv	r4, r4, r3
 8009b2c:	f7ff fa71 	bl	8009012 <LL_RCC_PLL_GetR>
 8009b30:	4603      	mov	r3, r0
 8009b32:	0f5b      	lsrs	r3, r3, #29
 8009b34:	3301      	adds	r3, #1
 8009b36:	fbb4 f3f3 	udiv	r3, r4, r3
 8009b3a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd90      	pop	{r4, r7, pc}
 8009b46:	bf00      	nop
 8009b48:	080151f0 	.word	0x080151f0
 8009b4c:	00f42400 	.word	0x00f42400
 8009b50:	01e84800 	.word	0x01e84800

08009b54 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009b54:	b598      	push	{r3, r4, r7, lr}
 8009b56:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8009b58:	f7ff ff90 	bl	8009a7c <HAL_RCC_GetSysClockFreq>
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	f7ff f9e9 	bl	8008f34 <LL_RCC_GetAHBPrescaler>
 8009b62:	4603      	mov	r3, r0
 8009b64:	091b      	lsrs	r3, r3, #4
 8009b66:	f003 030f 	and.w	r3, r3, #15
 8009b6a:	4a03      	ldr	r2, [pc, #12]	@ (8009b78 <HAL_RCC_GetHCLKFreq+0x24>)
 8009b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b70:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	bd98      	pop	{r3, r4, r7, pc}
 8009b78:	08015190 	.word	0x08015190

08009b7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009b7c:	b598      	push	{r3, r4, r7, lr}
 8009b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009b80:	f7ff ffe8 	bl	8009b54 <HAL_RCC_GetHCLKFreq>
 8009b84:	4604      	mov	r4, r0
 8009b86:	f7ff f9ef 	bl	8008f68 <LL_RCC_GetAPB1Prescaler>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	0a1b      	lsrs	r3, r3, #8
 8009b8e:	f003 0307 	and.w	r3, r3, #7
 8009b92:	4a04      	ldr	r2, [pc, #16]	@ (8009ba4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b98:	f003 031f 	and.w	r3, r3, #31
 8009b9c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	bd98      	pop	{r3, r4, r7, pc}
 8009ba4:	080151d0 	.word	0x080151d0

08009ba8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009ba8:	b598      	push	{r3, r4, r7, lr}
 8009baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8009bac:	f7ff ffd2 	bl	8009b54 <HAL_RCC_GetHCLKFreq>
 8009bb0:	4604      	mov	r4, r0
 8009bb2:	f7ff f9e5 	bl	8008f80 <LL_RCC_GetAPB2Prescaler>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	0adb      	lsrs	r3, r3, #11
 8009bba:	f003 0307 	and.w	r3, r3, #7
 8009bbe:	4a04      	ldr	r2, [pc, #16]	@ (8009bd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009bc4:	f003 031f 	and.w	r3, r3, #31
 8009bc8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	bd98      	pop	{r3, r4, r7, pc}
 8009bd0:	080151d0 	.word	0x080151d0

08009bd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8009bd4:	b590      	push	{r4, r7, lr}
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2bb0      	cmp	r3, #176	@ 0xb0
 8009be0:	d903      	bls.n	8009bea <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8009be2:	4b15      	ldr	r3, [pc, #84]	@ (8009c38 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8009be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be6:	60fb      	str	r3, [r7, #12]
 8009be8:	e007      	b.n	8009bfa <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	091b      	lsrs	r3, r3, #4
 8009bee:	f003 030f 	and.w	r3, r3, #15
 8009bf2:	4a11      	ldr	r2, [pc, #68]	@ (8009c38 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8009bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009bf8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8009bfa:	f7ff f9a7 	bl	8008f4c <LL_RCC_GetAHB4Prescaler>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	091b      	lsrs	r3, r3, #4
 8009c02:	f003 030f 	and.w	r3, r3, #15
 8009c06:	4a0d      	ldr	r2, [pc, #52]	@ (8009c3c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8009c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c0c:	68fa      	ldr	r2, [r7, #12]
 8009c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c12:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	4a0a      	ldr	r2, [pc, #40]	@ (8009c40 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8009c18:	fba2 2303 	umull	r2, r3, r2, r3
 8009c1c:	0c9c      	lsrs	r4, r3, #18
 8009c1e:	f7fe fbfd 	bl	800841c <HAL_PWREx_GetVoltageRange>
 8009c22:	4603      	mov	r3, r0
 8009c24:	4619      	mov	r1, r3
 8009c26:	4620      	mov	r0, r4
 8009c28:	f000 f80c 	bl	8009c44 <RCC_SetFlashLatency>
 8009c2c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3714      	adds	r7, #20
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd90      	pop	{r4, r7, pc}
 8009c36:	bf00      	nop
 8009c38:	080151f0 	.word	0x080151f0
 8009c3c:	08015190 	.word	0x08015190
 8009c40:	431bde83 	.word	0x431bde83

08009c44 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8009c44:	b590      	push	{r4, r7, lr}
 8009c46:	b093      	sub	sp, #76	@ 0x4c
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8009c4e:	4b37      	ldr	r3, [pc, #220]	@ (8009d2c <RCC_SetFlashLatency+0xe8>)
 8009c50:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8009c54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8009c5a:	4a35      	ldr	r2, [pc, #212]	@ (8009d30 <RCC_SetFlashLatency+0xec>)
 8009c5c:	f107 031c 	add.w	r3, r7, #28
 8009c60:	ca07      	ldmia	r2, {r0, r1, r2}
 8009c62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8009c66:	4b33      	ldr	r3, [pc, #204]	@ (8009d34 <RCC_SetFlashLatency+0xf0>)
 8009c68:	f107 040c 	add.w	r4, r7, #12
 8009c6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8009c72:	2300      	movs	r3, #0
 8009c74:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c7c:	d11a      	bne.n	8009cb4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009c7e:	2300      	movs	r3, #0
 8009c80:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c82:	e013      	b.n	8009cac <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8009c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c86:	009b      	lsls	r3, r3, #2
 8009c88:	3348      	adds	r3, #72	@ 0x48
 8009c8a:	443b      	add	r3, r7
 8009c8c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d807      	bhi.n	8009ca6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	3348      	adds	r3, #72	@ 0x48
 8009c9c:	443b      	add	r3, r7
 8009c9e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8009ca2:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8009ca4:	e020      	b.n	8009ce8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ca8:	3301      	adds	r3, #1
 8009caa:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009cae:	2b03      	cmp	r3, #3
 8009cb0:	d9e8      	bls.n	8009c84 <RCC_SetFlashLatency+0x40>
 8009cb2:	e019      	b.n	8009ce8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cb8:	e013      	b.n	8009ce2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8009cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	3348      	adds	r3, #72	@ 0x48
 8009cc0:	443b      	add	r3, r7
 8009cc2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d807      	bhi.n	8009cdc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	3348      	adds	r3, #72	@ 0x48
 8009cd2:	443b      	add	r3, r7
 8009cd4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8009cd8:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8009cda:	e005      	b.n	8009ce8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cde:	3301      	adds	r3, #1
 8009ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ce4:	2b02      	cmp	r3, #2
 8009ce6:	d9e8      	bls.n	8009cba <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8009ce8:	4b13      	ldr	r3, [pc, #76]	@ (8009d38 <RCC_SetFlashLatency+0xf4>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f023 0207 	bic.w	r2, r3, #7
 8009cf0:	4911      	ldr	r1, [pc, #68]	@ (8009d38 <RCC_SetFlashLatency+0xf4>)
 8009cf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009cf8:	f7fb f8c4 	bl	8004e84 <HAL_GetTick>
 8009cfc:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009cfe:	e008      	b.n	8009d12 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009d00:	f7fb f8c0 	bl	8004e84 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d901      	bls.n	8009d12 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e007      	b.n	8009d22 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009d12:	4b09      	ldr	r3, [pc, #36]	@ (8009d38 <RCC_SetFlashLatency+0xf4>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f003 0307 	and.w	r3, r3, #7
 8009d1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d1ef      	bne.n	8009d00 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	374c      	adds	r7, #76	@ 0x4c
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd90      	pop	{r4, r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	0801500c 	.word	0x0801500c
 8009d30:	0801501c 	.word	0x0801501c
 8009d34:	08015028 	.word	0x08015028
 8009d38:	58004000 	.word	0x58004000

08009d3c <LL_RCC_LSE_IsEnabled>:
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8009d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d48:	f003 0301 	and.w	r3, r3, #1
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d101      	bne.n	8009d54 <LL_RCC_LSE_IsEnabled+0x18>
 8009d50:	2301      	movs	r3, #1
 8009d52:	e000      	b.n	8009d56 <LL_RCC_LSE_IsEnabled+0x1a>
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <LL_RCC_LSE_IsReady>:
{
 8009d60:	b480      	push	{r7}
 8009d62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009d64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d6c:	f003 0302 	and.w	r3, r3, #2
 8009d70:	2b02      	cmp	r3, #2
 8009d72:	d101      	bne.n	8009d78 <LL_RCC_LSE_IsReady+0x18>
 8009d74:	2301      	movs	r3, #1
 8009d76:	e000      	b.n	8009d7a <LL_RCC_LSE_IsReady+0x1a>
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <LL_RCC_SetRFWKPClockSource>:
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8009d8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009d98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <LL_RCC_SetSMPSClockSource>:
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8009db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dbe:	f023 0203 	bic.w	r2, r3, #3
 8009dc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8009dcc:	bf00      	nop
 8009dce:	370c      	adds	r7, #12
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <LL_RCC_SetSMPSPrescaler>:
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8009de0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009dea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8009df4:	bf00      	nop
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <LL_RCC_SetUSARTClockSource>:
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8009e08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e10:	f023 0203 	bic.w	r2, r3, #3
 8009e14:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009e20:	bf00      	nop
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <LL_RCC_SetLPUARTClockSource>:
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8009e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009e40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	4313      	orrs	r3, r2
 8009e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009e4c:	bf00      	nop
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <LL_RCC_SetI2CClockSource>:
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8009e60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e64:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	091b      	lsrs	r3, r3, #4
 8009e6c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8009e70:	43db      	mvns	r3, r3
 8009e72:	401a      	ands	r2, r3
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	011b      	lsls	r3, r3, #4
 8009e78:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8009e7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e80:	4313      	orrs	r3, r2
 8009e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009e86:	bf00      	nop
 8009e88:	370c      	adds	r7, #12
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr

08009e92 <LL_RCC_SetLPTIMClockSource>:
{
 8009e92:	b480      	push	{r7}
 8009e94:	b083      	sub	sp, #12
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8009e9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e9e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	0c1b      	lsrs	r3, r3, #16
 8009ea6:	041b      	lsls	r3, r3, #16
 8009ea8:	43db      	mvns	r3, r3
 8009eaa:	401a      	ands	r2, r3
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	041b      	lsls	r3, r3, #16
 8009eb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009eba:	bf00      	nop
 8009ebc:	370c      	adds	r7, #12
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr

08009ec6 <LL_RCC_SetSAIClockSource>:
{
 8009ec6:	b480      	push	{r7}
 8009ec8:	b083      	sub	sp, #12
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8009ece:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ed6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009eda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009ee6:	bf00      	nop
 8009ee8:	370c      	adds	r7, #12
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr

08009ef2 <LL_RCC_SetRNGClockSource>:
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b083      	sub	sp, #12
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8009efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f02:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009f06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009f12:	bf00      	nop
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr

08009f1e <LL_RCC_SetCLK48ClockSource>:
{
 8009f1e:	b480      	push	{r7}
 8009f20:	b083      	sub	sp, #12
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8009f26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009f32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009f3e:	bf00      	nop
 8009f40:	370c      	adds	r7, #12
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr

08009f4a <LL_RCC_SetUSBClockSource>:
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b082      	sub	sp, #8
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7ff ffe3 	bl	8009f1e <LL_RCC_SetCLK48ClockSource>
}
 8009f58:	bf00      	nop
 8009f5a:	3708      	adds	r7, #8
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <LL_RCC_SetADCClockSource>:
{
 8009f60:	b480      	push	{r7}
 8009f62:	b083      	sub	sp, #12
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8009f68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f70:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009f74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <LL_RCC_SetRTCClockSource>:
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8009f94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009fa0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8009fac:	bf00      	nop
 8009fae:	370c      	adds	r7, #12
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr

08009fb8 <LL_RCC_GetRTCClockSource>:
{
 8009fb8:	b480      	push	{r7}
 8009fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8009fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr

08009fd2 <LL_RCC_ForceBackupDomainReset>:
{
 8009fd2:	b480      	push	{r7}
 8009fd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8009fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009fe2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fe6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009fea:	bf00      	nop
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <LL_RCC_ReleaseBackupDomainReset>:
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8009ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a000:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a00c:	bf00      	nop
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <LL_RCC_PLLSAI1_Enable>:
{
 800a016:	b480      	push	{r7}
 800a018:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a01a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a024:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a028:	6013      	str	r3, [r2, #0]
}
 800a02a:	bf00      	nop
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <LL_RCC_PLLSAI1_Disable>:
{
 800a034:	b480      	push	{r7}
 800a036:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a042:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a046:	6013      	str	r3, [r2, #0]
}
 800a048:	bf00      	nop
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr

0800a052 <LL_RCC_PLLSAI1_IsReady>:
{
 800a052:	b480      	push	{r7}
 800a054:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800a056:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a060:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a064:	d101      	bne.n	800a06a <LL_RCC_PLLSAI1_IsReady+0x18>
 800a066:	2301      	movs	r3, #1
 800a068:	e000      	b.n	800a06c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr

0800a076 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a076:	b580      	push	{r7, lr}
 800a078:	b088      	sub	sp, #32
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800a07e:	2300      	movs	r3, #0
 800a080:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800a082:	2300      	movs	r3, #0
 800a084:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d034      	beq.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a096:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a09a:	d021      	beq.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800a09c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a0a0:	d81b      	bhi.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a0a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a0a6:	d01d      	beq.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800a0a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a0ac:	d815      	bhi.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00b      	beq.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x54>
 800a0b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a0b6:	d110      	bne.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800a0b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a0c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0c6:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800a0c8:	e00d      	b.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	3304      	adds	r3, #4
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f000 f947 	bl	800a362 <RCCEx_PLLSAI1_ConfigNP>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800a0d8:	e005      	b.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	77fb      	strb	r3, [r7, #31]
        break;
 800a0de:	e002      	b.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800a0e0:	bf00      	nop
 800a0e2:	e000      	b.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800a0e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0e6:	7ffb      	ldrb	r3, [r7, #31]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d105      	bne.n	800a0f8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7ff fee8 	bl	8009ec6 <LL_RCC_SetSAIClockSource>
 800a0f6:	e001      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0f8:	7ffb      	ldrb	r3, [r7, #31]
 800a0fa:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a104:	2b00      	cmp	r3, #0
 800a106:	d046      	beq.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800a108:	f7ff ff56 	bl	8009fb8 <LL_RCC_GetRTCClockSource>
 800a10c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a112:	69ba      	ldr	r2, [r7, #24]
 800a114:	429a      	cmp	r2, r3
 800a116:	d03c      	beq.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a118:	f7fe f970 	bl	80083fc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d105      	bne.n	800a12e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a126:	4618      	mov	r0, r3
 800a128:	f7ff ff30 	bl	8009f8c <LL_RCC_SetRTCClockSource>
 800a12c:	e02e      	b.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800a12e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a136:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800a138:	f7ff ff4b 	bl	8009fd2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800a13c:	f7ff ff5a 	bl	8009ff4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a14a:	4313      	orrs	r3, r2
 800a14c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800a14e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800a158:	f7ff fdf0 	bl	8009d3c <LL_RCC_LSE_IsEnabled>
 800a15c:	4603      	mov	r3, r0
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d114      	bne.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a162:	f7fa fe8f 	bl	8004e84 <HAL_GetTick>
 800a166:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800a168:	e00b      	b.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a16a:	f7fa fe8b 	bl	8004e84 <HAL_GetTick>
 800a16e:	4602      	mov	r2, r0
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	1ad3      	subs	r3, r2, r3
 800a174:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a178:	4293      	cmp	r3, r2
 800a17a:	d902      	bls.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800a17c:	2303      	movs	r3, #3
 800a17e:	77fb      	strb	r3, [r7, #31]
              break;
 800a180:	e004      	b.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800a182:	f7ff fded 	bl	8009d60 <LL_RCC_LSE_IsReady>
 800a186:	4603      	mov	r3, r0
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d1ee      	bne.n	800a16a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800a18c:	7ffb      	ldrb	r3, [r7, #31]
 800a18e:	77bb      	strb	r3, [r7, #30]
 800a190:	e001      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a192:	7ffb      	ldrb	r3, [r7, #31]
 800a194:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f003 0301 	and.w	r3, r3, #1
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d004      	beq.n	800a1ac <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	699b      	ldr	r3, [r3, #24]
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7ff fe2a 	bl	8009e00 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f003 0302 	and.w	r3, r3, #2
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d004      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	69db      	ldr	r3, [r3, #28]
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f7ff fe35 	bl	8009e2c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0310 	and.w	r3, r3, #16
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d004      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f7ff fe5d 	bl	8009e92 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f003 0320 	and.w	r3, r3, #32
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d004      	beq.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f7ff fe52 	bl	8009e92 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 0304 	and.w	r3, r3, #4
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d004      	beq.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a1b      	ldr	r3, [r3, #32]
 800a1fe:	4618      	mov	r0, r3
 800a200:	f7ff fe2a 	bl	8009e58 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 0308 	and.w	r3, r3, #8
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d004      	beq.n	800a21a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a214:	4618      	mov	r0, r3
 800a216:	f7ff fe1f 	bl	8009e58 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a222:	2b00      	cmp	r3, #0
 800a224:	d022      	beq.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7ff fe8d 	bl	8009f4a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a234:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a238:	d107      	bne.n	800a24a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800a23a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a244:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a248:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a24e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a252:	d10b      	bne.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	3304      	adds	r3, #4
 800a258:	4618      	mov	r0, r3
 800a25a:	f000 f8dd 	bl	800a418 <RCCEx_PLLSAI1_ConfigNQ>
 800a25e:	4603      	mov	r3, r0
 800a260:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800a262:	7ffb      	ldrb	r3, [r7, #31]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800a268:	7ffb      	ldrb	r3, [r7, #31]
 800a26a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a274:	2b00      	cmp	r3, #0
 800a276:	d02b      	beq.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a27c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a280:	d008      	beq.n	800a294 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a28a:	d003      	beq.n	800a294 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a290:	2b00      	cmp	r3, #0
 800a292:	d105      	bne.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a298:	4618      	mov	r0, r3
 800a29a:	f7ff fe2a 	bl	8009ef2 <LL_RCC_SetRNGClockSource>
 800a29e:	e00a      	b.n	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2a8:	60fb      	str	r3, [r7, #12]
 800a2aa:	2000      	movs	r0, #0
 800a2ac:	f7ff fe21 	bl	8009ef2 <LL_RCC_SetRNGClockSource>
 800a2b0:	68f8      	ldr	r0, [r7, #12]
 800a2b2:	f7ff fe34 	bl	8009f1e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ba:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800a2be:	d107      	bne.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800a2c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a2ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d022      	beq.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f7ff fe3d 	bl	8009f60 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2ee:	d107      	bne.n	800a300 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a2f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a2fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2fe:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a304:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a308:	d10b      	bne.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	3304      	adds	r3, #4
 800a30e:	4618      	mov	r0, r3
 800a310:	f000 f8dd 	bl	800a4ce <RCCEx_PLLSAI1_ConfigNR>
 800a314:	4603      	mov	r3, r0
 800a316:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800a318:	7ffb      	ldrb	r3, [r7, #31]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d001      	beq.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800a31e:	7ffb      	ldrb	r3, [r7, #31]
 800a320:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d004      	beq.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a332:	4618      	mov	r0, r3
 800a334:	f7ff fd26 	bl	8009d84 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a340:	2b00      	cmp	r3, #0
 800a342:	d009      	beq.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a348:	4618      	mov	r0, r3
 800a34a:	f7ff fd45 	bl	8009dd8 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a352:	4618      	mov	r0, r3
 800a354:	f7ff fd2c 	bl	8009db0 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800a358:	7fbb      	ldrb	r3, [r7, #30]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3720      	adds	r7, #32
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b084      	sub	sp, #16
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a36a:	2300      	movs	r3, #0
 800a36c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800a36e:	f7ff fe61 	bl	800a034 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a372:	f7fa fd87 	bl	8004e84 <HAL_GetTick>
 800a376:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a378:	e009      	b.n	800a38e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a37a:	f7fa fd83 	bl	8004e84 <HAL_GetTick>
 800a37e:	4602      	mov	r2, r0
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	1ad3      	subs	r3, r2, r3
 800a384:	2b02      	cmp	r3, #2
 800a386:	d902      	bls.n	800a38e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800a388:	2303      	movs	r3, #3
 800a38a:	73fb      	strb	r3, [r7, #15]
      break;
 800a38c:	e004      	b.n	800a398 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a38e:	f7ff fe60 	bl	800a052 <LL_RCC_PLLSAI1_IsReady>
 800a392:	4603      	mov	r3, r0
 800a394:	2b00      	cmp	r3, #0
 800a396:	d1f0      	bne.n	800a37a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800a398:	7bfb      	ldrb	r3, [r7, #15]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d137      	bne.n	800a40e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800a39e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3a2:	691b      	ldr	r3, [r3, #16]
 800a3a4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	021b      	lsls	r3, r3, #8
 800a3ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800a3b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800a3cc:	f7ff fe23 	bl	800a016 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3d0:	f7fa fd58 	bl	8004e84 <HAL_GetTick>
 800a3d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a3d6:	e009      	b.n	800a3ec <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a3d8:	f7fa fd54 	bl	8004e84 <HAL_GetTick>
 800a3dc:	4602      	mov	r2, r0
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	1ad3      	subs	r3, r2, r3
 800a3e2:	2b02      	cmp	r3, #2
 800a3e4:	d902      	bls.n	800a3ec <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800a3e6:	2303      	movs	r3, #3
 800a3e8:	73fb      	strb	r3, [r7, #15]
        break;
 800a3ea:	e004      	b.n	800a3f6 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a3ec:	f7ff fe31 	bl	800a052 <LL_RCC_PLLSAI1_IsReady>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	2b01      	cmp	r3, #1
 800a3f4:	d1f0      	bne.n	800a3d8 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800a3f6:	7bfb      	ldrb	r3, [r7, #15]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d108      	bne.n	800a40e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800a3fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a400:	691a      	ldr	r2, [r3, #16]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	691b      	ldr	r3, [r3, #16]
 800a406:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a40a:	4313      	orrs	r3, r2
 800a40c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800a40e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a410:	4618      	mov	r0, r3
 800a412:	3710      	adds	r7, #16
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b084      	sub	sp, #16
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a420:	2300      	movs	r3, #0
 800a422:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800a424:	f7ff fe06 	bl	800a034 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a428:	f7fa fd2c 	bl	8004e84 <HAL_GetTick>
 800a42c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a42e:	e009      	b.n	800a444 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a430:	f7fa fd28 	bl	8004e84 <HAL_GetTick>
 800a434:	4602      	mov	r2, r0
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	1ad3      	subs	r3, r2, r3
 800a43a:	2b02      	cmp	r3, #2
 800a43c:	d902      	bls.n	800a444 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800a43e:	2303      	movs	r3, #3
 800a440:	73fb      	strb	r3, [r7, #15]
      break;
 800a442:	e004      	b.n	800a44e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a444:	f7ff fe05 	bl	800a052 <LL_RCC_PLLSAI1_IsReady>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1f0      	bne.n	800a430 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800a44e:	7bfb      	ldrb	r3, [r7, #15]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d137      	bne.n	800a4c4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800a454:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a458:	691b      	ldr	r3, [r3, #16]
 800a45a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	021b      	lsls	r3, r3, #8
 800a464:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a468:	4313      	orrs	r3, r2
 800a46a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800a46c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a470:	691b      	ldr	r3, [r3, #16]
 800a472:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	689b      	ldr	r3, [r3, #8]
 800a47a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a47e:	4313      	orrs	r3, r2
 800a480:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800a482:	f7ff fdc8 	bl	800a016 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a486:	f7fa fcfd 	bl	8004e84 <HAL_GetTick>
 800a48a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a48c:	e009      	b.n	800a4a2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a48e:	f7fa fcf9 	bl	8004e84 <HAL_GetTick>
 800a492:	4602      	mov	r2, r0
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	1ad3      	subs	r3, r2, r3
 800a498:	2b02      	cmp	r3, #2
 800a49a:	d902      	bls.n	800a4a2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800a49c:	2303      	movs	r3, #3
 800a49e:	73fb      	strb	r3, [r7, #15]
        break;
 800a4a0:	e004      	b.n	800a4ac <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a4a2:	f7ff fdd6 	bl	800a052 <LL_RCC_PLLSAI1_IsReady>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d1f0      	bne.n	800a48e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800a4ac:	7bfb      	ldrb	r3, [r7, #15]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d108      	bne.n	800a4c4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800a4b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4b6:	691a      	ldr	r2, [r3, #16]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800a4c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3710      	adds	r7, #16
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b084      	sub	sp, #16
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800a4da:	f7ff fdab 	bl	800a034 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a4de:	f7fa fcd1 	bl	8004e84 <HAL_GetTick>
 800a4e2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a4e4:	e009      	b.n	800a4fa <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a4e6:	f7fa fccd 	bl	8004e84 <HAL_GetTick>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	1ad3      	subs	r3, r2, r3
 800a4f0:	2b02      	cmp	r3, #2
 800a4f2:	d902      	bls.n	800a4fa <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800a4f4:	2303      	movs	r3, #3
 800a4f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a4f8:	e004      	b.n	800a504 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a4fa:	f7ff fdaa 	bl	800a052 <LL_RCC_PLLSAI1_IsReady>
 800a4fe:	4603      	mov	r3, r0
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1f0      	bne.n	800a4e6 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800a504:	7bfb      	ldrb	r3, [r7, #15]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d137      	bne.n	800a57a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800a50a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	021b      	lsls	r3, r3, #8
 800a51a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a51e:	4313      	orrs	r3, r2
 800a520:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800a522:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a526:	691b      	ldr	r3, [r3, #16]
 800a528:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a534:	4313      	orrs	r3, r2
 800a536:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800a538:	f7ff fd6d 	bl	800a016 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a53c:	f7fa fca2 	bl	8004e84 <HAL_GetTick>
 800a540:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a542:	e009      	b.n	800a558 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a544:	f7fa fc9e 	bl	8004e84 <HAL_GetTick>
 800a548:	4602      	mov	r2, r0
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	1ad3      	subs	r3, r2, r3
 800a54e:	2b02      	cmp	r3, #2
 800a550:	d902      	bls.n	800a558 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800a552:	2303      	movs	r3, #3
 800a554:	73fb      	strb	r3, [r7, #15]
        break;
 800a556:	e004      	b.n	800a562 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a558:	f7ff fd7b 	bl	800a052 <LL_RCC_PLLSAI1_IsReady>
 800a55c:	4603      	mov	r3, r0
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d1f0      	bne.n	800a544 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800a562:	7bfb      	ldrb	r3, [r7, #15]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d108      	bne.n	800a57a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800a568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a56c:	691a      	ldr	r2, [r3, #16]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	691b      	ldr	r3, [r3, #16]
 800a572:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a576:	4313      	orrs	r3, r2
 800a578:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800a57a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3710      	adds	r7, #16
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b084      	sub	sp, #16
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d101      	bne.n	800a596 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800a592:	2301      	movs	r3, #1
 800a594:	e07a      	b.n	800a68c <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a59c:	b2db      	uxtb	r3, r3
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d106      	bne.n	800a5b0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f7f9 fce2 	bl	8003f74 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2202      	movs	r2, #2
 800a5b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	f003 0310 	and.w	r3, r3, #16
 800a5c2:	2b10      	cmp	r3, #16
 800a5c4:	d058      	beq.n	800a678 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	22ca      	movs	r2, #202	@ 0xca
 800a5cc:	625a      	str	r2, [r3, #36]	@ 0x24
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2253      	movs	r2, #83	@ 0x53
 800a5d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 f882 	bl	800a6e0 <RTC_EnterInitMode>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800a5e0:	7bfb      	ldrb	r3, [r7, #15]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d12c      	bne.n	800a640 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	687a      	ldr	r2, [r7, #4]
 800a5ee:	6812      	ldr	r2, [r2, #0]
 800a5f0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a5f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5f8:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	6899      	ldr	r1, [r3, #8]
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	685a      	ldr	r2, [r3, #4]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	691b      	ldr	r3, [r3, #16]
 800a608:	431a      	orrs	r2, r3
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	431a      	orrs	r2, r3
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	430a      	orrs	r2, r1
 800a616:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	68d2      	ldr	r2, [r2, #12]
 800a620:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	6919      	ldr	r1, [r3, #16]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	041a      	lsls	r2, r3, #16
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	430a      	orrs	r2, r1
 800a634:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 f88a 	bl	800a750 <RTC_ExitInitMode>
 800a63c:	4603      	mov	r3, r0
 800a63e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a640:	7bfb      	ldrb	r3, [r7, #15]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d113      	bne.n	800a66e <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f022 0203 	bic.w	r2, r2, #3
 800a654:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	69da      	ldr	r2, [r3, #28]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	695b      	ldr	r3, [r3, #20]
 800a664:	431a      	orrs	r2, r3
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	430a      	orrs	r2, r1
 800a66c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	22ff      	movs	r2, #255	@ 0xff
 800a674:	625a      	str	r2, [r3, #36]	@ 0x24
 800a676:	e001      	b.n	800a67c <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800a678:	2300      	movs	r3, #0
 800a67a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800a67c:	7bfb      	ldrb	r3, [r7, #15]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d103      	bne.n	800a68a <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2201      	movs	r2, #1
 800a686:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800a68a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3710      	adds	r7, #16
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a69c:	2300      	movs	r3, #0
 800a69e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a0d      	ldr	r2, [pc, #52]	@ (800a6dc <HAL_RTC_WaitForSynchro+0x48>)
 800a6a6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a6a8:	f7fa fbec 	bl	8004e84 <HAL_GetTick>
 800a6ac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a6ae:	e009      	b.n	800a6c4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a6b0:	f7fa fbe8 	bl	8004e84 <HAL_GetTick>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	1ad3      	subs	r3, r2, r3
 800a6ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a6be:	d901      	bls.n	800a6c4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	e007      	b.n	800a6d4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	f003 0320 	and.w	r3, r3, #32
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d0ee      	beq.n	800a6b0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3710      	adds	r7, #16
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	0001ff5f 	.word	0x0001ff5f

0800a6e0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68db      	ldr	r3, [r3, #12]
 800a6f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d123      	bne.n	800a746 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	68da      	ldr	r2, [r3, #12]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a70c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a70e:	f7fa fbb9 	bl	8004e84 <HAL_GetTick>
 800a712:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a714:	e00d      	b.n	800a732 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a716:	f7fa fbb5 	bl	8004e84 <HAL_GetTick>
 800a71a:	4602      	mov	r2, r0
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	1ad3      	subs	r3, r2, r3
 800a720:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a724:	d905      	bls.n	800a732 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2204      	movs	r2, #4
 800a72a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d102      	bne.n	800a746 <RTC_EnterInitMode+0x66>
 800a740:	7bfb      	ldrb	r3, [r7, #15]
 800a742:	2b01      	cmp	r3, #1
 800a744:	d1e7      	bne.n	800a716 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800a746:	7bfb      	ldrb	r3, [r7, #15]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3710      	adds	r7, #16
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a758:	2300      	movs	r3, #0
 800a75a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68da      	ldr	r2, [r3, #12]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a76a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	f003 0320 	and.w	r3, r3, #32
 800a776:	2b00      	cmp	r3, #0
 800a778:	d10b      	bne.n	800a792 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f7ff ff8a 	bl	800a694 <HAL_RTC_WaitForSynchro>
 800a780:	4603      	mov	r3, r0
 800a782:	2b00      	cmp	r3, #0
 800a784:	d005      	beq.n	800a792 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2204      	movs	r2, #4
 800a78a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a792:	7bfb      	ldrb	r3, [r7, #15]
}
 800a794:	4618      	mov	r0, r3
 800a796:	3710      	adds	r7, #16
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b087      	sub	sp, #28
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	60f8      	str	r0, [r7, #12]
 800a7a4:	60b9      	str	r1, [r7, #8]
 800a7a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800a7a8:	4b5f      	ldr	r3, [pc, #380]	@ (800a928 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a5f      	ldr	r2, [pc, #380]	@ (800a92c <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800a7ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a7b2:	0adb      	lsrs	r3, r3, #11
 800a7b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a7b8:	fb02 f303 	mul.w	r3, r2, r3
 800a7bc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d101      	bne.n	800a7cc <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 800a7c8:	2302      	movs	r3, #2
 800a7ca:	e0a7      	b.n	800a91c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2202      	movs	r2, #2
 800a7d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	22ca      	movs	r2, #202	@ 0xca
 800a7e2:	625a      	str	r2, [r3, #36]	@ 0x24
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2253      	movs	r2, #83	@ 0x53
 800a7ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	689b      	ldr	r3, [r3, #8]
 800a7f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d01a      	beq.n	800a830 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	3b01      	subs	r3, #1
 800a7fe:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d10d      	bne.n	800a822 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	22ff      	movs	r2, #255	@ 0xff
 800a80c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	2203      	movs	r2, #3
 800a812:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2200      	movs	r2, #0
 800a81a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800a81e:	2303      	movs	r3, #3
 800a820:	e07c      	b.n	800a91c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	f003 0304 	and.w	r3, r3, #4
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d1e4      	bne.n	800a7fa <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	689a      	ldr	r2, [r3, #8]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a83e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	b2da      	uxtb	r2, r3
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800a850:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800a852:	4b35      	ldr	r3, [pc, #212]	@ (800a928 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4a35      	ldr	r2, [pc, #212]	@ (800a92c <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800a858:	fba2 2303 	umull	r2, r3, r2, r3
 800a85c:	0adb      	lsrs	r3, r3, #11
 800a85e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a862:	fb02 f303 	mul.w	r3, r2, r3
 800a866:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	3b01      	subs	r3, #1
 800a86c:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d10d      	bne.n	800a890 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	22ff      	movs	r2, #255	@ 0xff
 800a87a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2203      	movs	r2, #3
 800a880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	2200      	movs	r2, #0
 800a888:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800a88c:	2303      	movs	r3, #3
 800a88e:	e045      	b.n	800a91c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	f003 0304 	and.w	r3, r3, #4
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d0e4      	beq.n	800a868 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	689a      	ldr	r2, [r3, #8]
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f022 0207 	bic.w	r2, r2, #7
 800a8ac:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	6899      	ldr	r1, [r3, #8]
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	430a      	orrs	r2, r1
 800a8bc:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	68ba      	ldr	r2, [r7, #8]
 800a8c4:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800a8c6:	4b1a      	ldr	r3, [pc, #104]	@ (800a930 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800a8c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8cc:	4a18      	ldr	r2, [pc, #96]	@ (800a930 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800a8ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a8d2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800a8d6:	4b16      	ldr	r3, [pc, #88]	@ (800a930 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	4a15      	ldr	r2, [pc, #84]	@ (800a930 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800a8dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a8e0:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	689a      	ldr	r2, [r3, #8]
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a8f0:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	689a      	ldr	r2, [r3, #8]
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a900:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	22ff      	movs	r2, #255	@ 0xff
 800a908:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2201      	movs	r2, #1
 800a90e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2200      	movs	r2, #0
 800a916:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	371c      	adds	r7, #28
 800a920:	46bd      	mov	sp, r7
 800a922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a926:	4770      	bx	lr
 800a928:	2000000c 	.word	0x2000000c
 800a92c:	10624dd3 	.word	0x10624dd3
 800a930:	58000800 	.word	0x58000800

0800a934 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b084      	sub	sp, #16
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d101      	bne.n	800a946 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	e095      	b.n	800aa72 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d108      	bne.n	800a960 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a956:	d009      	beq.n	800a96c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2200      	movs	r2, #0
 800a95c:	61da      	str	r2, [r3, #28]
 800a95e:	e005      	b.n	800a96c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2200      	movs	r2, #0
 800a970:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d106      	bne.n	800a98c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f7f9 fbee 	bl	8004168 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2202      	movs	r2, #2
 800a990:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	681a      	ldr	r2, [r3, #0]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	68db      	ldr	r3, [r3, #12]
 800a9a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9ac:	d902      	bls.n	800a9b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	60fb      	str	r3, [r7, #12]
 800a9b2:	e002      	b.n	800a9ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a9b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	68db      	ldr	r3, [r3, #12]
 800a9be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a9c2:	d007      	beq.n	800a9d4 <HAL_SPI_Init+0xa0>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9cc:	d002      	beq.n	800a9d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a9e4:	431a      	orrs	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	f003 0302 	and.w	r3, r3, #2
 800a9ee:	431a      	orrs	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	695b      	ldr	r3, [r3, #20]
 800a9f4:	f003 0301 	and.w	r3, r3, #1
 800a9f8:	431a      	orrs	r2, r3
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	699b      	ldr	r3, [r3, #24]
 800a9fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa02:	431a      	orrs	r2, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	69db      	ldr	r3, [r3, #28]
 800aa08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa0c:	431a      	orrs	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6a1b      	ldr	r3, [r3, #32]
 800aa12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa16:	ea42 0103 	orr.w	r1, r2, r3
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa1e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	430a      	orrs	r2, r1
 800aa28:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	699b      	ldr	r3, [r3, #24]
 800aa2e:	0c1b      	lsrs	r3, r3, #16
 800aa30:	f003 0204 	and.w	r2, r3, #4
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa38:	f003 0310 	and.w	r3, r3, #16
 800aa3c:	431a      	orrs	r2, r3
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa42:	f003 0308 	and.w	r3, r3, #8
 800aa46:	431a      	orrs	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800aa50:	ea42 0103 	orr.w	r1, r2, r3
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	430a      	orrs	r2, r1
 800aa60:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800aa70:	2300      	movs	r3, #0
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}

0800aa7a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa7a:	b580      	push	{r7, lr}
 800aa7c:	b088      	sub	sp, #32
 800aa7e:	af00      	add	r7, sp, #0
 800aa80:	60f8      	str	r0, [r7, #12]
 800aa82:	60b9      	str	r1, [r7, #8]
 800aa84:	603b      	str	r3, [r7, #0]
 800aa86:	4613      	mov	r3, r2
 800aa88:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa8a:	f7fa f9fb 	bl	8004e84 <HAL_GetTick>
 800aa8e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800aa90:	88fb      	ldrh	r3, [r7, #6]
 800aa92:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d001      	beq.n	800aaa4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800aaa0:	2302      	movs	r3, #2
 800aaa2:	e15c      	b.n	800ad5e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d002      	beq.n	800aab0 <HAL_SPI_Transmit+0x36>
 800aaaa:	88fb      	ldrh	r3, [r7, #6]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d101      	bne.n	800aab4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	e154      	b.n	800ad5e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d101      	bne.n	800aac2 <HAL_SPI_Transmit+0x48>
 800aabe:	2302      	movs	r3, #2
 800aac0:	e14d      	b.n	800ad5e <HAL_SPI_Transmit+0x2e4>
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2203      	movs	r2, #3
 800aace:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	88fa      	ldrh	r2, [r7, #6]
 800aae2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	88fa      	ldrh	r2, [r7, #6]
 800aae8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2200      	movs	r2, #0
 800aaee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2200      	movs	r2, #0
 800aafc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2200      	movs	r2, #0
 800ab04:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab14:	d10f      	bne.n	800ab36 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ab34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab40:	2b40      	cmp	r3, #64	@ 0x40
 800ab42:	d007      	beq.n	800ab54 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	68db      	ldr	r3, [r3, #12]
 800ab58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ab5c:	d952      	bls.n	800ac04 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	685b      	ldr	r3, [r3, #4]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d002      	beq.n	800ab6c <HAL_SPI_Transmit+0xf2>
 800ab66:	8b7b      	ldrh	r3, [r7, #26]
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d145      	bne.n	800abf8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab70:	881a      	ldrh	r2, [r3, #0]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab7c:	1c9a      	adds	r2, r3, #2
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	3b01      	subs	r3, #1
 800ab8a:	b29a      	uxth	r2, r3
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ab90:	e032      	b.n	800abf8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	f003 0302 	and.w	r3, r3, #2
 800ab9c:	2b02      	cmp	r3, #2
 800ab9e:	d112      	bne.n	800abc6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aba4:	881a      	ldrh	r2, [r3, #0]
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abb0:	1c9a      	adds	r2, r3, #2
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abba:	b29b      	uxth	r3, r3
 800abbc:	3b01      	subs	r3, #1
 800abbe:	b29a      	uxth	r2, r3
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800abc4:	e018      	b.n	800abf8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abc6:	f7fa f95d 	bl	8004e84 <HAL_GetTick>
 800abca:	4602      	mov	r2, r0
 800abcc:	69fb      	ldr	r3, [r7, #28]
 800abce:	1ad3      	subs	r3, r2, r3
 800abd0:	683a      	ldr	r2, [r7, #0]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d803      	bhi.n	800abde <HAL_SPI_Transmit+0x164>
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800abdc:	d102      	bne.n	800abe4 <HAL_SPI_Transmit+0x16a>
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d109      	bne.n	800abf8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2201      	movs	r2, #1
 800abe8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2200      	movs	r2, #0
 800abf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	e0b2      	b.n	800ad5e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abfc:	b29b      	uxth	r3, r3
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d1c7      	bne.n	800ab92 <HAL_SPI_Transmit+0x118>
 800ac02:	e083      	b.n	800ad0c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d002      	beq.n	800ac12 <HAL_SPI_Transmit+0x198>
 800ac0c:	8b7b      	ldrh	r3, [r7, #26]
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d177      	bne.n	800ad02 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d912      	bls.n	800ac42 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac20:	881a      	ldrh	r2, [r3, #0]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac2c:	1c9a      	adds	r2, r3, #2
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac36:	b29b      	uxth	r3, r3
 800ac38:	3b02      	subs	r3, #2
 800ac3a:	b29a      	uxth	r2, r3
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ac40:	e05f      	b.n	800ad02 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	330c      	adds	r3, #12
 800ac4c:	7812      	ldrb	r2, [r2, #0]
 800ac4e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac54:	1c5a      	adds	r2, r3, #1
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	3b01      	subs	r3, #1
 800ac62:	b29a      	uxth	r2, r3
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800ac68:	e04b      	b.n	800ad02 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	f003 0302 	and.w	r3, r3, #2
 800ac74:	2b02      	cmp	r3, #2
 800ac76:	d12b      	bne.n	800acd0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d912      	bls.n	800aca8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac86:	881a      	ldrh	r2, [r3, #0]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac92:	1c9a      	adds	r2, r3, #2
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	3b02      	subs	r3, #2
 800aca0:	b29a      	uxth	r2, r3
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800aca6:	e02c      	b.n	800ad02 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	330c      	adds	r3, #12
 800acb2:	7812      	ldrb	r2, [r2, #0]
 800acb4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acba:	1c5a      	adds	r2, r3, #1
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	3b01      	subs	r3, #1
 800acc8:	b29a      	uxth	r2, r3
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800acce:	e018      	b.n	800ad02 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acd0:	f7fa f8d8 	bl	8004e84 <HAL_GetTick>
 800acd4:	4602      	mov	r2, r0
 800acd6:	69fb      	ldr	r3, [r7, #28]
 800acd8:	1ad3      	subs	r3, r2, r3
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	429a      	cmp	r2, r3
 800acde:	d803      	bhi.n	800ace8 <HAL_SPI_Transmit+0x26e>
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ace6:	d102      	bne.n	800acee <HAL_SPI_Transmit+0x274>
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d109      	bne.n	800ad02 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2201      	movs	r2, #1
 800acf2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800acfe:	2303      	movs	r3, #3
 800ad00:	e02d      	b.n	800ad5e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1ae      	bne.n	800ac6a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad0c:	69fa      	ldr	r2, [r7, #28]
 800ad0e:	6839      	ldr	r1, [r7, #0]
 800ad10:	68f8      	ldr	r0, [r7, #12]
 800ad12:	f000 fd03 	bl	800b71c <SPI_EndRxTxTransaction>
 800ad16:	4603      	mov	r3, r0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d002      	beq.n	800ad22 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2220      	movs	r2, #32
 800ad20:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	689b      	ldr	r3, [r3, #8]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d10a      	bne.n	800ad40 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	617b      	str	r3, [r7, #20]
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	617b      	str	r3, [r7, #20]
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	689b      	ldr	r3, [r3, #8]
 800ad3c:	617b      	str	r3, [r7, #20]
 800ad3e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d001      	beq.n	800ad5c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800ad58:	2301      	movs	r3, #1
 800ad5a:	e000      	b.n	800ad5e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800ad5c:	2300      	movs	r3, #0
  }
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3720      	adds	r7, #32
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b088      	sub	sp, #32
 800ad6a:	af02      	add	r7, sp, #8
 800ad6c:	60f8      	str	r0, [r7, #12]
 800ad6e:	60b9      	str	r1, [r7, #8]
 800ad70:	603b      	str	r3, [r7, #0]
 800ad72:	4613      	mov	r3, r2
 800ad74:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d001      	beq.n	800ad86 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800ad82:	2302      	movs	r3, #2
 800ad84:	e123      	b.n	800afce <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d002      	beq.n	800ad92 <HAL_SPI_Receive+0x2c>
 800ad8c:	88fb      	ldrh	r3, [r7, #6]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d101      	bne.n	800ad96 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	e11b      	b.n	800afce <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad9e:	d112      	bne.n	800adc6 <HAL_SPI_Receive+0x60>
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d10e      	bne.n	800adc6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2204      	movs	r2, #4
 800adac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800adb0:	88fa      	ldrh	r2, [r7, #6]
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	4613      	mov	r3, r2
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	68b9      	ldr	r1, [r7, #8]
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f000 f90a 	bl	800afd6 <HAL_SPI_TransmitReceive>
 800adc2:	4603      	mov	r3, r0
 800adc4:	e103      	b.n	800afce <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800adc6:	f7fa f85d 	bl	8004e84 <HAL_GetTick>
 800adca:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800add2:	2b01      	cmp	r3, #1
 800add4:	d101      	bne.n	800adda <HAL_SPI_Receive+0x74>
 800add6:	2302      	movs	r3, #2
 800add8:	e0f9      	b.n	800afce <HAL_SPI_Receive+0x268>
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2201      	movs	r2, #1
 800adde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	2204      	movs	r2, #4
 800ade6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2200      	movs	r2, #0
 800adee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	68ba      	ldr	r2, [r7, #8]
 800adf4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	88fa      	ldrh	r2, [r7, #6]
 800adfa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	88fa      	ldrh	r2, [r7, #6]
 800ae02:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2200      	movs	r2, #0
 800ae16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2200      	movs	r2, #0
 800ae22:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ae2c:	d908      	bls.n	800ae40 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	685a      	ldr	r2, [r3, #4]
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ae3c:	605a      	str	r2, [r3, #4]
 800ae3e:	e007      	b.n	800ae50 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	685a      	ldr	r2, [r3, #4]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ae4e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae58:	d10f      	bne.n	800ae7a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	681a      	ldr	r2, [r3, #0]
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ae78:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae84:	2b40      	cmp	r3, #64	@ 0x40
 800ae86:	d007      	beq.n	800ae98 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae96:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	68db      	ldr	r3, [r3, #12]
 800ae9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aea0:	d875      	bhi.n	800af8e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800aea2:	e037      	b.n	800af14 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f003 0301 	and.w	r3, r3, #1
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d117      	bne.n	800aee2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f103 020c 	add.w	r2, r3, #12
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aebe:	7812      	ldrb	r2, [r2, #0]
 800aec0:	b2d2      	uxtb	r2, r2
 800aec2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aec8:	1c5a      	adds	r2, r3, #1
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	3b01      	subs	r3, #1
 800aed8:	b29a      	uxth	r2, r3
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800aee0:	e018      	b.n	800af14 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aee2:	f7f9 ffcf 	bl	8004e84 <HAL_GetTick>
 800aee6:	4602      	mov	r2, r0
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	1ad3      	subs	r3, r2, r3
 800aeec:	683a      	ldr	r2, [r7, #0]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d803      	bhi.n	800aefa <HAL_SPI_Receive+0x194>
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aef8:	d102      	bne.n	800af00 <HAL_SPI_Receive+0x19a>
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d109      	bne.n	800af14 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2201      	movs	r2, #1
 800af04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2200      	movs	r2, #0
 800af0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800af10:	2303      	movs	r3, #3
 800af12:	e05c      	b.n	800afce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d1c1      	bne.n	800aea4 <HAL_SPI_Receive+0x13e>
 800af20:	e03b      	b.n	800af9a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	f003 0301 	and.w	r3, r3, #1
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d115      	bne.n	800af5c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	68da      	ldr	r2, [r3, #12]
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af3a:	b292      	uxth	r2, r2
 800af3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af42:	1c9a      	adds	r2, r3, #2
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af4e:	b29b      	uxth	r3, r3
 800af50:	3b01      	subs	r3, #1
 800af52:	b29a      	uxth	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800af5a:	e018      	b.n	800af8e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af5c:	f7f9 ff92 	bl	8004e84 <HAL_GetTick>
 800af60:	4602      	mov	r2, r0
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	683a      	ldr	r2, [r7, #0]
 800af68:	429a      	cmp	r2, r3
 800af6a:	d803      	bhi.n	800af74 <HAL_SPI_Receive+0x20e>
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af72:	d102      	bne.n	800af7a <HAL_SPI_Receive+0x214>
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d109      	bne.n	800af8e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2201      	movs	r2, #1
 800af7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800af8a:	2303      	movs	r3, #3
 800af8c:	e01f      	b.n	800afce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af94:	b29b      	uxth	r3, r3
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1c3      	bne.n	800af22 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af9a:	697a      	ldr	r2, [r7, #20]
 800af9c:	6839      	ldr	r1, [r7, #0]
 800af9e:	68f8      	ldr	r0, [r7, #12]
 800afa0:	f000 fb64 	bl	800b66c <SPI_EndRxTransaction>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d002      	beq.n	800afb0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	2220      	movs	r2, #32
 800afae:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2200      	movs	r2, #0
 800afbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800afc8:	2301      	movs	r3, #1
 800afca:	e000      	b.n	800afce <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800afcc:	2300      	movs	r3, #0
  }
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3718      	adds	r7, #24
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800afd6:	b580      	push	{r7, lr}
 800afd8:	b08a      	sub	sp, #40	@ 0x28
 800afda:	af00      	add	r7, sp, #0
 800afdc:	60f8      	str	r0, [r7, #12]
 800afde:	60b9      	str	r1, [r7, #8]
 800afe0:	607a      	str	r2, [r7, #4]
 800afe2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800afe4:	2301      	movs	r3, #1
 800afe6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800afe8:	f7f9 ff4c 	bl	8004e84 <HAL_GetTick>
 800afec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aff4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	685b      	ldr	r3, [r3, #4]
 800affa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800affc:	887b      	ldrh	r3, [r7, #2]
 800affe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800b000:	887b      	ldrh	r3, [r7, #2]
 800b002:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b004:	7ffb      	ldrb	r3, [r7, #31]
 800b006:	2b01      	cmp	r3, #1
 800b008:	d00c      	beq.n	800b024 <HAL_SPI_TransmitReceive+0x4e>
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b010:	d106      	bne.n	800b020 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	689b      	ldr	r3, [r3, #8]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d102      	bne.n	800b020 <HAL_SPI_TransmitReceive+0x4a>
 800b01a:	7ffb      	ldrb	r3, [r7, #31]
 800b01c:	2b04      	cmp	r3, #4
 800b01e:	d001      	beq.n	800b024 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b020:	2302      	movs	r3, #2
 800b022:	e1f3      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d005      	beq.n	800b036 <HAL_SPI_TransmitReceive+0x60>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d002      	beq.n	800b036 <HAL_SPI_TransmitReceive+0x60>
 800b030:	887b      	ldrh	r3, [r7, #2]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d101      	bne.n	800b03a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800b036:	2301      	movs	r3, #1
 800b038:	e1e8      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b040:	2b01      	cmp	r3, #1
 800b042:	d101      	bne.n	800b048 <HAL_SPI_TransmitReceive+0x72>
 800b044:	2302      	movs	r3, #2
 800b046:	e1e1      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	2201      	movs	r2, #1
 800b04c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b056:	b2db      	uxtb	r3, r3
 800b058:	2b04      	cmp	r3, #4
 800b05a:	d003      	beq.n	800b064 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	2205      	movs	r2, #5
 800b060:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	2200      	movs	r2, #0
 800b068:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	887a      	ldrh	r2, [r7, #2]
 800b074:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	887a      	ldrh	r2, [r7, #2]
 800b07c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	887a      	ldrh	r2, [r7, #2]
 800b08a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	887a      	ldrh	r2, [r7, #2]
 800b090:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2200      	movs	r2, #0
 800b096:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2200      	movs	r2, #0
 800b09c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	68db      	ldr	r3, [r3, #12]
 800b0a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b0a6:	d802      	bhi.n	800b0ae <HAL_SPI_TransmitReceive+0xd8>
 800b0a8:	8abb      	ldrh	r3, [r7, #20]
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d908      	bls.n	800b0c0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	685a      	ldr	r2, [r3, #4]
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b0bc:	605a      	str	r2, [r3, #4]
 800b0be:	e007      	b.n	800b0d0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	685a      	ldr	r2, [r3, #4]
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b0ce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0da:	2b40      	cmp	r3, #64	@ 0x40
 800b0dc:	d007      	beq.n	800b0ee <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b0ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b0f6:	f240 8083 	bls.w	800b200 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d002      	beq.n	800b108 <HAL_SPI_TransmitReceive+0x132>
 800b102:	8afb      	ldrh	r3, [r7, #22]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d16f      	bne.n	800b1e8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b10c:	881a      	ldrh	r2, [r3, #0]
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b118:	1c9a      	adds	r2, r3, #2
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b122:	b29b      	uxth	r3, r3
 800b124:	3b01      	subs	r3, #1
 800b126:	b29a      	uxth	r2, r3
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b12c:	e05c      	b.n	800b1e8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	f003 0302 	and.w	r3, r3, #2
 800b138:	2b02      	cmp	r3, #2
 800b13a:	d11b      	bne.n	800b174 <HAL_SPI_TransmitReceive+0x19e>
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b140:	b29b      	uxth	r3, r3
 800b142:	2b00      	cmp	r3, #0
 800b144:	d016      	beq.n	800b174 <HAL_SPI_TransmitReceive+0x19e>
 800b146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d113      	bne.n	800b174 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b150:	881a      	ldrh	r2, [r3, #0]
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b15c:	1c9a      	adds	r2, r3, #2
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b166:	b29b      	uxth	r3, r3
 800b168:	3b01      	subs	r3, #1
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b170:	2300      	movs	r3, #0
 800b172:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	689b      	ldr	r3, [r3, #8]
 800b17a:	f003 0301 	and.w	r3, r3, #1
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d11c      	bne.n	800b1bc <HAL_SPI_TransmitReceive+0x1e6>
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b188:	b29b      	uxth	r3, r3
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d016      	beq.n	800b1bc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	68da      	ldr	r2, [r3, #12]
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b198:	b292      	uxth	r2, r2
 800b19a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1a0:	1c9a      	adds	r2, r3, #2
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b1ac:	b29b      	uxth	r3, r3
 800b1ae:	3b01      	subs	r3, #1
 800b1b0:	b29a      	uxth	r2, r3
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b1bc:	f7f9 fe62 	bl	8004e84 <HAL_GetTick>
 800b1c0:	4602      	mov	r2, r0
 800b1c2:	6a3b      	ldr	r3, [r7, #32]
 800b1c4:	1ad3      	subs	r3, r2, r3
 800b1c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d80d      	bhi.n	800b1e8 <HAL_SPI_TransmitReceive+0x212>
 800b1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1d2:	d009      	beq.n	800b1e8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	e111      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d19d      	bne.n	800b12e <HAL_SPI_TransmitReceive+0x158>
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d197      	bne.n	800b12e <HAL_SPI_TransmitReceive+0x158>
 800b1fe:	e0e5      	b.n	800b3cc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d003      	beq.n	800b210 <HAL_SPI_TransmitReceive+0x23a>
 800b208:	8afb      	ldrh	r3, [r7, #22]
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	f040 80d1 	bne.w	800b3b2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b214:	b29b      	uxth	r3, r3
 800b216:	2b01      	cmp	r3, #1
 800b218:	d912      	bls.n	800b240 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b21e:	881a      	ldrh	r2, [r3, #0]
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b22a:	1c9a      	adds	r2, r3, #2
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b234:	b29b      	uxth	r3, r3
 800b236:	3b02      	subs	r3, #2
 800b238:	b29a      	uxth	r2, r3
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b23e:	e0b8      	b.n	800b3b2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	330c      	adds	r3, #12
 800b24a:	7812      	ldrb	r2, [r2, #0]
 800b24c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b252:	1c5a      	adds	r2, r3, #1
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b25c:	b29b      	uxth	r3, r3
 800b25e:	3b01      	subs	r3, #1
 800b260:	b29a      	uxth	r2, r3
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b266:	e0a4      	b.n	800b3b2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	689b      	ldr	r3, [r3, #8]
 800b26e:	f003 0302 	and.w	r3, r3, #2
 800b272:	2b02      	cmp	r3, #2
 800b274:	d134      	bne.n	800b2e0 <HAL_SPI_TransmitReceive+0x30a>
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b27a:	b29b      	uxth	r3, r3
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d02f      	beq.n	800b2e0 <HAL_SPI_TransmitReceive+0x30a>
 800b280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b282:	2b01      	cmp	r3, #1
 800b284:	d12c      	bne.n	800b2e0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	2b01      	cmp	r3, #1
 800b28e:	d912      	bls.n	800b2b6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b294:	881a      	ldrh	r2, [r3, #0]
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2a0:	1c9a      	adds	r2, r3, #2
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	3b02      	subs	r3, #2
 800b2ae:	b29a      	uxth	r2, r3
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b2b4:	e012      	b.n	800b2dc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	330c      	adds	r3, #12
 800b2c0:	7812      	ldrb	r2, [r2, #0]
 800b2c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2c8:	1c5a      	adds	r2, r3, #1
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2d2:	b29b      	uxth	r3, r3
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	b29a      	uxth	r2, r3
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	689b      	ldr	r3, [r3, #8]
 800b2e6:	f003 0301 	and.w	r3, r3, #1
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d148      	bne.n	800b380 <HAL_SPI_TransmitReceive+0x3aa>
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d042      	beq.n	800b380 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b300:	b29b      	uxth	r3, r3
 800b302:	2b01      	cmp	r3, #1
 800b304:	d923      	bls.n	800b34e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	68da      	ldr	r2, [r3, #12]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b310:	b292      	uxth	r2, r2
 800b312:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b318:	1c9a      	adds	r2, r3, #2
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b324:	b29b      	uxth	r3, r3
 800b326:	3b02      	subs	r3, #2
 800b328:	b29a      	uxth	r2, r3
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b336:	b29b      	uxth	r3, r3
 800b338:	2b01      	cmp	r3, #1
 800b33a:	d81f      	bhi.n	800b37c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	685a      	ldr	r2, [r3, #4]
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b34a:	605a      	str	r2, [r3, #4]
 800b34c:	e016      	b.n	800b37c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f103 020c 	add.w	r2, r3, #12
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b35a:	7812      	ldrb	r2, [r2, #0]
 800b35c:	b2d2      	uxtb	r2, r2
 800b35e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b364:	1c5a      	adds	r2, r3, #1
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b370:	b29b      	uxth	r3, r3
 800b372:	3b01      	subs	r3, #1
 800b374:	b29a      	uxth	r2, r3
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b37c:	2301      	movs	r3, #1
 800b37e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b380:	f7f9 fd80 	bl	8004e84 <HAL_GetTick>
 800b384:	4602      	mov	r2, r0
 800b386:	6a3b      	ldr	r3, [r7, #32]
 800b388:	1ad3      	subs	r3, r2, r3
 800b38a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d803      	bhi.n	800b398 <HAL_SPI_TransmitReceive+0x3c2>
 800b390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b392:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b396:	d102      	bne.n	800b39e <HAL_SPI_TransmitReceive+0x3c8>
 800b398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d109      	bne.n	800b3b2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b3ae:	2303      	movs	r3, #3
 800b3b0:	e02c      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	f47f af55 	bne.w	800b268 <HAL_SPI_TransmitReceive+0x292>
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	f47f af4e 	bne.w	800b268 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b3cc:	6a3a      	ldr	r2, [r7, #32]
 800b3ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b3d0:	68f8      	ldr	r0, [r7, #12]
 800b3d2:	f000 f9a3 	bl	800b71c <SPI_EndRxTxTransaction>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d008      	beq.n	800b3ee <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2220      	movs	r2, #32
 800b3e0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e00e      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b402:	2b00      	cmp	r3, #0
 800b404:	d001      	beq.n	800b40a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	e000      	b.n	800b40c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b40a:	2300      	movs	r3, #0
  }
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3728      	adds	r7, #40	@ 0x28
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b422:	b2db      	uxtb	r3, r3
}
 800b424:	4618      	mov	r0, r3
 800b426:	370c      	adds	r7, #12
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b088      	sub	sp, #32
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	603b      	str	r3, [r7, #0]
 800b43c:	4613      	mov	r3, r2
 800b43e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b440:	f7f9 fd20 	bl	8004e84 <HAL_GetTick>
 800b444:	4602      	mov	r2, r0
 800b446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b448:	1a9b      	subs	r3, r3, r2
 800b44a:	683a      	ldr	r2, [r7, #0]
 800b44c:	4413      	add	r3, r2
 800b44e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b450:	f7f9 fd18 	bl	8004e84 <HAL_GetTick>
 800b454:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b456:	4b39      	ldr	r3, [pc, #228]	@ (800b53c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	015b      	lsls	r3, r3, #5
 800b45c:	0d1b      	lsrs	r3, r3, #20
 800b45e:	69fa      	ldr	r2, [r7, #28]
 800b460:	fb02 f303 	mul.w	r3, r2, r3
 800b464:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b466:	e055      	b.n	800b514 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b46e:	d051      	beq.n	800b514 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b470:	f7f9 fd08 	bl	8004e84 <HAL_GetTick>
 800b474:	4602      	mov	r2, r0
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	1ad3      	subs	r3, r2, r3
 800b47a:	69fa      	ldr	r2, [r7, #28]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d902      	bls.n	800b486 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b480:	69fb      	ldr	r3, [r7, #28]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d13d      	bne.n	800b502 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	685a      	ldr	r2, [r3, #4]
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b494:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b49e:	d111      	bne.n	800b4c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4a8:	d004      	beq.n	800b4b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4b2:	d107      	bne.n	800b4c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b4c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4cc:	d10f      	bne.n	800b4ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	681a      	ldr	r2, [r3, #0]
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b4dc:	601a      	str	r2, [r3, #0]
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b4ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b4fe:	2303      	movs	r3, #3
 800b500:	e018      	b.n	800b534 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d102      	bne.n	800b50e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b508:	2300      	movs	r3, #0
 800b50a:	61fb      	str	r3, [r7, #28]
 800b50c:	e002      	b.n	800b514 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	3b01      	subs	r3, #1
 800b512:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	689a      	ldr	r2, [r3, #8]
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	4013      	ands	r3, r2
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	429a      	cmp	r2, r3
 800b522:	bf0c      	ite	eq
 800b524:	2301      	moveq	r3, #1
 800b526:	2300      	movne	r3, #0
 800b528:	b2db      	uxtb	r3, r3
 800b52a:	461a      	mov	r2, r3
 800b52c:	79fb      	ldrb	r3, [r7, #7]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d19a      	bne.n	800b468 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b532:	2300      	movs	r3, #0
}
 800b534:	4618      	mov	r0, r3
 800b536:	3720      	adds	r7, #32
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	2000000c 	.word	0x2000000c

0800b540 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b08a      	sub	sp, #40	@ 0x28
 800b544:	af00      	add	r7, sp, #0
 800b546:	60f8      	str	r0, [r7, #12]
 800b548:	60b9      	str	r1, [r7, #8]
 800b54a:	607a      	str	r2, [r7, #4]
 800b54c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b54e:	2300      	movs	r3, #0
 800b550:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b552:	f7f9 fc97 	bl	8004e84 <HAL_GetTick>
 800b556:	4602      	mov	r2, r0
 800b558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b55a:	1a9b      	subs	r3, r3, r2
 800b55c:	683a      	ldr	r2, [r7, #0]
 800b55e:	4413      	add	r3, r2
 800b560:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b562:	f7f9 fc8f 	bl	8004e84 <HAL_GetTick>
 800b566:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	330c      	adds	r3, #12
 800b56e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b570:	4b3d      	ldr	r3, [pc, #244]	@ (800b668 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	4613      	mov	r3, r2
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	4413      	add	r3, r2
 800b57a:	00da      	lsls	r2, r3, #3
 800b57c:	1ad3      	subs	r3, r2, r3
 800b57e:	0d1b      	lsrs	r3, r3, #20
 800b580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b582:	fb02 f303 	mul.w	r3, r2, r3
 800b586:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b588:	e061      	b.n	800b64e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b590:	d107      	bne.n	800b5a2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d104      	bne.n	800b5a2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b598:	69fb      	ldr	r3, [r7, #28]
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	b2db      	uxtb	r3, r3
 800b59e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b5a0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b5a8:	d051      	beq.n	800b64e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b5aa:	f7f9 fc6b 	bl	8004e84 <HAL_GetTick>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	6a3b      	ldr	r3, [r7, #32]
 800b5b2:	1ad3      	subs	r3, r2, r3
 800b5b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d902      	bls.n	800b5c0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d13d      	bne.n	800b63c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	685a      	ldr	r2, [r3, #4]
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b5ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b5d8:	d111      	bne.n	800b5fe <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5e2:	d004      	beq.n	800b5ee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5ec:	d107      	bne.n	800b5fe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	681a      	ldr	r2, [r3, #0]
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b5fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b606:	d10f      	bne.n	800b628 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b616:	601a      	str	r2, [r3, #0]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	681a      	ldr	r2, [r3, #0]
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b626:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2201      	movs	r2, #1
 800b62c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2200      	movs	r2, #0
 800b634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e011      	b.n	800b660 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b63c:	69bb      	ldr	r3, [r7, #24]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d102      	bne.n	800b648 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800b642:	2300      	movs	r3, #0
 800b644:	627b      	str	r3, [r7, #36]	@ 0x24
 800b646:	e002      	b.n	800b64e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	3b01      	subs	r3, #1
 800b64c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	689a      	ldr	r2, [r3, #8]
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	4013      	ands	r3, r2
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d195      	bne.n	800b58a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800b65e:	2300      	movs	r3, #0
}
 800b660:	4618      	mov	r0, r3
 800b662:	3728      	adds	r7, #40	@ 0x28
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}
 800b668:	2000000c 	.word	0x2000000c

0800b66c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b086      	sub	sp, #24
 800b670:	af02      	add	r7, sp, #8
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b680:	d111      	bne.n	800b6a6 <SPI_EndRxTransaction+0x3a>
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	689b      	ldr	r3, [r3, #8]
 800b686:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b68a:	d004      	beq.n	800b696 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	689b      	ldr	r3, [r3, #8]
 800b690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b694:	d107      	bne.n	800b6a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6a4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	9300      	str	r3, [sp, #0]
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	2180      	movs	r1, #128	@ 0x80
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f7ff febd 	bl	800b430 <SPI_WaitFlagStateUntilTimeout>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d007      	beq.n	800b6cc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6c0:	f043 0220 	orr.w	r2, r3, #32
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b6c8:	2303      	movs	r3, #3
 800b6ca:	e023      	b.n	800b714 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b6d4:	d11d      	bne.n	800b712 <SPI_EndRxTransaction+0xa6>
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	689b      	ldr	r3, [r3, #8]
 800b6da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6de:	d004      	beq.n	800b6ea <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	689b      	ldr	r3, [r3, #8]
 800b6e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6e8:	d113      	bne.n	800b712 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	9300      	str	r3, [sp, #0]
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f7ff ff22 	bl	800b540 <SPI_WaitFifoStateUntilTimeout>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d007      	beq.n	800b712 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b706:	f043 0220 	orr.w	r2, r3, #32
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b70e:	2303      	movs	r3, #3
 800b710:	e000      	b.n	800b714 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b712:	2300      	movs	r3, #0
}
 800b714:	4618      	mov	r0, r3
 800b716:	3710      	adds	r7, #16
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b086      	sub	sp, #24
 800b720:	af02      	add	r7, sp, #8
 800b722:	60f8      	str	r0, [r7, #12]
 800b724:	60b9      	str	r1, [r7, #8]
 800b726:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	2200      	movs	r2, #0
 800b730:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b734:	68f8      	ldr	r0, [r7, #12]
 800b736:	f7ff ff03 	bl	800b540 <SPI_WaitFifoStateUntilTimeout>
 800b73a:	4603      	mov	r3, r0
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d007      	beq.n	800b750 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b744:	f043 0220 	orr.w	r2, r3, #32
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b74c:	2303      	movs	r3, #3
 800b74e:	e027      	b.n	800b7a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	9300      	str	r3, [sp, #0]
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	2200      	movs	r2, #0
 800b758:	2180      	movs	r1, #128	@ 0x80
 800b75a:	68f8      	ldr	r0, [r7, #12]
 800b75c:	f7ff fe68 	bl	800b430 <SPI_WaitFlagStateUntilTimeout>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d007      	beq.n	800b776 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b76a:	f043 0220 	orr.w	r2, r3, #32
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b772:	2303      	movs	r3, #3
 800b774:	e014      	b.n	800b7a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	9300      	str	r3, [sp, #0]
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	2200      	movs	r2, #0
 800b77e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b782:	68f8      	ldr	r0, [r7, #12]
 800b784:	f7ff fedc 	bl	800b540 <SPI_WaitFifoStateUntilTimeout>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d007      	beq.n	800b79e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b792:	f043 0220 	orr.w	r2, r3, #32
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b79a:	2303      	movs	r3, #3
 800b79c:	e000      	b.n	800b7a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b082      	sub	sp, #8
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d101      	bne.n	800b7ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e049      	b.n	800b84e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d106      	bne.n	800b7d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f7f8 ffbe 	bl	8004750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	3304      	adds	r3, #4
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	4610      	mov	r0, r2
 800b7e8:	f000 fcaa 	bl	800c140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2201      	movs	r2, #1
 800b800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2201      	movs	r2, #1
 800b810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2201      	movs	r2, #1
 800b818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2201      	movs	r2, #1
 800b820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2201      	movs	r2, #1
 800b828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2201      	movs	r2, #1
 800b830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2201      	movs	r2, #1
 800b838:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2201      	movs	r2, #1
 800b840:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2201      	movs	r2, #1
 800b848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b84c:	2300      	movs	r3, #0
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3708      	adds	r7, #8
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}

0800b856 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b856:	b580      	push	{r7, lr}
 800b858:	b082      	sub	sp, #8
 800b85a:	af00      	add	r7, sp, #0
 800b85c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d101      	bne.n	800b868 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	e049      	b.n	800b8fc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b86e:	b2db      	uxtb	r3, r3
 800b870:	2b00      	cmp	r3, #0
 800b872:	d106      	bne.n	800b882 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f000 f841 	bl	800b904 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2202      	movs	r2, #2
 800b886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	3304      	adds	r3, #4
 800b892:	4619      	mov	r1, r3
 800b894:	4610      	mov	r0, r2
 800b896:	f000 fc53 	bl	800c140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2201      	movs	r2, #1
 800b89e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2201      	movs	r2, #1
 800b8ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2201      	movs	r2, #1
 800b8b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2201      	movs	r2, #1
 800b8be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2201      	movs	r2, #1
 800b8de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b8fa:	2300      	movs	r3, #0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3708      	adds	r7, #8
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b904:	b480      	push	{r7}
 800b906:	b083      	sub	sp, #12
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b90c:	bf00      	nop
 800b90e:	370c      	adds	r7, #12
 800b910:	46bd      	mov	sp, r7
 800b912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b916:	4770      	bx	lr

0800b918 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d101      	bne.n	800b92a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	e049      	b.n	800b9be <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b930:	b2db      	uxtb	r3, r3
 800b932:	2b00      	cmp	r3, #0
 800b934:	d106      	bne.n	800b944 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2200      	movs	r2, #0
 800b93a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b93e:	6878      	ldr	r0, [r7, #4]
 800b940:	f000 f841 	bl	800b9c6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2202      	movs	r2, #2
 800b948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	3304      	adds	r3, #4
 800b954:	4619      	mov	r1, r3
 800b956:	4610      	mov	r0, r2
 800b958:	f000 fbf2 	bl	800c140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2201      	movs	r2, #1
 800b970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2201      	movs	r2, #1
 800b978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2201      	movs	r2, #1
 800b980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2201      	movs	r2, #1
 800b988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2201      	movs	r2, #1
 800b990:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2201      	movs	r2, #1
 800b9a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b9bc:	2300      	movs	r3, #0
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3708      	adds	r7, #8
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}

0800b9c6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800b9c6:	b480      	push	{r7}
 800b9c8:	b083      	sub	sp, #12
 800b9ca:	af00      	add	r7, sp, #0
 800b9cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800b9ce:	bf00      	nop
 800b9d0:	370c      	adds	r7, #12
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d8:	4770      	bx	lr

0800b9da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b9da:	b580      	push	{r7, lr}
 800b9dc:	b084      	sub	sp, #16
 800b9de:	af00      	add	r7, sp, #0
 800b9e0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	691b      	ldr	r3, [r3, #16]
 800b9f0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	f003 0302 	and.w	r3, r3, #2
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d020      	beq.n	800ba3e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f003 0302 	and.w	r3, r3, #2
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d01b      	beq.n	800ba3e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f06f 0202 	mvn.w	r2, #2
 800ba0e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2201      	movs	r2, #1
 800ba14:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	699b      	ldr	r3, [r3, #24]
 800ba1c:	f003 0303 	and.w	r3, r3, #3
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d003      	beq.n	800ba2c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f000 fb6c 	bl	800c102 <HAL_TIM_IC_CaptureCallback>
 800ba2a:	e005      	b.n	800ba38 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 fb5e 	bl	800c0ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 fb6f 	bl	800c116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	f003 0304 	and.w	r3, r3, #4
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d020      	beq.n	800ba8a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	f003 0304 	and.w	r3, r3, #4
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d01b      	beq.n	800ba8a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f06f 0204 	mvn.w	r2, #4
 800ba5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2202      	movs	r2, #2
 800ba60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	699b      	ldr	r3, [r3, #24]
 800ba68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d003      	beq.n	800ba78 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba70:	6878      	ldr	r0, [r7, #4]
 800ba72:	f000 fb46 	bl	800c102 <HAL_TIM_IC_CaptureCallback>
 800ba76:	e005      	b.n	800ba84 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	f000 fb38 	bl	800c0ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f000 fb49 	bl	800c116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2200      	movs	r2, #0
 800ba88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	f003 0308 	and.w	r3, r3, #8
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d020      	beq.n	800bad6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f003 0308 	and.w	r3, r3, #8
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d01b      	beq.n	800bad6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f06f 0208 	mvn.w	r2, #8
 800baa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2204      	movs	r2, #4
 800baac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	69db      	ldr	r3, [r3, #28]
 800bab4:	f003 0303 	and.w	r3, r3, #3
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d003      	beq.n	800bac4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fb20 	bl	800c102 <HAL_TIM_IC_CaptureCallback>
 800bac2:	e005      	b.n	800bad0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f000 fb12 	bl	800c0ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f000 fb23 	bl	800c116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	2200      	movs	r2, #0
 800bad4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	f003 0310 	and.w	r3, r3, #16
 800badc:	2b00      	cmp	r3, #0
 800bade:	d020      	beq.n	800bb22 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f003 0310 	and.w	r3, r3, #16
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d01b      	beq.n	800bb22 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f06f 0210 	mvn.w	r2, #16
 800baf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2208      	movs	r2, #8
 800baf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	69db      	ldr	r3, [r3, #28]
 800bb00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d003      	beq.n	800bb10 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f000 fafa 	bl	800c102 <HAL_TIM_IC_CaptureCallback>
 800bb0e:	e005      	b.n	800bb1c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb10:	6878      	ldr	r0, [r7, #4]
 800bb12:	f000 faec 	bl	800c0ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f000 fafd 	bl	800c116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	f003 0301 	and.w	r3, r3, #1
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d00c      	beq.n	800bb46 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	f003 0301 	and.w	r3, r3, #1
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d007      	beq.n	800bb46 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f06f 0201 	mvn.w	r2, #1
 800bb3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f000 faca 	bl	800c0da <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d104      	bne.n	800bb5a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d00c      	beq.n	800bb74 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d007      	beq.n	800bb74 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bb6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f001 f8ba 	bl	800cce8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00c      	beq.n	800bb98 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d007      	beq.n	800bb98 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bb90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f001 f8b2 	bl	800ccfc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d00c      	beq.n	800bbbc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d007      	beq.n	800bbbc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bbb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 fab7 	bl	800c12a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	f003 0320 	and.w	r3, r3, #32
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d00c      	beq.n	800bbe0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	f003 0320 	and.w	r3, r3, #32
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d007      	beq.n	800bbe0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f06f 0220 	mvn.w	r2, #32
 800bbd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f001 f87a 	bl	800ccd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bbe0:	bf00      	nop
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b086      	sub	sp, #24
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	d101      	bne.n	800bc06 <HAL_TIM_IC_ConfigChannel+0x1e>
 800bc02:	2302      	movs	r3, #2
 800bc04:	e088      	b.n	800bd18 <HAL_TIM_IC_ConfigChannel+0x130>
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2201      	movs	r2, #1
 800bc0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d11b      	bne.n	800bc4c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800bc24:	f000 fd7a 	bl	800c71c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	699a      	ldr	r2, [r3, #24]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f022 020c 	bic.w	r2, r2, #12
 800bc36:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	6999      	ldr	r1, [r3, #24]
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	689a      	ldr	r2, [r3, #8]
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	430a      	orrs	r2, r1
 800bc48:	619a      	str	r2, [r3, #24]
 800bc4a:	e060      	b.n	800bd0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	2b04      	cmp	r3, #4
 800bc50:	d11c      	bne.n	800bc8c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800bc62:	f000 fe09 	bl	800c878 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	699a      	ldr	r2, [r3, #24]
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bc74:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	6999      	ldr	r1, [r3, #24]
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	689b      	ldr	r3, [r3, #8]
 800bc80:	021a      	lsls	r2, r3, #8
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	430a      	orrs	r2, r1
 800bc88:	619a      	str	r2, [r3, #24]
 800bc8a:	e040      	b.n	800bd0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2b08      	cmp	r3, #8
 800bc90:	d11b      	bne.n	800bcca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800bca2:	f000 fe6f 	bl	800c984 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	69da      	ldr	r2, [r3, #28]
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	f022 020c 	bic.w	r2, r2, #12
 800bcb4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	69d9      	ldr	r1, [r3, #28]
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	689a      	ldr	r2, [r3, #8]
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	430a      	orrs	r2, r1
 800bcc6:	61da      	str	r2, [r3, #28]
 800bcc8:	e021      	b.n	800bd0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	2b0c      	cmp	r3, #12
 800bcce:	d11c      	bne.n	800bd0a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800bce0:	f000 fe98 	bl	800ca14 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	69da      	ldr	r2, [r3, #28]
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bcf2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	69d9      	ldr	r1, [r3, #28]
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	689b      	ldr	r3, [r3, #8]
 800bcfe:	021a      	lsls	r2, r3, #8
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	430a      	orrs	r2, r1
 800bd06:	61da      	str	r2, [r3, #28]
 800bd08:	e001      	b.n	800bd0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	2200      	movs	r2, #0
 800bd12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd16:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3718      	adds	r7, #24
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b086      	sub	sp, #24
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	60f8      	str	r0, [r7, #12]
 800bd28:	60b9      	str	r1, [r7, #8]
 800bd2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd36:	2b01      	cmp	r3, #1
 800bd38:	d101      	bne.n	800bd3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bd3a:	2302      	movs	r3, #2
 800bd3c:	e0ff      	b.n	800bf3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2201      	movs	r2, #1
 800bd42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2b14      	cmp	r3, #20
 800bd4a:	f200 80f0 	bhi.w	800bf2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bd4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bd54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bd50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd54:	0800bda9 	.word	0x0800bda9
 800bd58:	0800bf2f 	.word	0x0800bf2f
 800bd5c:	0800bf2f 	.word	0x0800bf2f
 800bd60:	0800bf2f 	.word	0x0800bf2f
 800bd64:	0800bde9 	.word	0x0800bde9
 800bd68:	0800bf2f 	.word	0x0800bf2f
 800bd6c:	0800bf2f 	.word	0x0800bf2f
 800bd70:	0800bf2f 	.word	0x0800bf2f
 800bd74:	0800be2b 	.word	0x0800be2b
 800bd78:	0800bf2f 	.word	0x0800bf2f
 800bd7c:	0800bf2f 	.word	0x0800bf2f
 800bd80:	0800bf2f 	.word	0x0800bf2f
 800bd84:	0800be6b 	.word	0x0800be6b
 800bd88:	0800bf2f 	.word	0x0800bf2f
 800bd8c:	0800bf2f 	.word	0x0800bf2f
 800bd90:	0800bf2f 	.word	0x0800bf2f
 800bd94:	0800bead 	.word	0x0800bead
 800bd98:	0800bf2f 	.word	0x0800bf2f
 800bd9c:	0800bf2f 	.word	0x0800bf2f
 800bda0:	0800bf2f 	.word	0x0800bf2f
 800bda4:	0800beed 	.word	0x0800beed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	68b9      	ldr	r1, [r7, #8]
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f000 fa30 	bl	800c214 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	699a      	ldr	r2, [r3, #24]
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	f042 0208 	orr.w	r2, r2, #8
 800bdc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	699a      	ldr	r2, [r3, #24]
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f022 0204 	bic.w	r2, r2, #4
 800bdd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	6999      	ldr	r1, [r3, #24]
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	691a      	ldr	r2, [r3, #16]
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	430a      	orrs	r2, r1
 800bde4:	619a      	str	r2, [r3, #24]
      break;
 800bde6:	e0a5      	b.n	800bf34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	68b9      	ldr	r1, [r7, #8]
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f000 fa8e 	bl	800c310 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	699a      	ldr	r2, [r3, #24]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	699a      	ldr	r2, [r3, #24]
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	6999      	ldr	r1, [r3, #24]
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	691b      	ldr	r3, [r3, #16]
 800be1e:	021a      	lsls	r2, r3, #8
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	430a      	orrs	r2, r1
 800be26:	619a      	str	r2, [r3, #24]
      break;
 800be28:	e084      	b.n	800bf34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	68b9      	ldr	r1, [r7, #8]
 800be30:	4618      	mov	r0, r3
 800be32:	f000 fae9 	bl	800c408 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	69da      	ldr	r2, [r3, #28]
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f042 0208 	orr.w	r2, r2, #8
 800be44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	69da      	ldr	r2, [r3, #28]
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f022 0204 	bic.w	r2, r2, #4
 800be54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	69d9      	ldr	r1, [r3, #28]
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	691a      	ldr	r2, [r3, #16]
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	430a      	orrs	r2, r1
 800be66:	61da      	str	r2, [r3, #28]
      break;
 800be68:	e064      	b.n	800bf34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	68b9      	ldr	r1, [r7, #8]
 800be70:	4618      	mov	r0, r3
 800be72:	f000 fb43 	bl	800c4fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	69da      	ldr	r2, [r3, #28]
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	69da      	ldr	r2, [r3, #28]
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	69d9      	ldr	r1, [r3, #28]
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	691b      	ldr	r3, [r3, #16]
 800bea0:	021a      	lsls	r2, r3, #8
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	430a      	orrs	r2, r1
 800bea8:	61da      	str	r2, [r3, #28]
      break;
 800beaa:	e043      	b.n	800bf34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	68b9      	ldr	r1, [r7, #8]
 800beb2:	4618      	mov	r0, r3
 800beb4:	f000 fb80 	bl	800c5b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f042 0208 	orr.w	r2, r2, #8
 800bec6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f022 0204 	bic.w	r2, r2, #4
 800bed6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	691a      	ldr	r2, [r3, #16]
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	430a      	orrs	r2, r1
 800bee8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800beea:	e023      	b.n	800bf34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	68b9      	ldr	r1, [r7, #8]
 800bef2:	4618      	mov	r0, r3
 800bef4:	f000 fbb8 	bl	800c668 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bf06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bf16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	691b      	ldr	r3, [r3, #16]
 800bf22:	021a      	lsls	r2, r3, #8
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	430a      	orrs	r2, r1
 800bf2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bf2c:	e002      	b.n	800bf34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bf2e:	2301      	movs	r3, #1
 800bf30:	75fb      	strb	r3, [r7, #23]
      break;
 800bf32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2200      	movs	r2, #0
 800bf38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bf3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	3718      	adds	r7, #24
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bd80      	pop	{r7, pc}
 800bf46:	bf00      	nop

0800bf48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
 800bf50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bf52:	2300      	movs	r3, #0
 800bf54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf5c:	2b01      	cmp	r3, #1
 800bf5e:	d101      	bne.n	800bf64 <HAL_TIM_ConfigClockSource+0x1c>
 800bf60:	2302      	movs	r3, #2
 800bf62:	e0b6      	b.n	800c0d2 <HAL_TIM_ConfigClockSource+0x18a>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2201      	movs	r2, #1
 800bf68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2202      	movs	r2, #2
 800bf70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	689b      	ldr	r3, [r3, #8]
 800bf7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800bf82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bf86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bf8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bfa0:	d03e      	beq.n	800c020 <HAL_TIM_ConfigClockSource+0xd8>
 800bfa2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bfa6:	f200 8087 	bhi.w	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfae:	f000 8086 	beq.w	800c0be <HAL_TIM_ConfigClockSource+0x176>
 800bfb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfb6:	d87f      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfb8:	2b70      	cmp	r3, #112	@ 0x70
 800bfba:	d01a      	beq.n	800bff2 <HAL_TIM_ConfigClockSource+0xaa>
 800bfbc:	2b70      	cmp	r3, #112	@ 0x70
 800bfbe:	d87b      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfc0:	2b60      	cmp	r3, #96	@ 0x60
 800bfc2:	d050      	beq.n	800c066 <HAL_TIM_ConfigClockSource+0x11e>
 800bfc4:	2b60      	cmp	r3, #96	@ 0x60
 800bfc6:	d877      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfc8:	2b50      	cmp	r3, #80	@ 0x50
 800bfca:	d03c      	beq.n	800c046 <HAL_TIM_ConfigClockSource+0xfe>
 800bfcc:	2b50      	cmp	r3, #80	@ 0x50
 800bfce:	d873      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfd0:	2b40      	cmp	r3, #64	@ 0x40
 800bfd2:	d058      	beq.n	800c086 <HAL_TIM_ConfigClockSource+0x13e>
 800bfd4:	2b40      	cmp	r3, #64	@ 0x40
 800bfd6:	d86f      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfd8:	2b30      	cmp	r3, #48	@ 0x30
 800bfda:	d064      	beq.n	800c0a6 <HAL_TIM_ConfigClockSource+0x15e>
 800bfdc:	2b30      	cmp	r3, #48	@ 0x30
 800bfde:	d86b      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfe0:	2b20      	cmp	r3, #32
 800bfe2:	d060      	beq.n	800c0a6 <HAL_TIM_ConfigClockSource+0x15e>
 800bfe4:	2b20      	cmp	r3, #32
 800bfe6:	d867      	bhi.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d05c      	beq.n	800c0a6 <HAL_TIM_ConfigClockSource+0x15e>
 800bfec:	2b10      	cmp	r3, #16
 800bfee:	d05a      	beq.n	800c0a6 <HAL_TIM_ConfigClockSource+0x15e>
 800bff0:	e062      	b.n	800c0b8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c002:	f000 fd61 	bl	800cac8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	689b      	ldr	r3, [r3, #8]
 800c00c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c014:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	68ba      	ldr	r2, [r7, #8]
 800c01c:	609a      	str	r2, [r3, #8]
      break;
 800c01e:	e04f      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c030:	f000 fd4a 	bl	800cac8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	689a      	ldr	r2, [r3, #8]
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c042:	609a      	str	r2, [r3, #8]
      break;
 800c044:	e03c      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c052:	461a      	mov	r2, r3
 800c054:	f000 fbc8 	bl	800c7e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	2150      	movs	r1, #80	@ 0x50
 800c05e:	4618      	mov	r0, r3
 800c060:	f000 fd15 	bl	800ca8e <TIM_ITRx_SetConfig>
      break;
 800c064:	e02c      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c072:	461a      	mov	r2, r3
 800c074:	f000 fc4a 	bl	800c90c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	2160      	movs	r1, #96	@ 0x60
 800c07e:	4618      	mov	r0, r3
 800c080:	f000 fd05 	bl	800ca8e <TIM_ITRx_SetConfig>
      break;
 800c084:	e01c      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c092:	461a      	mov	r2, r3
 800c094:	f000 fba8 	bl	800c7e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	2140      	movs	r1, #64	@ 0x40
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f000 fcf5 	bl	800ca8e <TIM_ITRx_SetConfig>
      break;
 800c0a4:	e00c      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	4610      	mov	r0, r2
 800c0b2:	f000 fcec 	bl	800ca8e <TIM_ITRx_SetConfig>
      break;
 800c0b6:	e003      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c0b8:	2301      	movs	r3, #1
 800c0ba:	73fb      	strb	r3, [r7, #15]
      break;
 800c0bc:	e000      	b.n	800c0c0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c0be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3710      	adds	r7, #16
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}

0800c0da <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c0da:	b480      	push	{r7}
 800c0dc:	b083      	sub	sp, #12
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c0e2:	bf00      	nop
 800c0e4:	370c      	adds	r7, #12
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr

0800c0ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c0ee:	b480      	push	{r7}
 800c0f0:	b083      	sub	sp, #12
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c0f6:	bf00      	nop
 800c0f8:	370c      	adds	r7, #12
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c100:	4770      	bx	lr

0800c102 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c102:	b480      	push	{r7}
 800c104:	b083      	sub	sp, #12
 800c106:	af00      	add	r7, sp, #0
 800c108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c10a:	bf00      	nop
 800c10c:	370c      	adds	r7, #12
 800c10e:	46bd      	mov	sp, r7
 800c110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c114:	4770      	bx	lr

0800c116 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c116:	b480      	push	{r7}
 800c118:	b083      	sub	sp, #12
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c11e:	bf00      	nop
 800c120:	370c      	adds	r7, #12
 800c122:	46bd      	mov	sp, r7
 800c124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c128:	4770      	bx	lr

0800c12a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c12a:	b480      	push	{r7}
 800c12c:	b083      	sub	sp, #12
 800c12e:	af00      	add	r7, sp, #0
 800c130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c132:	bf00      	nop
 800c134:	370c      	adds	r7, #12
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr
	...

0800c140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c140:	b480      	push	{r7}
 800c142:	b085      	sub	sp, #20
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
 800c148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	4a2d      	ldr	r2, [pc, #180]	@ (800c208 <TIM_Base_SetConfig+0xc8>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d003      	beq.n	800c160 <TIM_Base_SetConfig+0x20>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c15e:	d108      	bne.n	800c172 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	685b      	ldr	r3, [r3, #4]
 800c16c:	68fa      	ldr	r2, [r7, #12]
 800c16e:	4313      	orrs	r3, r2
 800c170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	4a24      	ldr	r2, [pc, #144]	@ (800c208 <TIM_Base_SetConfig+0xc8>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d00b      	beq.n	800c192 <TIM_Base_SetConfig+0x52>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c180:	d007      	beq.n	800c192 <TIM_Base_SetConfig+0x52>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	4a21      	ldr	r2, [pc, #132]	@ (800c20c <TIM_Base_SetConfig+0xcc>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d003      	beq.n	800c192 <TIM_Base_SetConfig+0x52>
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	4a20      	ldr	r2, [pc, #128]	@ (800c210 <TIM_Base_SetConfig+0xd0>)
 800c18e:	4293      	cmp	r3, r2
 800c190:	d108      	bne.n	800c1a4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	68db      	ldr	r3, [r3, #12]
 800c19e:	68fa      	ldr	r2, [r7, #12]
 800c1a0:	4313      	orrs	r3, r2
 800c1a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	695b      	ldr	r3, [r3, #20]
 800c1ae:	4313      	orrs	r3, r2
 800c1b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	689a      	ldr	r2, [r3, #8]
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	4a10      	ldr	r2, [pc, #64]	@ (800c208 <TIM_Base_SetConfig+0xc8>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d007      	beq.n	800c1da <TIM_Base_SetConfig+0x9a>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a0f      	ldr	r2, [pc, #60]	@ (800c20c <TIM_Base_SetConfig+0xcc>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d003      	beq.n	800c1da <TIM_Base_SetConfig+0x9a>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	4a0e      	ldr	r2, [pc, #56]	@ (800c210 <TIM_Base_SetConfig+0xd0>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d103      	bne.n	800c1e2 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	691a      	ldr	r2, [r3, #16]
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f043 0204 	orr.w	r2, r3, #4
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	68fa      	ldr	r2, [r7, #12]
 800c1f8:	601a      	str	r2, [r3, #0]
}
 800c1fa:	bf00      	nop
 800c1fc:	3714      	adds	r7, #20
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	40012c00 	.word	0x40012c00
 800c20c:	40014400 	.word	0x40014400
 800c210:	40014800 	.word	0x40014800

0800c214 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c214:	b480      	push	{r7}
 800c216:	b087      	sub	sp, #28
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	6a1b      	ldr	r3, [r3, #32]
 800c222:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	6a1b      	ldr	r3, [r3, #32]
 800c228:	f023 0201 	bic.w	r2, r3, #1
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	685b      	ldr	r3, [r3, #4]
 800c234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	699b      	ldr	r3, [r3, #24]
 800c23a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	f023 0303 	bic.w	r3, r3, #3
 800c24e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	68fa      	ldr	r2, [r7, #12]
 800c256:	4313      	orrs	r3, r2
 800c258:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	f023 0302 	bic.w	r3, r3, #2
 800c260:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	689b      	ldr	r3, [r3, #8]
 800c266:	697a      	ldr	r2, [r7, #20]
 800c268:	4313      	orrs	r3, r2
 800c26a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	4a25      	ldr	r2, [pc, #148]	@ (800c304 <TIM_OC1_SetConfig+0xf0>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d007      	beq.n	800c284 <TIM_OC1_SetConfig+0x70>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	4a24      	ldr	r2, [pc, #144]	@ (800c308 <TIM_OC1_SetConfig+0xf4>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d003      	beq.n	800c284 <TIM_OC1_SetConfig+0x70>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	4a23      	ldr	r2, [pc, #140]	@ (800c30c <TIM_OC1_SetConfig+0xf8>)
 800c280:	4293      	cmp	r3, r2
 800c282:	d10e      	bne.n	800c2a2 <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	f023 0204 	bic.w	r2, r3, #4
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c290:	697b      	ldr	r3, [r7, #20]
 800c292:	f023 0308 	bic.w	r3, r3, #8
 800c296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	68db      	ldr	r3, [r3, #12]
 800c29c:	697a      	ldr	r2, [r7, #20]
 800c29e:	4313      	orrs	r3, r2
 800c2a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	4a17      	ldr	r2, [pc, #92]	@ (800c304 <TIM_OC1_SetConfig+0xf0>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d007      	beq.n	800c2ba <TIM_OC1_SetConfig+0xa6>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	4a17      	ldr	r2, [pc, #92]	@ (800c30c <TIM_OC1_SetConfig+0xf8>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d003      	beq.n	800c2ba <TIM_OC1_SetConfig+0xa6>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	4a14      	ldr	r2, [pc, #80]	@ (800c308 <TIM_OC1_SetConfig+0xf4>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d111      	bne.n	800c2de <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c2c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c2c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	695b      	ldr	r3, [r3, #20]
 800c2ce:	693a      	ldr	r2, [r7, #16]
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	699b      	ldr	r3, [r3, #24]
 800c2d8:	693a      	ldr	r2, [r7, #16]
 800c2da:	4313      	orrs	r3, r2
 800c2dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	693a      	ldr	r2, [r7, #16]
 800c2e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	68fa      	ldr	r2, [r7, #12]
 800c2e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	685a      	ldr	r2, [r3, #4]
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	697a      	ldr	r2, [r7, #20]
 800c2f6:	621a      	str	r2, [r3, #32]
}
 800c2f8:	bf00      	nop
 800c2fa:	371c      	adds	r7, #28
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr
 800c304:	40012c00 	.word	0x40012c00
 800c308:	40014800 	.word	0x40014800
 800c30c:	40014400 	.word	0x40014400

0800c310 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c310:	b480      	push	{r7}
 800c312:	b087      	sub	sp, #28
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6a1b      	ldr	r3, [r3, #32]
 800c31e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6a1b      	ldr	r3, [r3, #32]
 800c324:	f023 0210 	bic.w	r2, r3, #16
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	699b      	ldr	r3, [r3, #24]
 800c336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c33e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c34a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	021b      	lsls	r3, r3, #8
 800c352:	68fa      	ldr	r2, [r7, #12]
 800c354:	4313      	orrs	r3, r2
 800c356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	f023 0320 	bic.w	r3, r3, #32
 800c35e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	689b      	ldr	r3, [r3, #8]
 800c364:	011b      	lsls	r3, r3, #4
 800c366:	697a      	ldr	r2, [r7, #20]
 800c368:	4313      	orrs	r3, r2
 800c36a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	4a23      	ldr	r2, [pc, #140]	@ (800c3fc <TIM_OC2_SetConfig+0xec>)
 800c370:	4293      	cmp	r3, r2
 800c372:	d10f      	bne.n	800c394 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	6a1b      	ldr	r3, [r3, #32]
 800c378:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c380:	697b      	ldr	r3, [r7, #20]
 800c382:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	68db      	ldr	r3, [r3, #12]
 800c38c:	011b      	lsls	r3, r3, #4
 800c38e:	697a      	ldr	r2, [r7, #20]
 800c390:	4313      	orrs	r3, r2
 800c392:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	4a19      	ldr	r2, [pc, #100]	@ (800c3fc <TIM_OC2_SetConfig+0xec>)
 800c398:	4293      	cmp	r3, r2
 800c39a:	d007      	beq.n	800c3ac <TIM_OC2_SetConfig+0x9c>
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	4a18      	ldr	r2, [pc, #96]	@ (800c400 <TIM_OC2_SetConfig+0xf0>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d003      	beq.n	800c3ac <TIM_OC2_SetConfig+0x9c>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	4a17      	ldr	r2, [pc, #92]	@ (800c404 <TIM_OC2_SetConfig+0xf4>)
 800c3a8:	4293      	cmp	r3, r2
 800c3aa:	d113      	bne.n	800c3d4 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c3b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c3ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	695b      	ldr	r3, [r3, #20]
 800c3c0:	009b      	lsls	r3, r3, #2
 800c3c2:	693a      	ldr	r2, [r7, #16]
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	699b      	ldr	r3, [r3, #24]
 800c3cc:	009b      	lsls	r3, r3, #2
 800c3ce:	693a      	ldr	r2, [r7, #16]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	693a      	ldr	r2, [r7, #16]
 800c3d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	68fa      	ldr	r2, [r7, #12]
 800c3de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	685a      	ldr	r2, [r3, #4]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	697a      	ldr	r2, [r7, #20]
 800c3ec:	621a      	str	r2, [r3, #32]
}
 800c3ee:	bf00      	nop
 800c3f0:	371c      	adds	r7, #28
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr
 800c3fa:	bf00      	nop
 800c3fc:	40012c00 	.word	0x40012c00
 800c400:	40014400 	.word	0x40014400
 800c404:	40014800 	.word	0x40014800

0800c408 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c408:	b480      	push	{r7}
 800c40a:	b087      	sub	sp, #28
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6a1b      	ldr	r3, [r3, #32]
 800c416:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	6a1b      	ldr	r3, [r3, #32]
 800c41c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	685b      	ldr	r3, [r3, #4]
 800c428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	69db      	ldr	r3, [r3, #28]
 800c42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c43a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f023 0303 	bic.w	r3, r3, #3
 800c442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	68fa      	ldr	r2, [r7, #12]
 800c44a:	4313      	orrs	r3, r2
 800c44c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c44e:	697b      	ldr	r3, [r7, #20]
 800c450:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c454:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	689b      	ldr	r3, [r3, #8]
 800c45a:	021b      	lsls	r3, r3, #8
 800c45c:	697a      	ldr	r2, [r7, #20]
 800c45e:	4313      	orrs	r3, r2
 800c460:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	4a22      	ldr	r2, [pc, #136]	@ (800c4f0 <TIM_OC3_SetConfig+0xe8>)
 800c466:	4293      	cmp	r3, r2
 800c468:	d10f      	bne.n	800c48a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6a1b      	ldr	r3, [r3, #32]
 800c46e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c47c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	68db      	ldr	r3, [r3, #12]
 800c482:	021b      	lsls	r3, r3, #8
 800c484:	697a      	ldr	r2, [r7, #20]
 800c486:	4313      	orrs	r3, r2
 800c488:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	4a18      	ldr	r2, [pc, #96]	@ (800c4f0 <TIM_OC3_SetConfig+0xe8>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d007      	beq.n	800c4a2 <TIM_OC3_SetConfig+0x9a>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	4a17      	ldr	r2, [pc, #92]	@ (800c4f4 <TIM_OC3_SetConfig+0xec>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d003      	beq.n	800c4a2 <TIM_OC3_SetConfig+0x9a>
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	4a16      	ldr	r2, [pc, #88]	@ (800c4f8 <TIM_OC3_SetConfig+0xf0>)
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	d113      	bne.n	800c4ca <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c4a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c4b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	695b      	ldr	r3, [r3, #20]
 800c4b6:	011b      	lsls	r3, r3, #4
 800c4b8:	693a      	ldr	r2, [r7, #16]
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	699b      	ldr	r3, [r3, #24]
 800c4c2:	011b      	lsls	r3, r3, #4
 800c4c4:	693a      	ldr	r2, [r7, #16]
 800c4c6:	4313      	orrs	r3, r2
 800c4c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	693a      	ldr	r2, [r7, #16]
 800c4ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	68fa      	ldr	r2, [r7, #12]
 800c4d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	685a      	ldr	r2, [r3, #4]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	697a      	ldr	r2, [r7, #20]
 800c4e2:	621a      	str	r2, [r3, #32]
}
 800c4e4:	bf00      	nop
 800c4e6:	371c      	adds	r7, #28
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr
 800c4f0:	40012c00 	.word	0x40012c00
 800c4f4:	40014400 	.word	0x40014400
 800c4f8:	40014800 	.word	0x40014800

0800c4fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b087      	sub	sp, #28
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	6a1b      	ldr	r3, [r3, #32]
 800c50a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6a1b      	ldr	r3, [r3, #32]
 800c510:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	685b      	ldr	r3, [r3, #4]
 800c51c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	69db      	ldr	r3, [r3, #28]
 800c522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c52a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c52e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	021b      	lsls	r3, r3, #8
 800c53e:	68fa      	ldr	r2, [r7, #12]
 800c540:	4313      	orrs	r3, r2
 800c542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c54a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	031b      	lsls	r3, r3, #12
 800c552:	693a      	ldr	r2, [r7, #16]
 800c554:	4313      	orrs	r3, r2
 800c556:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	4a14      	ldr	r2, [pc, #80]	@ (800c5ac <TIM_OC4_SetConfig+0xb0>)
 800c55c:	4293      	cmp	r3, r2
 800c55e:	d007      	beq.n	800c570 <TIM_OC4_SetConfig+0x74>
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	4a13      	ldr	r2, [pc, #76]	@ (800c5b0 <TIM_OC4_SetConfig+0xb4>)
 800c564:	4293      	cmp	r3, r2
 800c566:	d003      	beq.n	800c570 <TIM_OC4_SetConfig+0x74>
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	4a12      	ldr	r2, [pc, #72]	@ (800c5b4 <TIM_OC4_SetConfig+0xb8>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d109      	bne.n	800c584 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c576:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	695b      	ldr	r3, [r3, #20]
 800c57c:	019b      	lsls	r3, r3, #6
 800c57e:	697a      	ldr	r2, [r7, #20]
 800c580:	4313      	orrs	r3, r2
 800c582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	697a      	ldr	r2, [r7, #20]
 800c588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	68fa      	ldr	r2, [r7, #12]
 800c58e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	685a      	ldr	r2, [r3, #4]
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	693a      	ldr	r2, [r7, #16]
 800c59c:	621a      	str	r2, [r3, #32]
}
 800c59e:	bf00      	nop
 800c5a0:	371c      	adds	r7, #28
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a8:	4770      	bx	lr
 800c5aa:	bf00      	nop
 800c5ac:	40012c00 	.word	0x40012c00
 800c5b0:	40014400 	.word	0x40014400
 800c5b4:	40014800 	.word	0x40014800

0800c5b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b087      	sub	sp, #28
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6a1b      	ldr	r3, [r3, #32]
 800c5c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	6a1b      	ldr	r3, [r3, #32]
 800c5cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	685b      	ldr	r3, [r3, #4]
 800c5d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c5e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	68fa      	ldr	r2, [r7, #12]
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c5fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	689b      	ldr	r3, [r3, #8]
 800c602:	041b      	lsls	r3, r3, #16
 800c604:	693a      	ldr	r2, [r7, #16]
 800c606:	4313      	orrs	r3, r2
 800c608:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	4a13      	ldr	r2, [pc, #76]	@ (800c65c <TIM_OC5_SetConfig+0xa4>)
 800c60e:	4293      	cmp	r3, r2
 800c610:	d007      	beq.n	800c622 <TIM_OC5_SetConfig+0x6a>
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	4a12      	ldr	r2, [pc, #72]	@ (800c660 <TIM_OC5_SetConfig+0xa8>)
 800c616:	4293      	cmp	r3, r2
 800c618:	d003      	beq.n	800c622 <TIM_OC5_SetConfig+0x6a>
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	4a11      	ldr	r2, [pc, #68]	@ (800c664 <TIM_OC5_SetConfig+0xac>)
 800c61e:	4293      	cmp	r3, r2
 800c620:	d109      	bne.n	800c636 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c628:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	695b      	ldr	r3, [r3, #20]
 800c62e:	021b      	lsls	r3, r3, #8
 800c630:	697a      	ldr	r2, [r7, #20]
 800c632:	4313      	orrs	r3, r2
 800c634:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	697a      	ldr	r2, [r7, #20]
 800c63a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	68fa      	ldr	r2, [r7, #12]
 800c640:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	685a      	ldr	r2, [r3, #4]
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	693a      	ldr	r2, [r7, #16]
 800c64e:	621a      	str	r2, [r3, #32]
}
 800c650:	bf00      	nop
 800c652:	371c      	adds	r7, #28
 800c654:	46bd      	mov	sp, r7
 800c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65a:	4770      	bx	lr
 800c65c:	40012c00 	.word	0x40012c00
 800c660:	40014400 	.word	0x40014400
 800c664:	40014800 	.word	0x40014800

0800c668 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c668:	b480      	push	{r7}
 800c66a:	b087      	sub	sp, #28
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
 800c670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6a1b      	ldr	r3, [r3, #32]
 800c676:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6a1b      	ldr	r3, [r3, #32]
 800c67c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c68e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c696:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c69a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	021b      	lsls	r3, r3, #8
 800c6a2:	68fa      	ldr	r2, [r7, #12]
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c6ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	689b      	ldr	r3, [r3, #8]
 800c6b4:	051b      	lsls	r3, r3, #20
 800c6b6:	693a      	ldr	r2, [r7, #16]
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	4a14      	ldr	r2, [pc, #80]	@ (800c710 <TIM_OC6_SetConfig+0xa8>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d007      	beq.n	800c6d4 <TIM_OC6_SetConfig+0x6c>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	4a13      	ldr	r2, [pc, #76]	@ (800c714 <TIM_OC6_SetConfig+0xac>)
 800c6c8:	4293      	cmp	r3, r2
 800c6ca:	d003      	beq.n	800c6d4 <TIM_OC6_SetConfig+0x6c>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	4a12      	ldr	r2, [pc, #72]	@ (800c718 <TIM_OC6_SetConfig+0xb0>)
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	d109      	bne.n	800c6e8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c6da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	695b      	ldr	r3, [r3, #20]
 800c6e0:	029b      	lsls	r3, r3, #10
 800c6e2:	697a      	ldr	r2, [r7, #20]
 800c6e4:	4313      	orrs	r3, r2
 800c6e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	697a      	ldr	r2, [r7, #20]
 800c6ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	68fa      	ldr	r2, [r7, #12]
 800c6f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	685a      	ldr	r2, [r3, #4]
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	693a      	ldr	r2, [r7, #16]
 800c700:	621a      	str	r2, [r3, #32]
}
 800c702:	bf00      	nop
 800c704:	371c      	adds	r7, #28
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr
 800c70e:	bf00      	nop
 800c710:	40012c00 	.word	0x40012c00
 800c714:	40014400 	.word	0x40014400
 800c718:	40014800 	.word	0x40014800

0800c71c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b087      	sub	sp, #28
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
 800c728:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	6a1b      	ldr	r3, [r3, #32]
 800c72e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	6a1b      	ldr	r3, [r3, #32]
 800c734:	f023 0201 	bic.w	r2, r3, #1
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	4a27      	ldr	r2, [pc, #156]	@ (800c7dc <TIM_TI1_SetConfig+0xc0>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d007      	beq.n	800c754 <TIM_TI1_SetConfig+0x38>
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	4a26      	ldr	r2, [pc, #152]	@ (800c7e0 <TIM_TI1_SetConfig+0xc4>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d003      	beq.n	800c754 <TIM_TI1_SetConfig+0x38>
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	4a25      	ldr	r2, [pc, #148]	@ (800c7e4 <TIM_TI1_SetConfig+0xc8>)
 800c750:	4293      	cmp	r3, r2
 800c752:	d105      	bne.n	800c760 <TIM_TI1_SetConfig+0x44>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	6a1b      	ldr	r3, [r3, #32]
 800c758:	f023 0204 	bic.w	r2, r3, #4
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	699b      	ldr	r3, [r3, #24]
 800c764:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	4a1c      	ldr	r2, [pc, #112]	@ (800c7dc <TIM_TI1_SetConfig+0xc0>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d003      	beq.n	800c776 <TIM_TI1_SetConfig+0x5a>
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c774:	d101      	bne.n	800c77a <TIM_TI1_SetConfig+0x5e>
 800c776:	2301      	movs	r3, #1
 800c778:	e000      	b.n	800c77c <TIM_TI1_SetConfig+0x60>
 800c77a:	2300      	movs	r3, #0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d008      	beq.n	800c792 <TIM_TI1_SetConfig+0x76>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	f023 0303 	bic.w	r3, r3, #3
 800c786:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c788:	697a      	ldr	r2, [r7, #20]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	4313      	orrs	r3, r2
 800c78e:	617b      	str	r3, [r7, #20]
 800c790:	e003      	b.n	800c79a <TIM_TI1_SetConfig+0x7e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	f043 0301 	orr.w	r3, r3, #1
 800c798:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c79a:	697b      	ldr	r3, [r7, #20]
 800c79c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c7a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	011b      	lsls	r3, r3, #4
 800c7a6:	b2db      	uxtb	r3, r3
 800c7a8:	697a      	ldr	r2, [r7, #20]
 800c7aa:	4313      	orrs	r3, r2
 800c7ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	f023 030a 	bic.w	r3, r3, #10
 800c7b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	f003 030a 	and.w	r3, r3, #10
 800c7bc:	693a      	ldr	r2, [r7, #16]
 800c7be:	4313      	orrs	r3, r2
 800c7c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	697a      	ldr	r2, [r7, #20]
 800c7c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	693a      	ldr	r2, [r7, #16]
 800c7cc:	621a      	str	r2, [r3, #32]
}
 800c7ce:	bf00      	nop
 800c7d0:	371c      	adds	r7, #28
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr
 800c7da:	bf00      	nop
 800c7dc:	40012c00 	.word	0x40012c00
 800c7e0:	40014800 	.word	0x40014800
 800c7e4:	40014400 	.word	0x40014400

0800c7e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b087      	sub	sp, #28
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	60b9      	str	r1, [r7, #8]
 800c7f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	6a1b      	ldr	r3, [r3, #32]
 800c7f8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	6a1b      	ldr	r3, [r3, #32]
 800c7fe:	f023 0201 	bic.w	r2, r3, #1
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	4a18      	ldr	r2, [pc, #96]	@ (800c86c <TIM_TI1_ConfigInputStage+0x84>)
 800c80a:	4293      	cmp	r3, r2
 800c80c:	d007      	beq.n	800c81e <TIM_TI1_ConfigInputStage+0x36>
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	4a17      	ldr	r2, [pc, #92]	@ (800c870 <TIM_TI1_ConfigInputStage+0x88>)
 800c812:	4293      	cmp	r3, r2
 800c814:	d003      	beq.n	800c81e <TIM_TI1_ConfigInputStage+0x36>
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	4a16      	ldr	r2, [pc, #88]	@ (800c874 <TIM_TI1_ConfigInputStage+0x8c>)
 800c81a:	4293      	cmp	r3, r2
 800c81c:	d105      	bne.n	800c82a <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	6a1b      	ldr	r3, [r3, #32]
 800c822:	f023 0204 	bic.w	r2, r3, #4
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	699b      	ldr	r3, [r3, #24]
 800c82e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	011b      	lsls	r3, r3, #4
 800c83c:	693a      	ldr	r2, [r7, #16]
 800c83e:	4313      	orrs	r3, r2
 800c840:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	f023 030a 	bic.w	r3, r3, #10
 800c848:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	4313      	orrs	r3, r2
 800c850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	693a      	ldr	r2, [r7, #16]
 800c856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	697a      	ldr	r2, [r7, #20]
 800c85c:	621a      	str	r2, [r3, #32]
}
 800c85e:	bf00      	nop
 800c860:	371c      	adds	r7, #28
 800c862:	46bd      	mov	sp, r7
 800c864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c868:	4770      	bx	lr
 800c86a:	bf00      	nop
 800c86c:	40012c00 	.word	0x40012c00
 800c870:	40014800 	.word	0x40014800
 800c874:	40014400 	.word	0x40014400

0800c878 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c878:	b480      	push	{r7}
 800c87a:	b087      	sub	sp, #28
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	60f8      	str	r0, [r7, #12]
 800c880:	60b9      	str	r1, [r7, #8]
 800c882:	607a      	str	r2, [r7, #4]
 800c884:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	6a1b      	ldr	r3, [r3, #32]
 800c88a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	6a1b      	ldr	r3, [r3, #32]
 800c890:	f023 0210 	bic.w	r2, r3, #16
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	4a1b      	ldr	r2, [pc, #108]	@ (800c908 <TIM_TI2_SetConfig+0x90>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	d105      	bne.n	800c8ac <TIM_TI2_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	6a1b      	ldr	r3, [r3, #32]
 800c8a4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	699b      	ldr	r3, [r3, #24]
 800c8b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c8b2:	693b      	ldr	r3, [r7, #16]
 800c8b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c8b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	021b      	lsls	r3, r3, #8
 800c8be:	693a      	ldr	r2, [r7, #16]
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c8ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	031b      	lsls	r3, r3, #12
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	693a      	ldr	r2, [r7, #16]
 800c8d4:	4313      	orrs	r3, r2
 800c8d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c8de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	011b      	lsls	r3, r3, #4
 800c8e4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c8e8:	697a      	ldr	r2, [r7, #20]
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	693a      	ldr	r2, [r7, #16]
 800c8f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	697a      	ldr	r2, [r7, #20]
 800c8f8:	621a      	str	r2, [r3, #32]
}
 800c8fa:	bf00      	nop
 800c8fc:	371c      	adds	r7, #28
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr
 800c906:	bf00      	nop
 800c908:	40012c00 	.word	0x40012c00

0800c90c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b087      	sub	sp, #28
 800c910:	af00      	add	r7, sp, #0
 800c912:	60f8      	str	r0, [r7, #12]
 800c914:	60b9      	str	r1, [r7, #8]
 800c916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	6a1b      	ldr	r3, [r3, #32]
 800c91c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	6a1b      	ldr	r3, [r3, #32]
 800c922:	f023 0210 	bic.w	r2, r3, #16
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	4a14      	ldr	r2, [pc, #80]	@ (800c980 <TIM_TI2_ConfigInputStage+0x74>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d105      	bne.n	800c93e <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	6a1b      	ldr	r3, [r3, #32]
 800c936:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	699b      	ldr	r3, [r3, #24]
 800c942:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c94a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	031b      	lsls	r3, r3, #12
 800c950:	693a      	ldr	r2, [r7, #16]
 800c952:	4313      	orrs	r3, r2
 800c954:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c95c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	011b      	lsls	r3, r3, #4
 800c962:	697a      	ldr	r2, [r7, #20]
 800c964:	4313      	orrs	r3, r2
 800c966:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	693a      	ldr	r2, [r7, #16]
 800c96c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	697a      	ldr	r2, [r7, #20]
 800c972:	621a      	str	r2, [r3, #32]
}
 800c974:	bf00      	nop
 800c976:	371c      	adds	r7, #28
 800c978:	46bd      	mov	sp, r7
 800c97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97e:	4770      	bx	lr
 800c980:	40012c00 	.word	0x40012c00

0800c984 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c984:	b480      	push	{r7}
 800c986:	b087      	sub	sp, #28
 800c988:	af00      	add	r7, sp, #0
 800c98a:	60f8      	str	r0, [r7, #12]
 800c98c:	60b9      	str	r1, [r7, #8]
 800c98e:	607a      	str	r2, [r7, #4]
 800c990:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	6a1b      	ldr	r3, [r3, #32]
 800c996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	6a1b      	ldr	r3, [r3, #32]
 800c99c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	4a1a      	ldr	r2, [pc, #104]	@ (800ca10 <TIM_TI3_SetConfig+0x8c>)
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d105      	bne.n	800c9b8 <TIM_TI3_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	6a1b      	ldr	r3, [r3, #32]
 800c9b0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	69db      	ldr	r3, [r3, #28]
 800c9bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	f023 0303 	bic.w	r3, r3, #3
 800c9c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800c9c6:	693a      	ldr	r2, [r7, #16]
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c9d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	011b      	lsls	r3, r3, #4
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	693a      	ldr	r2, [r7, #16]
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800c9e8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	021b      	lsls	r3, r3, #8
 800c9ee:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800c9f2:	697a      	ldr	r2, [r7, #20]
 800c9f4:	4313      	orrs	r3, r2
 800c9f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	693a      	ldr	r2, [r7, #16]
 800c9fc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	697a      	ldr	r2, [r7, #20]
 800ca02:	621a      	str	r2, [r3, #32]
}
 800ca04:	bf00      	nop
 800ca06:	371c      	adds	r7, #28
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0e:	4770      	bx	lr
 800ca10:	40012c00 	.word	0x40012c00

0800ca14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ca14:	b480      	push	{r7}
 800ca16:	b087      	sub	sp, #28
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	60f8      	str	r0, [r7, #12]
 800ca1c:	60b9      	str	r1, [r7, #8]
 800ca1e:	607a      	str	r2, [r7, #4]
 800ca20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	6a1b      	ldr	r3, [r3, #32]
 800ca26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	6a1b      	ldr	r3, [r3, #32]
 800ca2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	69db      	ldr	r3, [r3, #28]
 800ca38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ca40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	021b      	lsls	r3, r3, #8
 800ca46:	693a      	ldr	r2, [r7, #16]
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ca52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	031b      	lsls	r3, r3, #12
 800ca58:	b29b      	uxth	r3, r3
 800ca5a:	693a      	ldr	r2, [r7, #16]
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ca66:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	031b      	lsls	r3, r3, #12
 800ca6c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800ca70:	697a      	ldr	r2, [r7, #20]
 800ca72:	4313      	orrs	r3, r2
 800ca74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	693a      	ldr	r2, [r7, #16]
 800ca7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	697a      	ldr	r2, [r7, #20]
 800ca80:	621a      	str	r2, [r3, #32]
}
 800ca82:	bf00      	nop
 800ca84:	371c      	adds	r7, #28
 800ca86:	46bd      	mov	sp, r7
 800ca88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8c:	4770      	bx	lr

0800ca8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ca8e:	b480      	push	{r7}
 800ca90:	b085      	sub	sp, #20
 800ca92:	af00      	add	r7, sp, #0
 800ca94:	6078      	str	r0, [r7, #4]
 800ca96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	689b      	ldr	r3, [r3, #8]
 800ca9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800caa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800caaa:	683a      	ldr	r2, [r7, #0]
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	4313      	orrs	r3, r2
 800cab0:	f043 0307 	orr.w	r3, r3, #7
 800cab4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	68fa      	ldr	r2, [r7, #12]
 800caba:	609a      	str	r2, [r3, #8]
}
 800cabc:	bf00      	nop
 800cabe:	3714      	adds	r7, #20
 800cac0:	46bd      	mov	sp, r7
 800cac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac6:	4770      	bx	lr

0800cac8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cac8:	b480      	push	{r7}
 800caca:	b087      	sub	sp, #28
 800cacc:	af00      	add	r7, sp, #0
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	60b9      	str	r1, [r7, #8]
 800cad2:	607a      	str	r2, [r7, #4]
 800cad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	689b      	ldr	r3, [r3, #8]
 800cada:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cae2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	021a      	lsls	r2, r3, #8
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	431a      	orrs	r2, r3
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	4313      	orrs	r3, r2
 800caf0:	697a      	ldr	r2, [r7, #20]
 800caf2:	4313      	orrs	r3, r2
 800caf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	697a      	ldr	r2, [r7, #20]
 800cafa:	609a      	str	r2, [r3, #8]
}
 800cafc:	bf00      	nop
 800cafe:	371c      	adds	r7, #28
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cb08:	b480      	push	{r7}
 800cb0a:	b085      	sub	sp, #20
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
 800cb10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb18:	2b01      	cmp	r3, #1
 800cb1a:	d101      	bne.n	800cb20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cb1c:	2302      	movs	r3, #2
 800cb1e:	e04a      	b.n	800cbb6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2201      	movs	r2, #1
 800cb24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2202      	movs	r2, #2
 800cb2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	685b      	ldr	r3, [r3, #4]
 800cb36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	689b      	ldr	r3, [r3, #8]
 800cb3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a1f      	ldr	r2, [pc, #124]	@ (800cbc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d108      	bne.n	800cb5c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cb50:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	68fa      	ldr	r2, [r7, #12]
 800cb58:	4313      	orrs	r3, r2
 800cb5a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	68fa      	ldr	r2, [r7, #12]
 800cb6a:	4313      	orrs	r3, r2
 800cb6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	68fa      	ldr	r2, [r7, #12]
 800cb74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	4a12      	ldr	r2, [pc, #72]	@ (800cbc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800cb7c:	4293      	cmp	r3, r2
 800cb7e:	d004      	beq.n	800cb8a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb88:	d10c      	bne.n	800cba4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	689b      	ldr	r3, [r3, #8]
 800cb96:	68ba      	ldr	r2, [r7, #8]
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	68ba      	ldr	r2, [r7, #8]
 800cba2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2201      	movs	r2, #1
 800cba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cbb4:	2300      	movs	r3, #0
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3714      	adds	r7, #20
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc0:	4770      	bx	lr
 800cbc2:	bf00      	nop
 800cbc4:	40012c00 	.word	0x40012c00

0800cbc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b085      	sub	sp, #20
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
 800cbd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	d101      	bne.n	800cbe4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cbe0:	2302      	movs	r3, #2
 800cbe2:	e06e      	b.n	800ccc2 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	68db      	ldr	r3, [r3, #12]
 800cbf6:	4313      	orrs	r3, r2
 800cbf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	689b      	ldr	r3, [r3, #8]
 800cc04:	4313      	orrs	r3, r2
 800cc06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	685b      	ldr	r3, [r3, #4]
 800cc12:	4313      	orrs	r3, r2
 800cc14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	4313      	orrs	r3, r2
 800cc22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	691b      	ldr	r3, [r3, #16]
 800cc2e:	4313      	orrs	r3, r2
 800cc30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	695b      	ldr	r3, [r3, #20]
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc4a:	4313      	orrs	r3, r2
 800cc4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	699b      	ldr	r3, [r3, #24]
 800cc58:	041b      	lsls	r3, r3, #16
 800cc5a:	4313      	orrs	r3, r2
 800cc5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	69db      	ldr	r3, [r3, #28]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4a17      	ldr	r2, [pc, #92]	@ (800ccd0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d11c      	bne.n	800ccb0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc80:	051b      	lsls	r3, r3, #20
 800cc82:	4313      	orrs	r3, r2
 800cc84:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	6a1b      	ldr	r3, [r3, #32]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccac:	4313      	orrs	r3, r2
 800ccae:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	68fa      	ldr	r2, [r7, #12]
 800ccb6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ccc0:	2300      	movs	r3, #0
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3714      	adds	r7, #20
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
 800ccce:	bf00      	nop
 800ccd0:	40012c00 	.word	0x40012c00

0800ccd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b083      	sub	sp, #12
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ccdc:	bf00      	nop
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cce8:	b480      	push	{r7}
 800ccea:	b083      	sub	sp, #12
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ccf0:	bf00      	nop
 800ccf2:	370c      	adds	r7, #12
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cd04:	bf00      	nop
 800cd06:	370c      	adds	r7, #12
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0e:	4770      	bx	lr

0800cd10 <LL_RCC_GetUSARTClockSource>:
{
 800cd10:	b480      	push	{r7}
 800cd12:	b083      	sub	sp, #12
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800cd18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd1c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	4013      	ands	r3, r2
}
 800cd24:	4618      	mov	r0, r3
 800cd26:	370c      	adds	r7, #12
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <LL_RCC_GetLPUARTClockSource>:
{
 800cd30:	b480      	push	{r7}
 800cd32:	b083      	sub	sp, #12
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800cd38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd3c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	4013      	ands	r3, r2
}
 800cd44:	4618      	mov	r0, r3
 800cd46:	370c      	adds	r7, #12
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4e:	4770      	bx	lr

0800cd50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b082      	sub	sp, #8
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d101      	bne.n	800cd62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cd5e:	2301      	movs	r3, #1
 800cd60:	e042      	b.n	800cde8 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d106      	bne.n	800cd7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f7f7 fe4b 	bl	8004a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2224      	movs	r2, #36	@ 0x24
 800cd7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	681a      	ldr	r2, [r3, #0]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f022 0201 	bic.w	r2, r2, #1
 800cd90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d002      	beq.n	800cda0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f000 fdb2 	bl	800d904 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f000 fb87 	bl	800d4b4 <UART_SetConfig>
 800cda6:	4603      	mov	r3, r0
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	d101      	bne.n	800cdb0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800cdac:	2301      	movs	r3, #1
 800cdae:	e01b      	b.n	800cde8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	685a      	ldr	r2, [r3, #4]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cdbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	689a      	ldr	r2, [r3, #8]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cdce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	681a      	ldr	r2, [r3, #0]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f042 0201 	orr.w	r2, r2, #1
 800cdde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f000 fe31 	bl	800da48 <UART_CheckIdleState>
 800cde6:	4603      	mov	r3, r0
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3708      	adds	r7, #8
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}

0800cdf0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b0ba      	sub	sp, #232	@ 0xe8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	69db      	ldr	r3, [r3, #28]
 800cdfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	689b      	ldr	r3, [r3, #8]
 800ce12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ce16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ce1a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ce1e:	4013      	ands	r3, r2
 800ce20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ce24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d11b      	bne.n	800ce64 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ce2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce30:	f003 0320 	and.w	r3, r3, #32
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d015      	beq.n	800ce64 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ce38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce3c:	f003 0320 	and.w	r3, r3, #32
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d105      	bne.n	800ce50 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ce44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d009      	beq.n	800ce64 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	f000 8300 	beq.w	800d45a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	4798      	blx	r3
      }
      return;
 800ce62:	e2fa      	b.n	800d45a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ce64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	f000 8123 	beq.w	800d0b4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ce6e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ce72:	4b8d      	ldr	r3, [pc, #564]	@ (800d0a8 <HAL_UART_IRQHandler+0x2b8>)
 800ce74:	4013      	ands	r3, r2
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d106      	bne.n	800ce88 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ce7a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ce7e:	4b8b      	ldr	r3, [pc, #556]	@ (800d0ac <HAL_UART_IRQHandler+0x2bc>)
 800ce80:	4013      	ands	r3, r2
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	f000 8116 	beq.w	800d0b4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce8c:	f003 0301 	and.w	r3, r3, #1
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d011      	beq.n	800ceb8 <HAL_UART_IRQHandler+0xc8>
 800ce94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d00b      	beq.n	800ceb8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	2201      	movs	r2, #1
 800cea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ceae:	f043 0201 	orr.w	r2, r3, #1
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ceb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cebc:	f003 0302 	and.w	r3, r3, #2
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d011      	beq.n	800cee8 <HAL_UART_IRQHandler+0xf8>
 800cec4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cec8:	f003 0301 	and.w	r3, r3, #1
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d00b      	beq.n	800cee8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	2202      	movs	r2, #2
 800ced6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cede:	f043 0204 	orr.w	r2, r3, #4
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ceec:	f003 0304 	and.w	r3, r3, #4
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d011      	beq.n	800cf18 <HAL_UART_IRQHandler+0x128>
 800cef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cef8:	f003 0301 	and.w	r3, r3, #1
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d00b      	beq.n	800cf18 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	2204      	movs	r2, #4
 800cf06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf0e:	f043 0202 	orr.w	r2, r3, #2
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cf18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf1c:	f003 0308 	and.w	r3, r3, #8
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d017      	beq.n	800cf54 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cf24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf28:	f003 0320 	and.w	r3, r3, #32
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d105      	bne.n	800cf3c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cf30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cf34:	4b5c      	ldr	r3, [pc, #368]	@ (800d0a8 <HAL_UART_IRQHandler+0x2b8>)
 800cf36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d00b      	beq.n	800cf54 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	2208      	movs	r2, #8
 800cf42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf4a:	f043 0208 	orr.w	r2, r3, #8
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cf54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d012      	beq.n	800cf86 <HAL_UART_IRQHandler+0x196>
 800cf60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d00c      	beq.n	800cf86 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cf74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf7c:	f043 0220 	orr.w	r2, r3, #32
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	f000 8266 	beq.w	800d45e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cf92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf96:	f003 0320 	and.w	r3, r3, #32
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d013      	beq.n	800cfc6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cf9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cfa2:	f003 0320 	and.w	r3, r3, #32
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d105      	bne.n	800cfb6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cfaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cfae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d007      	beq.n	800cfc6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d003      	beq.n	800cfc6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfcc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	689b      	ldr	r3, [r3, #8]
 800cfd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfda:	2b40      	cmp	r3, #64	@ 0x40
 800cfdc:	d005      	beq.n	800cfea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cfde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cfe2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d054      	beq.n	800d094 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 fe43 	bl	800dc76 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	689b      	ldr	r3, [r3, #8]
 800cff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cffa:	2b40      	cmp	r3, #64	@ 0x40
 800cffc:	d146      	bne.n	800d08c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	3308      	adds	r3, #8
 800d004:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d008:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d00c:	e853 3f00 	ldrex	r3, [r3]
 800d010:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d014:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d018:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d01c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	3308      	adds	r3, #8
 800d026:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d02a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d02e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d032:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d036:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d03a:	e841 2300 	strex	r3, r2, [r1]
 800d03e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d042:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d046:	2b00      	cmp	r3, #0
 800d048:	d1d9      	bne.n	800cffe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d050:	2b00      	cmp	r3, #0
 800d052:	d017      	beq.n	800d084 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d05a:	4a15      	ldr	r2, [pc, #84]	@ (800d0b0 <HAL_UART_IRQHandler+0x2c0>)
 800d05c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d064:	4618      	mov	r0, r3
 800d066:	f7f9 febc 	bl	8006de2 <HAL_DMA_Abort_IT>
 800d06a:	4603      	mov	r3, r0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d019      	beq.n	800d0a4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d078:	687a      	ldr	r2, [r7, #4]
 800d07a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d07e:	4610      	mov	r0, r2
 800d080:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d082:	e00f      	b.n	800d0a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f000 f9ff 	bl	800d488 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d08a:	e00b      	b.n	800d0a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d08c:	6878      	ldr	r0, [r7, #4]
 800d08e:	f000 f9fb 	bl	800d488 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d092:	e007      	b.n	800d0a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f000 f9f7 	bl	800d488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d0a2:	e1dc      	b.n	800d45e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d0a4:	bf00      	nop
    return;
 800d0a6:	e1da      	b.n	800d45e <HAL_UART_IRQHandler+0x66e>
 800d0a8:	10000001 	.word	0x10000001
 800d0ac:	04000120 	.word	0x04000120
 800d0b0:	0800dd43 	.word	0x0800dd43

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d0b8:	2b01      	cmp	r3, #1
 800d0ba:	f040 8170 	bne.w	800d39e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d0be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0c2:	f003 0310 	and.w	r3, r3, #16
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	f000 8169 	beq.w	800d39e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d0cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0d0:	f003 0310 	and.w	r3, r3, #16
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	f000 8162 	beq.w	800d39e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	2210      	movs	r2, #16
 800d0e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	689b      	ldr	r3, [r3, #8]
 800d0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0ec:	2b40      	cmp	r3, #64	@ 0x40
 800d0ee:	f040 80d8 	bne.w	800d2a2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d100:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d104:	2b00      	cmp	r3, #0
 800d106:	f000 80af 	beq.w	800d268 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d110:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d114:	429a      	cmp	r2, r3
 800d116:	f080 80a7 	bcs.w	800d268 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d120:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	f003 0320 	and.w	r3, r3, #32
 800d132:	2b00      	cmp	r3, #0
 800d134:	f040 8087 	bne.w	800d246 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d140:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d144:	e853 3f00 	ldrex	r3, [r3]
 800d148:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d14c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d154:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	461a      	mov	r2, r3
 800d15e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d162:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d166:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d16a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d16e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d172:	e841 2300 	strex	r3, r2, [r1]
 800d176:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d17a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d1da      	bne.n	800d138 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	3308      	adds	r3, #8
 800d188:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d18a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d18c:	e853 3f00 	ldrex	r3, [r3]
 800d190:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d192:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d194:	f023 0301 	bic.w	r3, r3, #1
 800d198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	3308      	adds	r3, #8
 800d1a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d1a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d1aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d1ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d1b2:	e841 2300 	strex	r3, r2, [r1]
 800d1b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d1b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1e1      	bne.n	800d182 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	3308      	adds	r3, #8
 800d1c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d1c8:	e853 3f00 	ldrex	r3, [r3]
 800d1cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d1ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	3308      	adds	r3, #8
 800d1de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d1e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d1e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d1e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d1ea:	e841 2300 	strex	r3, r2, [r1]
 800d1ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d1f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d1e3      	bne.n	800d1be <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2220      	movs	r2, #32
 800d1fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	2200      	movs	r2, #0
 800d202:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d20a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d20c:	e853 3f00 	ldrex	r3, [r3]
 800d210:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d214:	f023 0310 	bic.w	r3, r3, #16
 800d218:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	461a      	mov	r2, r3
 800d222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d226:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d228:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d22a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d22c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d22e:	e841 2300 	strex	r3, r2, [r1]
 800d232:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d234:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d236:	2b00      	cmp	r3, #0
 800d238:	d1e4      	bne.n	800d204 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d240:	4618      	mov	r0, r3
 800d242:	f7f9 fd6f 	bl	8006d24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2202      	movs	r2, #2
 800d24a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d258:	b29b      	uxth	r3, r3
 800d25a:	1ad3      	subs	r3, r2, r3
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	4619      	mov	r1, r3
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 f91b 	bl	800d49c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d266:	e0fc      	b.n	800d462 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d26e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d272:	429a      	cmp	r2, r3
 800d274:	f040 80f5 	bne.w	800d462 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f003 0320 	and.w	r3, r3, #32
 800d286:	2b20      	cmp	r3, #32
 800d288:	f040 80eb 	bne.w	800d462 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2202      	movs	r2, #2
 800d290:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d298:	4619      	mov	r1, r3
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f000 f8fe 	bl	800d49c <HAL_UARTEx_RxEventCallback>
      return;
 800d2a0:	e0df      	b.n	800d462 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d2ae:	b29b      	uxth	r3, r3
 800d2b0:	1ad3      	subs	r3, r2, r3
 800d2b2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	f000 80d1 	beq.w	800d466 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800d2c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f000 80cc 	beq.w	800d466 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d6:	e853 3f00 	ldrex	r3, [r3]
 800d2da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d2e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	461a      	mov	r2, r3
 800d2ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d2f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d2f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d2f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d2f8:	e841 2300 	strex	r3, r2, [r1]
 800d2fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d2fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d300:	2b00      	cmp	r3, #0
 800d302:	d1e4      	bne.n	800d2ce <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	3308      	adds	r3, #8
 800d30a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d30c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30e:	e853 3f00 	ldrex	r3, [r3]
 800d312:	623b      	str	r3, [r7, #32]
   return(result);
 800d314:	6a3b      	ldr	r3, [r7, #32]
 800d316:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d31a:	f023 0301 	bic.w	r3, r3, #1
 800d31e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	3308      	adds	r3, #8
 800d328:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d32c:	633a      	str	r2, [r7, #48]	@ 0x30
 800d32e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d330:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d332:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d334:	e841 2300 	strex	r3, r2, [r1]
 800d338:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d1e1      	bne.n	800d304 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2220      	movs	r2, #32
 800d344:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2200      	movs	r2, #0
 800d34c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2200      	movs	r2, #0
 800d352:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	e853 3f00 	ldrex	r3, [r3]
 800d360:	60fb      	str	r3, [r7, #12]
   return(result);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	f023 0310 	bic.w	r3, r3, #16
 800d368:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	461a      	mov	r2, r3
 800d372:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d376:	61fb      	str	r3, [r7, #28]
 800d378:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d37a:	69b9      	ldr	r1, [r7, #24]
 800d37c:	69fa      	ldr	r2, [r7, #28]
 800d37e:	e841 2300 	strex	r3, r2, [r1]
 800d382:	617b      	str	r3, [r7, #20]
   return(result);
 800d384:	697b      	ldr	r3, [r7, #20]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d1e4      	bne.n	800d354 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	2202      	movs	r2, #2
 800d38e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d394:	4619      	mov	r1, r3
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f000 f880 	bl	800d49c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d39c:	e063      	b.n	800d466 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d39e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d3a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d00e      	beq.n	800d3c8 <HAL_UART_IRQHandler+0x5d8>
 800d3aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d3ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d008      	beq.n	800d3c8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d3be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 fcf7 	bl	800ddb4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d3c6:	e051      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d3c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d3cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d014      	beq.n	800d3fe <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d3d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d3d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d105      	bne.n	800d3ec <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d3e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d3e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d008      	beq.n	800d3fe <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d03a      	beq.n	800d46a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	4798      	blx	r3
    }
    return;
 800d3fc:	e035      	b.n	800d46a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d3fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d406:	2b00      	cmp	r3, #0
 800d408:	d009      	beq.n	800d41e <HAL_UART_IRQHandler+0x62e>
 800d40a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d40e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d412:	2b00      	cmp	r3, #0
 800d414:	d003      	beq.n	800d41e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d416:	6878      	ldr	r0, [r7, #4]
 800d418:	f000 fca1 	bl	800dd5e <UART_EndTransmit_IT>
    return;
 800d41c:	e026      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d41e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d422:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d426:	2b00      	cmp	r3, #0
 800d428:	d009      	beq.n	800d43e <HAL_UART_IRQHandler+0x64e>
 800d42a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d42e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d432:	2b00      	cmp	r3, #0
 800d434:	d003      	beq.n	800d43e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	f000 fcd0 	bl	800dddc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d43c:	e016      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d43e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d442:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d446:	2b00      	cmp	r3, #0
 800d448:	d010      	beq.n	800d46c <HAL_UART_IRQHandler+0x67c>
 800d44a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d44e:	2b00      	cmp	r3, #0
 800d450:	da0c      	bge.n	800d46c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f000 fcb8 	bl	800ddc8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d458:	e008      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
      return;
 800d45a:	bf00      	nop
 800d45c:	e006      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
    return;
 800d45e:	bf00      	nop
 800d460:	e004      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
      return;
 800d462:	bf00      	nop
 800d464:	e002      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
      return;
 800d466:	bf00      	nop
 800d468:	e000      	b.n	800d46c <HAL_UART_IRQHandler+0x67c>
    return;
 800d46a:	bf00      	nop
  }
}
 800d46c:	37e8      	adds	r7, #232	@ 0xe8
 800d46e:	46bd      	mov	sp, r7
 800d470:	bd80      	pop	{r7, pc}
 800d472:	bf00      	nop

0800d474 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d474:	b480      	push	{r7}
 800d476:	b083      	sub	sp, #12
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d47c:	bf00      	nop
 800d47e:	370c      	adds	r7, #12
 800d480:	46bd      	mov	sp, r7
 800d482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d486:	4770      	bx	lr

0800d488 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d488:	b480      	push	{r7}
 800d48a:	b083      	sub	sp, #12
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d490:	bf00      	nop
 800d492:	370c      	adds	r7, #12
 800d494:	46bd      	mov	sp, r7
 800d496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49a:	4770      	bx	lr

0800d49c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d49c:	b480      	push	{r7}
 800d49e:	b083      	sub	sp, #12
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
 800d4a4:	460b      	mov	r3, r1
 800d4a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d4a8:	bf00      	nop
 800d4aa:	370c      	adds	r7, #12
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b2:	4770      	bx	lr

0800d4b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d4b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d4b8:	b08c      	sub	sp, #48	@ 0x30
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d4c4:	697b      	ldr	r3, [r7, #20]
 800d4c6:	689a      	ldr	r2, [r3, #8]
 800d4c8:	697b      	ldr	r3, [r7, #20]
 800d4ca:	691b      	ldr	r3, [r3, #16]
 800d4cc:	431a      	orrs	r2, r3
 800d4ce:	697b      	ldr	r3, [r7, #20]
 800d4d0:	695b      	ldr	r3, [r3, #20]
 800d4d2:	431a      	orrs	r2, r3
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	69db      	ldr	r3, [r3, #28]
 800d4d8:	4313      	orrs	r3, r2
 800d4da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d4dc:	697b      	ldr	r3, [r7, #20]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	681a      	ldr	r2, [r3, #0]
 800d4e2:	4baf      	ldr	r3, [pc, #700]	@ (800d7a0 <UART_SetConfig+0x2ec>)
 800d4e4:	4013      	ands	r3, r2
 800d4e6:	697a      	ldr	r2, [r7, #20]
 800d4e8:	6812      	ldr	r2, [r2, #0]
 800d4ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d4ec:	430b      	orrs	r3, r1
 800d4ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d4f0:	697b      	ldr	r3, [r7, #20]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	685b      	ldr	r3, [r3, #4]
 800d4f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d4fa:	697b      	ldr	r3, [r7, #20]
 800d4fc:	68da      	ldr	r2, [r3, #12]
 800d4fe:	697b      	ldr	r3, [r7, #20]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	430a      	orrs	r2, r1
 800d504:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d506:	697b      	ldr	r3, [r7, #20]
 800d508:	699b      	ldr	r3, [r3, #24]
 800d50a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4aa4      	ldr	r2, [pc, #656]	@ (800d7a4 <UART_SetConfig+0x2f0>)
 800d512:	4293      	cmp	r3, r2
 800d514:	d004      	beq.n	800d520 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d516:	697b      	ldr	r3, [r7, #20]
 800d518:	6a1b      	ldr	r3, [r3, #32]
 800d51a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d51c:	4313      	orrs	r3, r2
 800d51e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d520:	697b      	ldr	r3, [r7, #20]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	689b      	ldr	r3, [r3, #8]
 800d526:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d52a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d52e:	697a      	ldr	r2, [r7, #20]
 800d530:	6812      	ldr	r2, [r2, #0]
 800d532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d534:	430b      	orrs	r3, r1
 800d536:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d538:	697b      	ldr	r3, [r7, #20]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d53e:	f023 010f 	bic.w	r1, r3, #15
 800d542:	697b      	ldr	r3, [r7, #20]
 800d544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d546:	697b      	ldr	r3, [r7, #20]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	430a      	orrs	r2, r1
 800d54c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d54e:	697b      	ldr	r3, [r7, #20]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	4a95      	ldr	r2, [pc, #596]	@ (800d7a8 <UART_SetConfig+0x2f4>)
 800d554:	4293      	cmp	r3, r2
 800d556:	d125      	bne.n	800d5a4 <UART_SetConfig+0xf0>
 800d558:	2003      	movs	r0, #3
 800d55a:	f7ff fbd9 	bl	800cd10 <LL_RCC_GetUSARTClockSource>
 800d55e:	4603      	mov	r3, r0
 800d560:	2b03      	cmp	r3, #3
 800d562:	d81b      	bhi.n	800d59c <UART_SetConfig+0xe8>
 800d564:	a201      	add	r2, pc, #4	@ (adr r2, 800d56c <UART_SetConfig+0xb8>)
 800d566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d56a:	bf00      	nop
 800d56c:	0800d57d 	.word	0x0800d57d
 800d570:	0800d58d 	.word	0x0800d58d
 800d574:	0800d585 	.word	0x0800d585
 800d578:	0800d595 	.word	0x0800d595
 800d57c:	2301      	movs	r3, #1
 800d57e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d582:	e042      	b.n	800d60a <UART_SetConfig+0x156>
 800d584:	2302      	movs	r3, #2
 800d586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d58a:	e03e      	b.n	800d60a <UART_SetConfig+0x156>
 800d58c:	2304      	movs	r3, #4
 800d58e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d592:	e03a      	b.n	800d60a <UART_SetConfig+0x156>
 800d594:	2308      	movs	r3, #8
 800d596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d59a:	e036      	b.n	800d60a <UART_SetConfig+0x156>
 800d59c:	2310      	movs	r3, #16
 800d59e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d5a2:	e032      	b.n	800d60a <UART_SetConfig+0x156>
 800d5a4:	697b      	ldr	r3, [r7, #20]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	4a7e      	ldr	r2, [pc, #504]	@ (800d7a4 <UART_SetConfig+0x2f0>)
 800d5aa:	4293      	cmp	r3, r2
 800d5ac:	d12a      	bne.n	800d604 <UART_SetConfig+0x150>
 800d5ae:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800d5b2:	f7ff fbbd 	bl	800cd30 <LL_RCC_GetLPUARTClockSource>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d5bc:	d01a      	beq.n	800d5f4 <UART_SetConfig+0x140>
 800d5be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d5c2:	d81b      	bhi.n	800d5fc <UART_SetConfig+0x148>
 800d5c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d5c8:	d00c      	beq.n	800d5e4 <UART_SetConfig+0x130>
 800d5ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d5ce:	d815      	bhi.n	800d5fc <UART_SetConfig+0x148>
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d003      	beq.n	800d5dc <UART_SetConfig+0x128>
 800d5d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5d8:	d008      	beq.n	800d5ec <UART_SetConfig+0x138>
 800d5da:	e00f      	b.n	800d5fc <UART_SetConfig+0x148>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d5e2:	e012      	b.n	800d60a <UART_SetConfig+0x156>
 800d5e4:	2302      	movs	r3, #2
 800d5e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d5ea:	e00e      	b.n	800d60a <UART_SetConfig+0x156>
 800d5ec:	2304      	movs	r3, #4
 800d5ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d5f2:	e00a      	b.n	800d60a <UART_SetConfig+0x156>
 800d5f4:	2308      	movs	r3, #8
 800d5f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d5fa:	e006      	b.n	800d60a <UART_SetConfig+0x156>
 800d5fc:	2310      	movs	r3, #16
 800d5fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d602:	e002      	b.n	800d60a <UART_SetConfig+0x156>
 800d604:	2310      	movs	r3, #16
 800d606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	4a65      	ldr	r2, [pc, #404]	@ (800d7a4 <UART_SetConfig+0x2f0>)
 800d610:	4293      	cmp	r3, r2
 800d612:	f040 8097 	bne.w	800d744 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d616:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d61a:	2b08      	cmp	r3, #8
 800d61c:	d823      	bhi.n	800d666 <UART_SetConfig+0x1b2>
 800d61e:	a201      	add	r2, pc, #4	@ (adr r2, 800d624 <UART_SetConfig+0x170>)
 800d620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d624:	0800d649 	.word	0x0800d649
 800d628:	0800d667 	.word	0x0800d667
 800d62c:	0800d651 	.word	0x0800d651
 800d630:	0800d667 	.word	0x0800d667
 800d634:	0800d657 	.word	0x0800d657
 800d638:	0800d667 	.word	0x0800d667
 800d63c:	0800d667 	.word	0x0800d667
 800d640:	0800d667 	.word	0x0800d667
 800d644:	0800d65f 	.word	0x0800d65f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d648:	f7fc fa98 	bl	8009b7c <HAL_RCC_GetPCLK1Freq>
 800d64c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d64e:	e010      	b.n	800d672 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d650:	4b56      	ldr	r3, [pc, #344]	@ (800d7ac <UART_SetConfig+0x2f8>)
 800d652:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d654:	e00d      	b.n	800d672 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d656:	f7fc fa11 	bl	8009a7c <HAL_RCC_GetSysClockFreq>
 800d65a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d65c:	e009      	b.n	800d672 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d65e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d662:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d664:	e005      	b.n	800d672 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800d666:	2300      	movs	r3, #0
 800d668:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d66a:	2301      	movs	r3, #1
 800d66c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d670:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d674:	2b00      	cmp	r3, #0
 800d676:	f000 812b 	beq.w	800d8d0 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d67e:	4a4c      	ldr	r2, [pc, #304]	@ (800d7b0 <UART_SetConfig+0x2fc>)
 800d680:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d684:	461a      	mov	r2, r3
 800d686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d688:	fbb3 f3f2 	udiv	r3, r3, r2
 800d68c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	685a      	ldr	r2, [r3, #4]
 800d692:	4613      	mov	r3, r2
 800d694:	005b      	lsls	r3, r3, #1
 800d696:	4413      	add	r3, r2
 800d698:	69ba      	ldr	r2, [r7, #24]
 800d69a:	429a      	cmp	r2, r3
 800d69c:	d305      	bcc.n	800d6aa <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	685b      	ldr	r3, [r3, #4]
 800d6a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d6a4:	69ba      	ldr	r2, [r7, #24]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d903      	bls.n	800d6b2 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d6b0:	e10e      	b.n	800d8d0 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	60bb      	str	r3, [r7, #8]
 800d6b8:	60fa      	str	r2, [r7, #12]
 800d6ba:	697b      	ldr	r3, [r7, #20]
 800d6bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6be:	4a3c      	ldr	r2, [pc, #240]	@ (800d7b0 <UART_SetConfig+0x2fc>)
 800d6c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d6c4:	b29b      	uxth	r3, r3
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	603b      	str	r3, [r7, #0]
 800d6ca:	607a      	str	r2, [r7, #4]
 800d6cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d6d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d6d4:	f7f3 fa18 	bl	8000b08 <__aeabi_uldivmod>
 800d6d8:	4602      	mov	r2, r0
 800d6da:	460b      	mov	r3, r1
 800d6dc:	4610      	mov	r0, r2
 800d6de:	4619      	mov	r1, r3
 800d6e0:	f04f 0200 	mov.w	r2, #0
 800d6e4:	f04f 0300 	mov.w	r3, #0
 800d6e8:	020b      	lsls	r3, r1, #8
 800d6ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d6ee:	0202      	lsls	r2, r0, #8
 800d6f0:	6979      	ldr	r1, [r7, #20]
 800d6f2:	6849      	ldr	r1, [r1, #4]
 800d6f4:	0849      	lsrs	r1, r1, #1
 800d6f6:	2000      	movs	r0, #0
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	4605      	mov	r5, r0
 800d6fc:	eb12 0804 	adds.w	r8, r2, r4
 800d700:	eb43 0905 	adc.w	r9, r3, r5
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	685b      	ldr	r3, [r3, #4]
 800d708:	2200      	movs	r2, #0
 800d70a:	469a      	mov	sl, r3
 800d70c:	4693      	mov	fp, r2
 800d70e:	4652      	mov	r2, sl
 800d710:	465b      	mov	r3, fp
 800d712:	4640      	mov	r0, r8
 800d714:	4649      	mov	r1, r9
 800d716:	f7f3 f9f7 	bl	8000b08 <__aeabi_uldivmod>
 800d71a:	4602      	mov	r2, r0
 800d71c:	460b      	mov	r3, r1
 800d71e:	4613      	mov	r3, r2
 800d720:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d722:	6a3b      	ldr	r3, [r7, #32]
 800d724:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d728:	d308      	bcc.n	800d73c <UART_SetConfig+0x288>
 800d72a:	6a3b      	ldr	r3, [r7, #32]
 800d72c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d730:	d204      	bcs.n	800d73c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800d732:	697b      	ldr	r3, [r7, #20]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	6a3a      	ldr	r2, [r7, #32]
 800d738:	60da      	str	r2, [r3, #12]
 800d73a:	e0c9      	b.n	800d8d0 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800d73c:	2301      	movs	r3, #1
 800d73e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d742:	e0c5      	b.n	800d8d0 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d744:	697b      	ldr	r3, [r7, #20]
 800d746:	69db      	ldr	r3, [r3, #28]
 800d748:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d74c:	d16d      	bne.n	800d82a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800d74e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d752:	3b01      	subs	r3, #1
 800d754:	2b07      	cmp	r3, #7
 800d756:	d82d      	bhi.n	800d7b4 <UART_SetConfig+0x300>
 800d758:	a201      	add	r2, pc, #4	@ (adr r2, 800d760 <UART_SetConfig+0x2ac>)
 800d75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d75e:	bf00      	nop
 800d760:	0800d781 	.word	0x0800d781
 800d764:	0800d789 	.word	0x0800d789
 800d768:	0800d7b5 	.word	0x0800d7b5
 800d76c:	0800d78f 	.word	0x0800d78f
 800d770:	0800d7b5 	.word	0x0800d7b5
 800d774:	0800d7b5 	.word	0x0800d7b5
 800d778:	0800d7b5 	.word	0x0800d7b5
 800d77c:	0800d797 	.word	0x0800d797
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d780:	f7fc fa12 	bl	8009ba8 <HAL_RCC_GetPCLK2Freq>
 800d784:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d786:	e01b      	b.n	800d7c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d788:	4b08      	ldr	r3, [pc, #32]	@ (800d7ac <UART_SetConfig+0x2f8>)
 800d78a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d78c:	e018      	b.n	800d7c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d78e:	f7fc f975 	bl	8009a7c <HAL_RCC_GetSysClockFreq>
 800d792:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d794:	e014      	b.n	800d7c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d796:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d79a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d79c:	e010      	b.n	800d7c0 <UART_SetConfig+0x30c>
 800d79e:	bf00      	nop
 800d7a0:	cfff69f3 	.word	0xcfff69f3
 800d7a4:	40008000 	.word	0x40008000
 800d7a8:	40013800 	.word	0x40013800
 800d7ac:	00f42400 	.word	0x00f42400
 800d7b0:	08015230 	.word	0x08015230
      default:
        pclk = 0U;
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d7be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	f000 8084 	beq.w	800d8d0 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7cc:	4a4b      	ldr	r2, [pc, #300]	@ (800d8fc <UART_SetConfig+0x448>)
 800d7ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d7d2:	461a      	mov	r2, r3
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800d7da:	005a      	lsls	r2, r3, #1
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	685b      	ldr	r3, [r3, #4]
 800d7e0:	085b      	lsrs	r3, r3, #1
 800d7e2:	441a      	add	r2, r3
 800d7e4:	697b      	ldr	r3, [r7, #20]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7ec:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d7ee:	6a3b      	ldr	r3, [r7, #32]
 800d7f0:	2b0f      	cmp	r3, #15
 800d7f2:	d916      	bls.n	800d822 <UART_SetConfig+0x36e>
 800d7f4:	6a3b      	ldr	r3, [r7, #32]
 800d7f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7fa:	d212      	bcs.n	800d822 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d7fc:	6a3b      	ldr	r3, [r7, #32]
 800d7fe:	b29b      	uxth	r3, r3
 800d800:	f023 030f 	bic.w	r3, r3, #15
 800d804:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d806:	6a3b      	ldr	r3, [r7, #32]
 800d808:	085b      	lsrs	r3, r3, #1
 800d80a:	b29b      	uxth	r3, r3
 800d80c:	f003 0307 	and.w	r3, r3, #7
 800d810:	b29a      	uxth	r2, r3
 800d812:	8bfb      	ldrh	r3, [r7, #30]
 800d814:	4313      	orrs	r3, r2
 800d816:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	8bfa      	ldrh	r2, [r7, #30]
 800d81e:	60da      	str	r2, [r3, #12]
 800d820:	e056      	b.n	800d8d0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d822:	2301      	movs	r3, #1
 800d824:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d828:	e052      	b.n	800d8d0 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d82a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d82e:	3b01      	subs	r3, #1
 800d830:	2b07      	cmp	r3, #7
 800d832:	d822      	bhi.n	800d87a <UART_SetConfig+0x3c6>
 800d834:	a201      	add	r2, pc, #4	@ (adr r2, 800d83c <UART_SetConfig+0x388>)
 800d836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d83a:	bf00      	nop
 800d83c:	0800d85d 	.word	0x0800d85d
 800d840:	0800d865 	.word	0x0800d865
 800d844:	0800d87b 	.word	0x0800d87b
 800d848:	0800d86b 	.word	0x0800d86b
 800d84c:	0800d87b 	.word	0x0800d87b
 800d850:	0800d87b 	.word	0x0800d87b
 800d854:	0800d87b 	.word	0x0800d87b
 800d858:	0800d873 	.word	0x0800d873
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d85c:	f7fc f9a4 	bl	8009ba8 <HAL_RCC_GetPCLK2Freq>
 800d860:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d862:	e010      	b.n	800d886 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d864:	4b26      	ldr	r3, [pc, #152]	@ (800d900 <UART_SetConfig+0x44c>)
 800d866:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d868:	e00d      	b.n	800d886 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d86a:	f7fc f907 	bl	8009a7c <HAL_RCC_GetSysClockFreq>
 800d86e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d870:	e009      	b.n	800d886 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d872:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d876:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d878:	e005      	b.n	800d886 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800d87a:	2300      	movs	r3, #0
 800d87c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d87e:	2301      	movs	r3, #1
 800d880:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d884:	bf00      	nop
    }

    if (pclk != 0U)
 800d886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d021      	beq.n	800d8d0 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d890:	4a1a      	ldr	r2, [pc, #104]	@ (800d8fc <UART_SetConfig+0x448>)
 800d892:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d896:	461a      	mov	r2, r3
 800d898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d89a:	fbb3 f2f2 	udiv	r2, r3, r2
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	085b      	lsrs	r3, r3, #1
 800d8a4:	441a      	add	r2, r3
 800d8a6:	697b      	ldr	r3, [r7, #20]
 800d8a8:	685b      	ldr	r3, [r3, #4]
 800d8aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d8b0:	6a3b      	ldr	r3, [r7, #32]
 800d8b2:	2b0f      	cmp	r3, #15
 800d8b4:	d909      	bls.n	800d8ca <UART_SetConfig+0x416>
 800d8b6:	6a3b      	ldr	r3, [r7, #32]
 800d8b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8bc:	d205      	bcs.n	800d8ca <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d8be:	6a3b      	ldr	r3, [r7, #32]
 800d8c0:	b29a      	uxth	r2, r3
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	60da      	str	r2, [r3, #12]
 800d8c8:	e002      	b.n	800d8d0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	2201      	movs	r2, #1
 800d8d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d8d8:	697b      	ldr	r3, [r7, #20]
 800d8da:	2201      	movs	r2, #1
 800d8dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d8e6:	697b      	ldr	r3, [r7, #20]
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d8ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	3730      	adds	r7, #48	@ 0x30
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d8fa:	bf00      	nop
 800d8fc:	08015230 	.word	0x08015230
 800d900:	00f42400 	.word	0x00f42400

0800d904 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d904:	b480      	push	{r7}
 800d906:	b083      	sub	sp, #12
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d910:	f003 0308 	and.w	r3, r3, #8
 800d914:	2b00      	cmp	r3, #0
 800d916:	d00a      	beq.n	800d92e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	430a      	orrs	r2, r1
 800d92c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d932:	f003 0301 	and.w	r3, r3, #1
 800d936:	2b00      	cmp	r3, #0
 800d938:	d00a      	beq.n	800d950 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	685b      	ldr	r3, [r3, #4]
 800d940:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	430a      	orrs	r2, r1
 800d94e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d954:	f003 0302 	and.w	r3, r3, #2
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d00a      	beq.n	800d972 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	685b      	ldr	r3, [r3, #4]
 800d962:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	430a      	orrs	r2, r1
 800d970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d976:	f003 0304 	and.w	r3, r3, #4
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d00a      	beq.n	800d994 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	685b      	ldr	r3, [r3, #4]
 800d984:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	430a      	orrs	r2, r1
 800d992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d998:	f003 0310 	and.w	r3, r3, #16
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d00a      	beq.n	800d9b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	689b      	ldr	r3, [r3, #8]
 800d9a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	430a      	orrs	r2, r1
 800d9b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ba:	f003 0320 	and.w	r3, r3, #32
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d00a      	beq.n	800d9d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	689b      	ldr	r3, [r3, #8]
 800d9c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	430a      	orrs	r2, r1
 800d9d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d01a      	beq.n	800da1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	685b      	ldr	r3, [r3, #4]
 800d9ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	430a      	orrs	r2, r1
 800d9f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800da02:	d10a      	bne.n	800da1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	685b      	ldr	r3, [r3, #4]
 800da0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	430a      	orrs	r2, r1
 800da18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da22:	2b00      	cmp	r3, #0
 800da24:	d00a      	beq.n	800da3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	685b      	ldr	r3, [r3, #4]
 800da2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	430a      	orrs	r2, r1
 800da3a:	605a      	str	r2, [r3, #4]
  }
}
 800da3c:	bf00      	nop
 800da3e:	370c      	adds	r7, #12
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr

0800da48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b098      	sub	sp, #96	@ 0x60
 800da4c:	af02      	add	r7, sp, #8
 800da4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	2200      	movs	r2, #0
 800da54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800da58:	f7f7 fa14 	bl	8004e84 <HAL_GetTick>
 800da5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f003 0308 	and.w	r3, r3, #8
 800da68:	2b08      	cmp	r3, #8
 800da6a:	d12f      	bne.n	800dacc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800da6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800da70:	9300      	str	r3, [sp, #0]
 800da72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da74:	2200      	movs	r2, #0
 800da76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 f88e 	bl	800db9c <UART_WaitOnFlagUntilTimeout>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d022      	beq.n	800dacc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da8e:	e853 3f00 	ldrex	r3, [r3]
 800da92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800da9a:	653b      	str	r3, [r7, #80]	@ 0x50
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	461a      	mov	r2, r3
 800daa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800daa4:	647b      	str	r3, [r7, #68]	@ 0x44
 800daa6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daa8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800daaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800daac:	e841 2300 	strex	r3, r2, [r1]
 800dab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d1e6      	bne.n	800da86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2220      	movs	r2, #32
 800dabc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2200      	movs	r2, #0
 800dac4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dac8:	2303      	movs	r3, #3
 800daca:	e063      	b.n	800db94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	f003 0304 	and.w	r3, r3, #4
 800dad6:	2b04      	cmp	r3, #4
 800dad8:	d149      	bne.n	800db6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dada:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dade:	9300      	str	r3, [sp, #0]
 800dae0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dae2:	2200      	movs	r2, #0
 800dae4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800dae8:	6878      	ldr	r0, [r7, #4]
 800daea:	f000 f857 	bl	800db9c <UART_WaitOnFlagUntilTimeout>
 800daee:	4603      	mov	r3, r0
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d03c      	beq.n	800db6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dafc:	e853 3f00 	ldrex	r3, [r3]
 800db00:	623b      	str	r3, [r7, #32]
   return(result);
 800db02:	6a3b      	ldr	r3, [r7, #32]
 800db04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800db08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	461a      	mov	r2, r3
 800db10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db12:	633b      	str	r3, [r7, #48]	@ 0x30
 800db14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800db18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db1a:	e841 2300 	strex	r3, r2, [r1]
 800db1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800db20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db22:	2b00      	cmp	r3, #0
 800db24:	d1e6      	bne.n	800daf4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	3308      	adds	r3, #8
 800db2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db2e:	693b      	ldr	r3, [r7, #16]
 800db30:	e853 3f00 	ldrex	r3, [r3]
 800db34:	60fb      	str	r3, [r7, #12]
   return(result);
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f023 0301 	bic.w	r3, r3, #1
 800db3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	3308      	adds	r3, #8
 800db44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db46:	61fa      	str	r2, [r7, #28]
 800db48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db4a:	69b9      	ldr	r1, [r7, #24]
 800db4c:	69fa      	ldr	r2, [r7, #28]
 800db4e:	e841 2300 	strex	r3, r2, [r1]
 800db52:	617b      	str	r3, [r7, #20]
   return(result);
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1e5      	bne.n	800db26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2220      	movs	r2, #32
 800db5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	2200      	movs	r2, #0
 800db66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800db6a:	2303      	movs	r3, #3
 800db6c:	e012      	b.n	800db94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2220      	movs	r2, #32
 800db72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2220      	movs	r2, #32
 800db7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	2200      	movs	r2, #0
 800db82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2200      	movs	r2, #0
 800db88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2200      	movs	r2, #0
 800db8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800db92:	2300      	movs	r3, #0
}
 800db94:	4618      	mov	r0, r3
 800db96:	3758      	adds	r7, #88	@ 0x58
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}

0800db9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b084      	sub	sp, #16
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	60f8      	str	r0, [r7, #12]
 800dba4:	60b9      	str	r1, [r7, #8]
 800dba6:	603b      	str	r3, [r7, #0]
 800dba8:	4613      	mov	r3, r2
 800dbaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dbac:	e04f      	b.n	800dc4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dbae:	69bb      	ldr	r3, [r7, #24]
 800dbb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dbb4:	d04b      	beq.n	800dc4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dbb6:	f7f7 f965 	bl	8004e84 <HAL_GetTick>
 800dbba:	4602      	mov	r2, r0
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	1ad3      	subs	r3, r2, r3
 800dbc0:	69ba      	ldr	r2, [r7, #24]
 800dbc2:	429a      	cmp	r2, r3
 800dbc4:	d302      	bcc.n	800dbcc <UART_WaitOnFlagUntilTimeout+0x30>
 800dbc6:	69bb      	ldr	r3, [r7, #24]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d101      	bne.n	800dbd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dbcc:	2303      	movs	r3, #3
 800dbce:	e04e      	b.n	800dc6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	f003 0304 	and.w	r3, r3, #4
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d037      	beq.n	800dc4e <UART_WaitOnFlagUntilTimeout+0xb2>
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	2b80      	cmp	r3, #128	@ 0x80
 800dbe2:	d034      	beq.n	800dc4e <UART_WaitOnFlagUntilTimeout+0xb2>
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	2b40      	cmp	r3, #64	@ 0x40
 800dbe8:	d031      	beq.n	800dc4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	69db      	ldr	r3, [r3, #28]
 800dbf0:	f003 0308 	and.w	r3, r3, #8
 800dbf4:	2b08      	cmp	r3, #8
 800dbf6:	d110      	bne.n	800dc1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	2208      	movs	r2, #8
 800dbfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dc00:	68f8      	ldr	r0, [r7, #12]
 800dc02:	f000 f838 	bl	800dc76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	2208      	movs	r2, #8
 800dc0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	2200      	movs	r2, #0
 800dc12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800dc16:	2301      	movs	r3, #1
 800dc18:	e029      	b.n	800dc6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	69db      	ldr	r3, [r3, #28]
 800dc20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dc24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dc28:	d111      	bne.n	800dc4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dc32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dc34:	68f8      	ldr	r0, [r7, #12]
 800dc36:	f000 f81e 	bl	800dc76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	2220      	movs	r2, #32
 800dc3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2200      	movs	r2, #0
 800dc46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800dc4a:	2303      	movs	r3, #3
 800dc4c:	e00f      	b.n	800dc6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	69da      	ldr	r2, [r3, #28]
 800dc54:	68bb      	ldr	r3, [r7, #8]
 800dc56:	4013      	ands	r3, r2
 800dc58:	68ba      	ldr	r2, [r7, #8]
 800dc5a:	429a      	cmp	r2, r3
 800dc5c:	bf0c      	ite	eq
 800dc5e:	2301      	moveq	r3, #1
 800dc60:	2300      	movne	r3, #0
 800dc62:	b2db      	uxtb	r3, r3
 800dc64:	461a      	mov	r2, r3
 800dc66:	79fb      	ldrb	r3, [r7, #7]
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	d0a0      	beq.n	800dbae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dc6c:	2300      	movs	r3, #0
}
 800dc6e:	4618      	mov	r0, r3
 800dc70:	3710      	adds	r7, #16
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}

0800dc76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dc76:	b480      	push	{r7}
 800dc78:	b095      	sub	sp, #84	@ 0x54
 800dc7a:	af00      	add	r7, sp, #0
 800dc7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc86:	e853 3f00 	ldrex	r3, [r3]
 800dc8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dc92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	461a      	mov	r2, r3
 800dc9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc9c:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dca2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dca4:	e841 2300 	strex	r3, r2, [r1]
 800dca8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dcaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d1e6      	bne.n	800dc7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	3308      	adds	r3, #8
 800dcb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb8:	6a3b      	ldr	r3, [r7, #32]
 800dcba:	e853 3f00 	ldrex	r3, [r3]
 800dcbe:	61fb      	str	r3, [r7, #28]
   return(result);
 800dcc0:	69fb      	ldr	r3, [r7, #28]
 800dcc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dcc6:	f023 0301 	bic.w	r3, r3, #1
 800dcca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	3308      	adds	r3, #8
 800dcd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dcd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dcd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dcda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcdc:	e841 2300 	strex	r3, r2, [r1]
 800dce0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d1e3      	bne.n	800dcb0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcec:	2b01      	cmp	r3, #1
 800dcee:	d118      	bne.n	800dd22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	e853 3f00 	ldrex	r3, [r3]
 800dcfc:	60bb      	str	r3, [r7, #8]
   return(result);
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	f023 0310 	bic.w	r3, r3, #16
 800dd04:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	461a      	mov	r2, r3
 800dd0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd0e:	61bb      	str	r3, [r7, #24]
 800dd10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd12:	6979      	ldr	r1, [r7, #20]
 800dd14:	69ba      	ldr	r2, [r7, #24]
 800dd16:	e841 2300 	strex	r3, r2, [r1]
 800dd1a:	613b      	str	r3, [r7, #16]
   return(result);
 800dd1c:	693b      	ldr	r3, [r7, #16]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d1e6      	bne.n	800dcf0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2220      	movs	r2, #32
 800dd26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2200      	movs	r2, #0
 800dd34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dd36:	bf00      	nop
 800dd38:	3754      	adds	r7, #84	@ 0x54
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd40:	4770      	bx	lr

0800dd42 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dd42:	b580      	push	{r7, lr}
 800dd44:	b084      	sub	sp, #16
 800dd46:	af00      	add	r7, sp, #0
 800dd48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dd50:	68f8      	ldr	r0, [r7, #12]
 800dd52:	f7ff fb99 	bl	800d488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dd56:	bf00      	nop
 800dd58:	3710      	adds	r7, #16
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	bd80      	pop	{r7, pc}

0800dd5e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dd5e:	b580      	push	{r7, lr}
 800dd60:	b088      	sub	sp, #32
 800dd62:	af00      	add	r7, sp, #0
 800dd64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	e853 3f00 	ldrex	r3, [r3]
 800dd72:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd74:	68bb      	ldr	r3, [r7, #8]
 800dd76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd7a:	61fb      	str	r3, [r7, #28]
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	461a      	mov	r2, r3
 800dd82:	69fb      	ldr	r3, [r7, #28]
 800dd84:	61bb      	str	r3, [r7, #24]
 800dd86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd88:	6979      	ldr	r1, [r7, #20]
 800dd8a:	69ba      	ldr	r2, [r7, #24]
 800dd8c:	e841 2300 	strex	r3, r2, [r1]
 800dd90:	613b      	str	r3, [r7, #16]
   return(result);
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d1e6      	bne.n	800dd66 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2220      	movs	r2, #32
 800dd9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2200      	movs	r2, #0
 800dda4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dda6:	6878      	ldr	r0, [r7, #4]
 800dda8:	f7ff fb64 	bl	800d474 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ddac:	bf00      	nop
 800ddae:	3720      	adds	r7, #32
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bd80      	pop	{r7, pc}

0800ddb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ddb4:	b480      	push	{r7}
 800ddb6:	b083      	sub	sp, #12
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ddbc:	bf00      	nop
 800ddbe:	370c      	adds	r7, #12
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc6:	4770      	bx	lr

0800ddc8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b083      	sub	sp, #12
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ddd0:	bf00      	nop
 800ddd2:	370c      	adds	r7, #12
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr

0800dddc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b083      	sub	sp, #12
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dde4:	bf00      	nop
 800dde6:	370c      	adds	r7, #12
 800dde8:	46bd      	mov	sp, r7
 800ddea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddee:	4770      	bx	lr

0800ddf0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ddf0:	b480      	push	{r7}
 800ddf2:	b085      	sub	sp, #20
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ddfe:	2b01      	cmp	r3, #1
 800de00:	d101      	bne.n	800de06 <HAL_UARTEx_DisableFifoMode+0x16>
 800de02:	2302      	movs	r3, #2
 800de04:	e027      	b.n	800de56 <HAL_UARTEx_DisableFifoMode+0x66>
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2201      	movs	r2, #1
 800de0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	2224      	movs	r2, #36	@ 0x24
 800de12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	681a      	ldr	r2, [r3, #0]
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f022 0201 	bic.w	r2, r2, #1
 800de2c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800de34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	2200      	movs	r2, #0
 800de3a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	68fa      	ldr	r2, [r7, #12]
 800de42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2220      	movs	r2, #32
 800de48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2200      	movs	r2, #0
 800de50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800de54:	2300      	movs	r3, #0
}
 800de56:	4618      	mov	r0, r3
 800de58:	3714      	adds	r7, #20
 800de5a:	46bd      	mov	sp, r7
 800de5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de60:	4770      	bx	lr

0800de62 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800de62:	b580      	push	{r7, lr}
 800de64:	b084      	sub	sp, #16
 800de66:	af00      	add	r7, sp, #0
 800de68:	6078      	str	r0, [r7, #4]
 800de6a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800de72:	2b01      	cmp	r3, #1
 800de74:	d101      	bne.n	800de7a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800de76:	2302      	movs	r3, #2
 800de78:	e02d      	b.n	800ded6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2201      	movs	r2, #1
 800de7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2224      	movs	r2, #36	@ 0x24
 800de86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	681a      	ldr	r2, [r3, #0]
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	f022 0201 	bic.w	r2, r2, #1
 800dea0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	689b      	ldr	r3, [r3, #8]
 800dea8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	683a      	ldr	r2, [r7, #0]
 800deb2:	430a      	orrs	r2, r1
 800deb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f000 f850 	bl	800df5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	68fa      	ldr	r2, [r7, #12]
 800dec2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2220      	movs	r2, #32
 800dec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	2200      	movs	r2, #0
 800ded0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ded4:	2300      	movs	r3, #0
}
 800ded6:	4618      	mov	r0, r3
 800ded8:	3710      	adds	r7, #16
 800deda:	46bd      	mov	sp, r7
 800dedc:	bd80      	pop	{r7, pc}

0800dede <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dede:	b580      	push	{r7, lr}
 800dee0:	b084      	sub	sp, #16
 800dee2:	af00      	add	r7, sp, #0
 800dee4:	6078      	str	r0, [r7, #4]
 800dee6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800deee:	2b01      	cmp	r3, #1
 800def0:	d101      	bne.n	800def6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800def2:	2302      	movs	r3, #2
 800def4:	e02d      	b.n	800df52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2201      	movs	r2, #1
 800defa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	2224      	movs	r2, #36	@ 0x24
 800df02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	f022 0201 	bic.w	r2, r2, #1
 800df1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	689b      	ldr	r3, [r3, #8]
 800df24:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	683a      	ldr	r2, [r7, #0]
 800df2e:	430a      	orrs	r2, r1
 800df30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f000 f812 	bl	800df5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	68fa      	ldr	r2, [r7, #12]
 800df3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2220      	movs	r2, #32
 800df44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2200      	movs	r2, #0
 800df4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800df50:	2300      	movs	r3, #0
}
 800df52:	4618      	mov	r0, r3
 800df54:	3710      	adds	r7, #16
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}
	...

0800df5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b085      	sub	sp, #20
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d108      	bne.n	800df7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2201      	movs	r2, #1
 800df70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2201      	movs	r2, #1
 800df78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800df7c:	e031      	b.n	800dfe2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800df7e:	2308      	movs	r3, #8
 800df80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800df82:	2308      	movs	r3, #8
 800df84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	689b      	ldr	r3, [r3, #8]
 800df8c:	0e5b      	lsrs	r3, r3, #25
 800df8e:	b2db      	uxtb	r3, r3
 800df90:	f003 0307 	and.w	r3, r3, #7
 800df94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	689b      	ldr	r3, [r3, #8]
 800df9c:	0f5b      	lsrs	r3, r3, #29
 800df9e:	b2db      	uxtb	r3, r3
 800dfa0:	f003 0307 	and.w	r3, r3, #7
 800dfa4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfa6:	7bbb      	ldrb	r3, [r7, #14]
 800dfa8:	7b3a      	ldrb	r2, [r7, #12]
 800dfaa:	4911      	ldr	r1, [pc, #68]	@ (800dff0 <UARTEx_SetNbDataToProcess+0x94>)
 800dfac:	5c8a      	ldrb	r2, [r1, r2]
 800dfae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dfb2:	7b3a      	ldrb	r2, [r7, #12]
 800dfb4:	490f      	ldr	r1, [pc, #60]	@ (800dff4 <UARTEx_SetNbDataToProcess+0x98>)
 800dfb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfb8:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfbc:	b29a      	uxth	r2, r3
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfc4:	7bfb      	ldrb	r3, [r7, #15]
 800dfc6:	7b7a      	ldrb	r2, [r7, #13]
 800dfc8:	4909      	ldr	r1, [pc, #36]	@ (800dff0 <UARTEx_SetNbDataToProcess+0x94>)
 800dfca:	5c8a      	ldrb	r2, [r1, r2]
 800dfcc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dfd0:	7b7a      	ldrb	r2, [r7, #13]
 800dfd2:	4908      	ldr	r1, [pc, #32]	@ (800dff4 <UARTEx_SetNbDataToProcess+0x98>)
 800dfd4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfd6:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfda:	b29a      	uxth	r2, r3
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dfe2:	bf00      	nop
 800dfe4:	3714      	adds	r7, #20
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfec:	4770      	bx	lr
 800dfee:	bf00      	nop
 800dff0:	08015248 	.word	0x08015248
 800dff4:	08015250 	.word	0x08015250

0800dff8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b085      	sub	sp, #20
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e000:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e004:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e00c:	b29a      	uxth	r2, r3
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	b29b      	uxth	r3, r3
 800e012:	43db      	mvns	r3, r3
 800e014:	b29b      	uxth	r3, r3
 800e016:	4013      	ands	r3, r2
 800e018:	b29a      	uxth	r2, r3
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e020:	2300      	movs	r3, #0
}
 800e022:	4618      	mov	r0, r3
 800e024:	3714      	adds	r7, #20
 800e026:	46bd      	mov	sp, r7
 800e028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02c:	4770      	bx	lr

0800e02e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800e02e:	b480      	push	{r7}
 800e030:	b085      	sub	sp, #20
 800e032:	af00      	add	r7, sp, #0
 800e034:	60f8      	str	r0, [r7, #12]
 800e036:	1d3b      	adds	r3, r7, #4
 800e038:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	2201      	movs	r2, #1
 800e040:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2200      	movs	r2, #0
 800e048:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2200      	movs	r2, #0
 800e050:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	2200      	movs	r2, #0
 800e058:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800e05c:	2300      	movs	r3, #0
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3714      	adds	r7, #20
 800e062:	46bd      	mov	sp, r7
 800e064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e068:	4770      	bx	lr

0800e06a <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800e06a:	b580      	push	{r7, lr}
 800e06c:	b088      	sub	sp, #32
 800e06e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e070:	2300      	movs	r3, #0
 800e072:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e074:	f107 0308 	add.w	r3, r7, #8
 800e078:	2218      	movs	r2, #24
 800e07a:	2100      	movs	r1, #0
 800e07c:	4618      	mov	r0, r3
 800e07e:	f001 fab3 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e082:	233f      	movs	r3, #63	@ 0x3f
 800e084:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800e086:	2381      	movs	r3, #129	@ 0x81
 800e088:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e08a:	1dfb      	adds	r3, r7, #7
 800e08c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e08e:	2301      	movs	r3, #1
 800e090:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e092:	f107 0308 	add.w	r3, r7, #8
 800e096:	2100      	movs	r1, #0
 800e098:	4618      	mov	r0, r3
 800e09a:	f001 fd2d 	bl	800faf8 <hci_send_req>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	da01      	bge.n	800e0a8 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800e0a4:	23ff      	movs	r3, #255	@ 0xff
 800e0a6:	e000      	b.n	800e0aa <aci_gap_set_non_discoverable+0x40>
  return status;
 800e0a8:	79fb      	ldrb	r3, [r7, #7]
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3720      	adds	r7, #32
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}

0800e0b2 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800e0b2:	b5b0      	push	{r4, r5, r7, lr}
 800e0b4:	b0ce      	sub	sp, #312	@ 0x138
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	4605      	mov	r5, r0
 800e0ba:	460c      	mov	r4, r1
 800e0bc:	4610      	mov	r0, r2
 800e0be:	4619      	mov	r1, r3
 800e0c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0c4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e0c8:	462a      	mov	r2, r5
 800e0ca:	701a      	strb	r2, [r3, #0]
 800e0cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e0d4:	4622      	mov	r2, r4
 800e0d6:	801a      	strh	r2, [r3, #0]
 800e0d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0dc:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800e0e0:	4602      	mov	r2, r0
 800e0e2:	801a      	strh	r2, [r3, #0]
 800e0e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0e8:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800e0ec:	460a      	mov	r2, r1
 800e0ee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800e0f0:	f107 0310 	add.w	r3, r7, #16
 800e0f4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800e0f8:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800e0fc:	3308      	adds	r3, #8
 800e0fe:	f107 0210 	add.w	r2, r7, #16
 800e102:	4413      	add	r3, r2
 800e104:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800e108:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800e10c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800e110:	4413      	add	r3, r2
 800e112:	3309      	adds	r3, #9
 800e114:	f107 0210 	add.w	r2, r7, #16
 800e118:	4413      	add	r3, r2
 800e11a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e11e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e122:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e126:	2200      	movs	r2, #0
 800e128:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e12a:	2300      	movs	r3, #0
 800e12c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800e130:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e134:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e138:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800e13c:	7812      	ldrb	r2, [r2, #0]
 800e13e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e140:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e144:	3301      	adds	r3, #1
 800e146:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800e14a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e14e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e152:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800e156:	8812      	ldrh	r2, [r2, #0]
 800e158:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800e15c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e160:	3302      	adds	r3, #2
 800e162:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800e166:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e16a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e16e:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800e172:	8812      	ldrh	r2, [r2, #0]
 800e174:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800e178:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e17c:	3302      	adds	r3, #2
 800e17e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800e182:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e186:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e18a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800e18e:	7812      	ldrb	r2, [r2, #0]
 800e190:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800e192:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e196:	3301      	adds	r3, #1
 800e198:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800e19c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e1a0:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800e1a4:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800e1a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1aa:	3301      	adds	r3, #1
 800e1ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800e1b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e1b4:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800e1b8:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800e1ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1be:	3301      	adds	r3, #1
 800e1c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800e1c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e1c8:	3308      	adds	r3, #8
 800e1ca:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800e1ce:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	f001 f9f8 	bl	800f5c8 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800e1d8:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800e1dc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e1e0:	4413      	add	r3, r2
 800e1e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800e1e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e1ea:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e1ee:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800e1f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1f4:	3301      	adds	r3, #1
 800e1f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800e1fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e1fe:	3301      	adds	r3, #1
 800e200:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e204:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800e208:	4618      	mov	r0, r3
 800e20a:	f001 f9dd 	bl	800f5c8 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800e20e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800e212:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e216:	4413      	add	r3, r2
 800e218:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800e21c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e220:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800e224:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800e226:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e22a:	3302      	adds	r3, #2
 800e22c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800e230:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e234:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800e238:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800e23a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e23e:	3302      	adds	r3, #2
 800e240:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e244:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e248:	2218      	movs	r2, #24
 800e24a:	2100      	movs	r1, #0
 800e24c:	4618      	mov	r0, r3
 800e24e:	f001 f9cb 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e252:	233f      	movs	r3, #63	@ 0x3f
 800e254:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800e258:	2383      	movs	r3, #131	@ 0x83
 800e25a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e25e:	f107 0310 	add.w	r3, r7, #16
 800e262:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e266:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e26a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e26e:	f107 030f 	add.w	r3, r7, #15
 800e272:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e276:	2301      	movs	r3, #1
 800e278:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e27c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e280:	2100      	movs	r1, #0
 800e282:	4618      	mov	r0, r3
 800e284:	f001 fc38 	bl	800faf8 <hci_send_req>
 800e288:	4603      	mov	r3, r0
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	da01      	bge.n	800e292 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800e28e:	23ff      	movs	r3, #255	@ 0xff
 800e290:	e004      	b.n	800e29c <aci_gap_set_discoverable+0x1ea>
  return status;
 800e292:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e296:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e29a:	781b      	ldrb	r3, [r3, #0]
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bdb0      	pop	{r4, r5, r7, pc}

0800e2a6 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800e2a6:	b580      	push	{r7, lr}
 800e2a8:	b0cc      	sub	sp, #304	@ 0x130
 800e2aa:	af00      	add	r7, sp, #0
 800e2ac:	4602      	mov	r2, r0
 800e2ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2b2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e2b6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800e2b8:	f107 0310 	add.w	r3, r7, #16
 800e2bc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e2c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2c4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800e2d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e2d6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e2da:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e2de:	7812      	ldrb	r2, [r2, #0]
 800e2e0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e2e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e2e6:	3301      	adds	r3, #1
 800e2e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e2ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e2f0:	2218      	movs	r2, #24
 800e2f2:	2100      	movs	r1, #0
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f001 f977 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e2fa:	233f      	movs	r3, #63	@ 0x3f
 800e2fc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800e300:	2385      	movs	r3, #133	@ 0x85
 800e302:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e306:	f107 0310 	add.w	r3, r7, #16
 800e30a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e30e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e312:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e316:	f107 030f 	add.w	r3, r7, #15
 800e31a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e31e:	2301      	movs	r3, #1
 800e320:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e324:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e328:	2100      	movs	r1, #0
 800e32a:	4618      	mov	r0, r3
 800e32c:	f001 fbe4 	bl	800faf8 <hci_send_req>
 800e330:	4603      	mov	r3, r0
 800e332:	2b00      	cmp	r3, #0
 800e334:	da01      	bge.n	800e33a <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800e336:	23ff      	movs	r3, #255	@ 0xff
 800e338:	e004      	b.n	800e344 <aci_gap_set_io_capability+0x9e>
  return status;
 800e33a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e33e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e342:	781b      	ldrb	r3, [r3, #0]
}
 800e344:	4618      	mov	r0, r3
 800e346:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e34a:	46bd      	mov	sp, r7
 800e34c:	bd80      	pop	{r7, pc}

0800e34e <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800e34e:	b5b0      	push	{r4, r5, r7, lr}
 800e350:	b0cc      	sub	sp, #304	@ 0x130
 800e352:	af00      	add	r7, sp, #0
 800e354:	4605      	mov	r5, r0
 800e356:	460c      	mov	r4, r1
 800e358:	4610      	mov	r0, r2
 800e35a:	4619      	mov	r1, r3
 800e35c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e360:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e364:	462a      	mov	r2, r5
 800e366:	701a      	strb	r2, [r3, #0]
 800e368:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e36c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e370:	4622      	mov	r2, r4
 800e372:	701a      	strb	r2, [r3, #0]
 800e374:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e378:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e37c:	4602      	mov	r2, r0
 800e37e:	701a      	strb	r2, [r3, #0]
 800e380:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e384:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e388:	460a      	mov	r2, r1
 800e38a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800e38c:	f107 0310 	add.w	r3, r7, #16
 800e390:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e394:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e398:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e39c:	2200      	movs	r2, #0
 800e39e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800e3a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e3ae:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e3b2:	7812      	ldrb	r2, [r2, #0]
 800e3b4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e3b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800e3c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3c4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e3c8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e3cc:	7812      	ldrb	r2, [r2, #0]
 800e3ce:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e3d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3d4:	3301      	adds	r3, #1
 800e3d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800e3da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3de:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e3e2:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e3e6:	7812      	ldrb	r2, [r2, #0]
 800e3e8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e3ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3ee:	3301      	adds	r3, #1
 800e3f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800e3f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3f8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e3fc:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800e400:	7812      	ldrb	r2, [r2, #0]
 800e402:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800e404:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e408:	3301      	adds	r3, #1
 800e40a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800e40e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e412:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800e416:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800e418:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e41c:	3301      	adds	r3, #1
 800e41e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800e422:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e426:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800e42a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800e42c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e430:	3301      	adds	r3, #1
 800e432:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800e436:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e43a:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800e43e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800e440:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e444:	3301      	adds	r3, #1
 800e446:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800e44a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e44e:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800e452:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800e456:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e45a:	3304      	adds	r3, #4
 800e45c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800e460:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e464:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800e468:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800e46a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e46e:	3301      	adds	r3, #1
 800e470:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e474:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e478:	2218      	movs	r2, #24
 800e47a:	2100      	movs	r1, #0
 800e47c:	4618      	mov	r0, r3
 800e47e:	f001 f8b3 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e482:	233f      	movs	r3, #63	@ 0x3f
 800e484:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800e488:	2386      	movs	r3, #134	@ 0x86
 800e48a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e48e:	f107 0310 	add.w	r3, r7, #16
 800e492:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e496:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e49a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e49e:	f107 030f 	add.w	r3, r7, #15
 800e4a2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e4ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e4b0:	2100      	movs	r1, #0
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	f001 fb20 	bl	800faf8 <hci_send_req>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	da01      	bge.n	800e4c2 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800e4be:	23ff      	movs	r3, #255	@ 0xff
 800e4c0:	e004      	b.n	800e4cc <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800e4c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e4c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e4ca:	781b      	ldrb	r3, [r3, #0]
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bdb0      	pop	{r4, r5, r7, pc}

0800e4d6 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800e4d6:	b580      	push	{r7, lr}
 800e4d8:	b0cc      	sub	sp, #304	@ 0x130
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	4602      	mov	r2, r0
 800e4de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e4e2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e4e6:	6019      	str	r1, [r3, #0]
 800e4e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e4ec:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e4f0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800e4f2:	f107 0310 	add.w	r3, r7, #16
 800e4f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e4fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e4fe:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e502:	2200      	movs	r2, #0
 800e504:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e506:	2300      	movs	r3, #0
 800e508:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e50c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e510:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e514:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e518:	8812      	ldrh	r2, [r2, #0]
 800e51a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e51c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e520:	3302      	adds	r3, #2
 800e522:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800e526:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e52a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e52e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800e532:	6812      	ldr	r2, [r2, #0]
 800e534:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800e538:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e53c:	3304      	adds	r3, #4
 800e53e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e542:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e546:	2218      	movs	r2, #24
 800e548:	2100      	movs	r1, #0
 800e54a:	4618      	mov	r0, r3
 800e54c:	f001 f84c 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e550:	233f      	movs	r3, #63	@ 0x3f
 800e552:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800e556:	2388      	movs	r3, #136	@ 0x88
 800e558:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e55c:	f107 0310 	add.w	r3, r7, #16
 800e560:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e564:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e568:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e56c:	f107 030f 	add.w	r3, r7, #15
 800e570:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e574:	2301      	movs	r3, #1
 800e576:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e57a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e57e:	2100      	movs	r1, #0
 800e580:	4618      	mov	r0, r3
 800e582:	f001 fab9 	bl	800faf8 <hci_send_req>
 800e586:	4603      	mov	r3, r0
 800e588:	2b00      	cmp	r3, #0
 800e58a:	da01      	bge.n	800e590 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800e58c:	23ff      	movs	r3, #255	@ 0xff
 800e58e:	e004      	b.n	800e59a <aci_gap_pass_key_resp+0xc4>
  return status;
 800e590:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e594:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e598:	781b      	ldrb	r3, [r3, #0]
}
 800e59a:	4618      	mov	r0, r3
 800e59c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800e5a4:	b590      	push	{r4, r7, lr}
 800e5a6:	b0cd      	sub	sp, #308	@ 0x134
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	4604      	mov	r4, r0
 800e5ac:	4608      	mov	r0, r1
 800e5ae:	4611      	mov	r1, r2
 800e5b0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e5b4:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800e5b8:	6013      	str	r3, [r2, #0]
 800e5ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e5be:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e5c2:	4622      	mov	r2, r4
 800e5c4:	701a      	strb	r2, [r3, #0]
 800e5c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e5ca:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	701a      	strb	r2, [r3, #0]
 800e5d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e5d6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e5da:	460a      	mov	r2, r1
 800e5dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800e5de:	f107 0310 	add.w	r3, r7, #16
 800e5e2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e5e6:	f107 0308 	add.w	r3, r7, #8
 800e5ea:	2207      	movs	r2, #7
 800e5ec:	2100      	movs	r1, #0
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f000 fffa 	bl	800f5e8 <Osal_MemSet>
  int index_input = 0;
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800e5fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e5fe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e602:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e606:	7812      	ldrb	r2, [r2, #0]
 800e608:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e60a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e60e:	3301      	adds	r3, #1
 800e610:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800e614:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e618:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e61c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e620:	7812      	ldrb	r2, [r2, #0]
 800e622:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e624:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e628:	3301      	adds	r3, #1
 800e62a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800e62e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e632:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e636:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e63a:	7812      	ldrb	r2, [r2, #0]
 800e63c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e63e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e642:	3301      	adds	r3, #1
 800e644:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e648:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e64c:	2218      	movs	r2, #24
 800e64e:	2100      	movs	r1, #0
 800e650:	4618      	mov	r0, r3
 800e652:	f000 ffc9 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e656:	233f      	movs	r3, #63	@ 0x3f
 800e658:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800e65c:	238a      	movs	r3, #138	@ 0x8a
 800e65e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e662:	f107 0310 	add.w	r3, r7, #16
 800e666:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e66a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e66e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800e672:	f107 0308 	add.w	r3, r7, #8
 800e676:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800e67a:	2307      	movs	r3, #7
 800e67c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e680:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e684:	2100      	movs	r1, #0
 800e686:	4618      	mov	r0, r3
 800e688:	f001 fa36 	bl	800faf8 <hci_send_req>
 800e68c:	4603      	mov	r3, r0
 800e68e:	2b00      	cmp	r3, #0
 800e690:	da01      	bge.n	800e696 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800e692:	23ff      	movs	r3, #255	@ 0xff
 800e694:	e02e      	b.n	800e6f4 <aci_gap_init+0x150>
  if ( resp.Status )
 800e696:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e69a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e69e:	781b      	ldrb	r3, [r3, #0]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d005      	beq.n	800e6b0 <aci_gap_init+0x10c>
    return resp.Status;
 800e6a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6a8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e6ac:	781b      	ldrb	r3, [r3, #0]
 800e6ae:	e021      	b.n	800e6f4 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800e6b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6b4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e6b8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e6bc:	b29a      	uxth	r2, r3
 800e6be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800e6ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e6d2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800e6d6:	b29a      	uxth	r2, r3
 800e6d8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800e6dc:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800e6de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e6e6:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800e6ea:	b29a      	uxth	r2, r3
 800e6ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800e6f0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e6f2:	2300      	movs	r3, #0
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd90      	pop	{r4, r7, pc}

0800e6fe <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800e6fe:	b580      	push	{r7, lr}
 800e700:	b0cc      	sub	sp, #304	@ 0x130
 800e702:	af00      	add	r7, sp, #0
 800e704:	4602      	mov	r2, r0
 800e706:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e70a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e70e:	6019      	str	r1, [r3, #0]
 800e710:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e714:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e718:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800e71a:	f107 0310 	add.w	r3, r7, #16
 800e71e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e722:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e726:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e72a:	2200      	movs	r2, #0
 800e72c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e72e:	2300      	movs	r3, #0
 800e730:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800e734:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e738:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e73c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e740:	7812      	ldrb	r2, [r2, #0]
 800e742:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e744:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e748:	3301      	adds	r3, #1
 800e74a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800e74e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e752:	1c58      	adds	r0, r3, #1
 800e754:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e758:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e75c:	781a      	ldrb	r2, [r3, #0]
 800e75e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e762:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e766:	6819      	ldr	r1, [r3, #0]
 800e768:	f000 ff2e 	bl	800f5c8 <Osal_MemCpy>
  index_input += AdvDataLen;
 800e76c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e770:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e774:	781b      	ldrb	r3, [r3, #0]
 800e776:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e77a:	4413      	add	r3, r2
 800e77c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e780:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e784:	2218      	movs	r2, #24
 800e786:	2100      	movs	r1, #0
 800e788:	4618      	mov	r0, r3
 800e78a:	f000 ff2d 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e78e:	233f      	movs	r3, #63	@ 0x3f
 800e790:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800e794:	238e      	movs	r3, #142	@ 0x8e
 800e796:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e79a:	f107 0310 	add.w	r3, r7, #16
 800e79e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e7a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e7a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e7aa:	f107 030f 	add.w	r3, r7, #15
 800e7ae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e7b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e7bc:	2100      	movs	r1, #0
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f001 f99a 	bl	800faf8 <hci_send_req>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	da01      	bge.n	800e7ce <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800e7ca:	23ff      	movs	r3, #255	@ 0xff
 800e7cc:	e004      	b.n	800e7d8 <aci_gap_update_adv_data+0xda>
  return status;
 800e7ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e7d2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e7d6:	781b      	ldrb	r3, [r3, #0]
}
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}

0800e7e2 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800e7e2:	b580      	push	{r7, lr}
 800e7e4:	b088      	sub	sp, #32
 800e7e6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e7ec:	f107 0308 	add.w	r3, r7, #8
 800e7f0:	2218      	movs	r2, #24
 800e7f2:	2100      	movs	r1, #0
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	f000 fef7 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e7fa:	233f      	movs	r3, #63	@ 0x3f
 800e7fc:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800e7fe:	2392      	movs	r3, #146	@ 0x92
 800e800:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e802:	1dfb      	adds	r3, r7, #7
 800e804:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e806:	2301      	movs	r3, #1
 800e808:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e80a:	f107 0308 	add.w	r3, r7, #8
 800e80e:	2100      	movs	r1, #0
 800e810:	4618      	mov	r0, r3
 800e812:	f001 f971 	bl	800faf8 <hci_send_req>
 800e816:	4603      	mov	r3, r0
 800e818:	2b00      	cmp	r3, #0
 800e81a:	da01      	bge.n	800e820 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800e81c:	23ff      	movs	r3, #255	@ 0xff
 800e81e:	e000      	b.n	800e822 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800e820:	79fb      	ldrb	r3, [r7, #7]
}
 800e822:	4618      	mov	r0, r3
 800e824:	3720      	adds	r7, #32
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}

0800e82a <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800e82a:	b580      	push	{r7, lr}
 800e82c:	b0cc      	sub	sp, #304	@ 0x130
 800e82e:	af00      	add	r7, sp, #0
 800e830:	4602      	mov	r2, r0
 800e832:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e836:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e83a:	801a      	strh	r2, [r3, #0]
 800e83c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e840:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e844:	460a      	mov	r2, r1
 800e846:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800e848:	f107 0310 	add.w	r3, r7, #16
 800e84c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e850:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e854:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e858:	2200      	movs	r2, #0
 800e85a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e85c:	2300      	movs	r3, #0
 800e85e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e862:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e866:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e86a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e86e:	8812      	ldrh	r2, [r2, #0]
 800e870:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e872:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e876:	3302      	adds	r3, #2
 800e878:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800e87c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e880:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e884:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e888:	7812      	ldrb	r2, [r2, #0]
 800e88a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e88c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e890:	3301      	adds	r3, #1
 800e892:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e896:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e89a:	2218      	movs	r2, #24
 800e89c:	2100      	movs	r1, #0
 800e89e:	4618      	mov	r0, r3
 800e8a0:	f000 fea2 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e8a4:	233f      	movs	r3, #63	@ 0x3f
 800e8a6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800e8aa:	23a5      	movs	r3, #165	@ 0xa5
 800e8ac:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e8b0:	f107 0310 	add.w	r3, r7, #16
 800e8b4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e8b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e8bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e8c0:	f107 030f 	add.w	r3, r7, #15
 800e8c4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e8c8:	2301      	movs	r3, #1
 800e8ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e8ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e8d2:	2100      	movs	r1, #0
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	f001 f90f 	bl	800faf8 <hci_send_req>
 800e8da:	4603      	mov	r3, r0
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	da01      	bge.n	800e8e4 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800e8e0:	23ff      	movs	r3, #255	@ 0xff
 800e8e2:	e004      	b.n	800e8ee <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800e8e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e8e8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e8ec:	781b      	ldrb	r3, [r3, #0]
}
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}

0800e8f8 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b088      	sub	sp, #32
 800e8fc:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e8fe:	2300      	movs	r3, #0
 800e900:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e902:	f107 0308 	add.w	r3, r7, #8
 800e906:	2218      	movs	r2, #24
 800e908:	2100      	movs	r1, #0
 800e90a:	4618      	mov	r0, r3
 800e90c:	f000 fe6c 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e910:	233f      	movs	r3, #63	@ 0x3f
 800e912:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800e914:	f240 1301 	movw	r3, #257	@ 0x101
 800e918:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e91a:	1dfb      	adds	r3, r7, #7
 800e91c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e91e:	2301      	movs	r3, #1
 800e920:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e922:	f107 0308 	add.w	r3, r7, #8
 800e926:	2100      	movs	r1, #0
 800e928:	4618      	mov	r0, r3
 800e92a:	f001 f8e5 	bl	800faf8 <hci_send_req>
 800e92e:	4603      	mov	r3, r0
 800e930:	2b00      	cmp	r3, #0
 800e932:	da01      	bge.n	800e938 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800e934:	23ff      	movs	r3, #255	@ 0xff
 800e936:	e000      	b.n	800e93a <aci_gatt_init+0x42>
  return status;
 800e938:	79fb      	ldrb	r3, [r7, #7]
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3720      	adds	r7, #32
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}

0800e942 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800e942:	b590      	push	{r4, r7, lr}
 800e944:	b0cf      	sub	sp, #316	@ 0x13c
 800e946:	af00      	add	r7, sp, #0
 800e948:	4604      	mov	r4, r0
 800e94a:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800e94e:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800e952:	6001      	str	r1, [r0, #0]
 800e954:	4610      	mov	r0, r2
 800e956:	4619      	mov	r1, r3
 800e958:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e95c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e960:	4622      	mov	r2, r4
 800e962:	701a      	strb	r2, [r3, #0]
 800e964:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e968:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800e96c:	4602      	mov	r2, r0
 800e96e:	701a      	strb	r2, [r3, #0]
 800e970:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e974:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e978:	460a      	mov	r2, r1
 800e97a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800e97c:	f107 0310 	add.w	r3, r7, #16
 800e980:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800e984:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e988:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e98c:	781b      	ldrb	r3, [r3, #0]
 800e98e:	2b01      	cmp	r3, #1
 800e990:	d00a      	beq.n	800e9a8 <aci_gatt_add_service+0x66>
 800e992:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e996:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e99a:	781b      	ldrb	r3, [r3, #0]
 800e99c:	2b02      	cmp	r3, #2
 800e99e:	d101      	bne.n	800e9a4 <aci_gatt_add_service+0x62>
 800e9a0:	2311      	movs	r3, #17
 800e9a2:	e002      	b.n	800e9aa <aci_gatt_add_service+0x68>
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	e000      	b.n	800e9aa <aci_gatt_add_service+0x68>
 800e9a8:	2303      	movs	r3, #3
 800e9aa:	f107 0210 	add.w	r2, r7, #16
 800e9ae:	4413      	add	r3, r2
 800e9b0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e9b4:	f107 030c 	add.w	r3, r7, #12
 800e9b8:	2203      	movs	r2, #3
 800e9ba:	2100      	movs	r1, #0
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f000 fe13 	bl	800f5e8 <Osal_MemSet>
  int index_input = 0;
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800e9c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e9cc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e9d0:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800e9d4:	7812      	ldrb	r2, [r2, #0]
 800e9d6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e9d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e9dc:	3301      	adds	r3, #1
 800e9de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800e9e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e9e6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	2b01      	cmp	r3, #1
 800e9ee:	d002      	beq.n	800e9f6 <aci_gatt_add_service+0xb4>
 800e9f0:	2b02      	cmp	r3, #2
 800e9f2:	d004      	beq.n	800e9fe <aci_gatt_add_service+0xbc>
 800e9f4:	e007      	b.n	800ea06 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800e9f6:	2302      	movs	r3, #2
 800e9f8:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800e9fc:	e005      	b.n	800ea0a <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800e9fe:	2310      	movs	r3, #16
 800ea00:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800ea04:	e001      	b.n	800ea0a <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800ea06:	2397      	movs	r3, #151	@ 0x97
 800ea08:	e06c      	b.n	800eae4 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800ea0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ea0e:	1c58      	adds	r0, r3, #1
 800ea10:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800ea14:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea18:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800ea1c:	6819      	ldr	r1, [r3, #0]
 800ea1e:	f000 fdd3 	bl	800f5c8 <Osal_MemCpy>
    index_input += size;
 800ea22:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800ea26:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ea2a:	4413      	add	r3, r2
 800ea2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800ea30:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ea34:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800ea38:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800ea3c:	7812      	ldrb	r2, [r2, #0]
 800ea3e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800ea40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ea44:	3301      	adds	r3, #1
 800ea46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800ea4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ea4e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800ea52:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800ea56:	7812      	ldrb	r2, [r2, #0]
 800ea58:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800ea5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ea5e:	3301      	adds	r3, #1
 800ea60:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ea64:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ea68:	2218      	movs	r2, #24
 800ea6a:	2100      	movs	r1, #0
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	f000 fdbb 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ea72:	233f      	movs	r3, #63	@ 0x3f
 800ea74:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800ea78:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800ea7c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ea80:	f107 0310 	add.w	r3, r7, #16
 800ea84:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ea88:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ea8c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800ea90:	f107 030c 	add.w	r3, r7, #12
 800ea94:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800ea98:	2303      	movs	r3, #3
 800ea9a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ea9e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800eaa2:	2100      	movs	r1, #0
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	f001 f827 	bl	800faf8 <hci_send_req>
 800eaaa:	4603      	mov	r3, r0
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	da01      	bge.n	800eab4 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800eab0:	23ff      	movs	r3, #255	@ 0xff
 800eab2:	e017      	b.n	800eae4 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800eab4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eab8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800eabc:	781b      	ldrb	r3, [r3, #0]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d005      	beq.n	800eace <aci_gatt_add_service+0x18c>
    return resp.Status;
 800eac2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eac6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800eaca:	781b      	ldrb	r3, [r3, #0]
 800eacc:	e00a      	b.n	800eae4 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800eace:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ead2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ead6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800eada:	b29a      	uxth	r2, r3
 800eadc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eae0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800eae2:	2300      	movs	r3, #0
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd90      	pop	{r4, r7, pc}

0800eaee <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800eaee:	b590      	push	{r4, r7, lr}
 800eaf0:	b0d1      	sub	sp, #324	@ 0x144
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	4604      	mov	r4, r0
 800eaf6:	4608      	mov	r0, r1
 800eaf8:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800eafc:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800eb00:	600a      	str	r2, [r1, #0]
 800eb02:	4619      	mov	r1, r3
 800eb04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800eb08:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800eb0c:	4622      	mov	r2, r4
 800eb0e:	801a      	strh	r2, [r3, #0]
 800eb10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800eb14:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800eb18:	4602      	mov	r2, r0
 800eb1a:	701a      	strb	r2, [r3, #0]
 800eb1c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800eb20:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800eb24:	460a      	mov	r2, r1
 800eb26:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800eb28:	f107 0318 	add.w	r3, r7, #24
 800eb2c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800eb30:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800eb34:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800eb38:	781b      	ldrb	r3, [r3, #0]
 800eb3a:	2b01      	cmp	r3, #1
 800eb3c:	d00a      	beq.n	800eb54 <aci_gatt_add_char+0x66>
 800eb3e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800eb42:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800eb46:	781b      	ldrb	r3, [r3, #0]
 800eb48:	2b02      	cmp	r3, #2
 800eb4a:	d101      	bne.n	800eb50 <aci_gatt_add_char+0x62>
 800eb4c:	2313      	movs	r3, #19
 800eb4e:	e002      	b.n	800eb56 <aci_gatt_add_char+0x68>
 800eb50:	2303      	movs	r3, #3
 800eb52:	e000      	b.n	800eb56 <aci_gatt_add_char+0x68>
 800eb54:	2305      	movs	r3, #5
 800eb56:	f107 0218 	add.w	r2, r7, #24
 800eb5a:	4413      	add	r3, r2
 800eb5c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800eb60:	f107 0314 	add.w	r3, r7, #20
 800eb64:	2203      	movs	r2, #3
 800eb66:	2100      	movs	r1, #0
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f000 fd3d 	bl	800f5e8 <Osal_MemSet>
  int index_input = 0;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800eb74:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800eb78:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800eb7c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800eb80:	8812      	ldrh	r2, [r2, #0]
 800eb82:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800eb84:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eb88:	3302      	adds	r3, #2
 800eb8a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800eb8e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800eb92:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800eb96:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800eb9a:	7812      	ldrb	r2, [r2, #0]
 800eb9c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800eb9e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eba2:	3301      	adds	r3, #1
 800eba4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800eba8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ebac:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800ebb0:	781b      	ldrb	r3, [r3, #0]
 800ebb2:	2b01      	cmp	r3, #1
 800ebb4:	d002      	beq.n	800ebbc <aci_gatt_add_char+0xce>
 800ebb6:	2b02      	cmp	r3, #2
 800ebb8:	d004      	beq.n	800ebc4 <aci_gatt_add_char+0xd6>
 800ebba:	e007      	b.n	800ebcc <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800ebbc:	2302      	movs	r3, #2
 800ebbe:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ebc2:	e005      	b.n	800ebd0 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800ebc4:	2310      	movs	r3, #16
 800ebc6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ebca:	e001      	b.n	800ebd0 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800ebcc:	2397      	movs	r3, #151	@ 0x97
 800ebce:	e091      	b.n	800ecf4 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800ebd0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800ebd4:	1cd8      	adds	r0, r3, #3
 800ebd6:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800ebda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ebde:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800ebe2:	6819      	ldr	r1, [r3, #0]
 800ebe4:	f000 fcf0 	bl	800f5c8 <Osal_MemCpy>
    index_input += size;
 800ebe8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800ebec:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800ebf0:	4413      	add	r3, r2
 800ebf2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800ebf6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ebfa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800ebfe:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800ec02:	8812      	ldrh	r2, [r2, #0]
 800ec04:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800ec06:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec0a:	3302      	adds	r3, #2
 800ec0c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800ec10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ec14:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800ec18:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800ec1a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec1e:	3301      	adds	r3, #1
 800ec20:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800ec24:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ec28:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ec2c:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800ec2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec32:	3301      	adds	r3, #1
 800ec34:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800ec38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ec3c:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800ec40:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800ec42:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec46:	3301      	adds	r3, #1
 800ec48:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800ec4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ec50:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800ec54:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800ec56:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec5a:	3301      	adds	r3, #1
 800ec5c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800ec60:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ec64:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800ec68:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800ec6a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec6e:	3301      	adds	r3, #1
 800ec70:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ec74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800ec78:	2218      	movs	r2, #24
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	f000 fcb3 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ec82:	233f      	movs	r3, #63	@ 0x3f
 800ec84:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800ec88:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800ec8c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800ec90:	f107 0318 	add.w	r3, r7, #24
 800ec94:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800ec98:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ec9c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800eca0:	f107 0314 	add.w	r3, r7, #20
 800eca4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800eca8:	2303      	movs	r3, #3
 800ecaa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ecae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800ecb2:	2100      	movs	r1, #0
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f000 ff1f 	bl	800faf8 <hci_send_req>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	da01      	bge.n	800ecc4 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800ecc0:	23ff      	movs	r3, #255	@ 0xff
 800ecc2:	e017      	b.n	800ecf4 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800ecc4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ecc8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800eccc:	781b      	ldrb	r3, [r3, #0]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d005      	beq.n	800ecde <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800ecd2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ecd6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ecda:	781b      	ldrb	r3, [r3, #0]
 800ecdc:	e00a      	b.n	800ecf4 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800ecde:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ece2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ece6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ecea:	b29a      	uxth	r2, r3
 800ecec:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800ecf0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ecf2:	2300      	movs	r3, #0
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd90      	pop	{r4, r7, pc}

0800ecfe <aci_gatt_add_char_desc>:
                                   uint8_t Access_Permissions,
                                   uint8_t GATT_Evt_Mask,
                                   uint8_t Enc_Key_Size,
                                   uint8_t Is_Variable,
                                   uint16_t* Char_Desc_Handle )
{
 800ecfe:	b590      	push	{r4, r7, lr}
 800ed00:	b0d1      	sub	sp, #324	@ 0x144
 800ed02:	af00      	add	r7, sp, #0
 800ed04:	4604      	mov	r4, r0
 800ed06:	4608      	mov	r0, r1
 800ed08:	4611      	mov	r1, r2
 800ed0a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800ed0e:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800ed12:	6013      	str	r3, [r2, #0]
 800ed14:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed18:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800ed1c:	4622      	mov	r2, r4
 800ed1e:	801a      	strh	r2, [r3, #0]
 800ed20:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ed28:	4602      	mov	r2, r0
 800ed2a:	801a      	strh	r2, [r3, #0]
 800ed2c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed30:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800ed34:	460a      	mov	r2, r1
 800ed36:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer);
 800ed38:	f107 0314 	add.w	r3, r7, #20
 800ed3c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 800ed40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed44:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	2b01      	cmp	r3, #1
 800ed4c:	d00a      	beq.n	800ed64 <aci_gatt_add_char_desc+0x66>
 800ed4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed52:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800ed56:	781b      	ldrb	r3, [r3, #0]
 800ed58:	2b02      	cmp	r3, #2
 800ed5a:	d101      	bne.n	800ed60 <aci_gatt_add_char_desc+0x62>
 800ed5c:	2315      	movs	r3, #21
 800ed5e:	e002      	b.n	800ed66 <aci_gatt_add_char_desc+0x68>
 800ed60:	2305      	movs	r3, #5
 800ed62:	e000      	b.n	800ed66 <aci_gatt_add_char_desc+0x68>
 800ed64:	2307      	movs	r3, #7
 800ed66:	f107 0214 	add.w	r2, r7, #20
 800ed6a:	4413      	add	r3, r2
 800ed6c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800ed70:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed74:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800ed78:	781b      	ldrb	r3, [r3, #0]
 800ed7a:	2b01      	cmp	r3, #1
 800ed7c:	d00a      	beq.n	800ed94 <aci_gatt_add_char_desc+0x96>
 800ed7e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ed82:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800ed86:	781b      	ldrb	r3, [r3, #0]
 800ed88:	2b02      	cmp	r3, #2
 800ed8a:	d101      	bne.n	800ed90 <aci_gatt_add_char_desc+0x92>
 800ed8c:	2317      	movs	r3, #23
 800ed8e:	e002      	b.n	800ed96 <aci_gatt_add_char_desc+0x98>
 800ed90:	2307      	movs	r3, #7
 800ed92:	e000      	b.n	800ed96 <aci_gatt_add_char_desc+0x98>
 800ed94:	2309      	movs	r3, #9
 800ed96:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ed9a:	4413      	add	r3, r2
 800ed9c:	f107 0214 	add.w	r2, r7, #20
 800eda0:	4413      	add	r3, r2
 800eda2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_char_desc_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800eda6:	f107 0310 	add.w	r3, r7, #16
 800edaa:	2203      	movs	r2, #3
 800edac:	2100      	movs	r1, #0
 800edae:	4618      	mov	r0, r3
 800edb0:	f000 fc1a 	bl	800f5e8 <Osal_MemSet>
  int index_input = 0;
 800edb4:	2300      	movs	r3, #0
 800edb6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  cp0->Service_Handle = Service_Handle;
 800edba:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800edbe:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800edc2:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800edc6:	8812      	ldrh	r2, [r2, #0]
 800edc8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800edca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800edce:	3302      	adds	r3, #2
 800edd0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  cp0->Char_Handle = Char_Handle;
 800edd4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800edd8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800eddc:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800ede0:	8812      	ldrh	r2, [r2, #0]
 800ede2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800ede4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ede8:	3302      	adds	r3, #2
 800edea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  cp0->Char_Desc_Uuid_Type = Char_Desc_Uuid_Type;
 800edee:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800edf2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800edf6:	f2a2 1235 	subw	r2, r2, #309	@ 0x135
 800edfa:	7812      	ldrb	r2, [r2, #0]
 800edfc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800edfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ee02:	3301      	adds	r3, #1
 800ee04:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_Desc_Uuid_Type )
 800ee08:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ee0c:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800ee10:	781b      	ldrb	r3, [r3, #0]
 800ee12:	2b01      	cmp	r3, #1
 800ee14:	d002      	beq.n	800ee1c <aci_gatt_add_char_desc+0x11e>
 800ee16:	2b02      	cmp	r3, #2
 800ee18:	d004      	beq.n	800ee24 <aci_gatt_add_char_desc+0x126>
 800ee1a:	e007      	b.n	800ee2c <aci_gatt_add_char_desc+0x12e>
    {
      case 1: size = 2; break;
 800ee1c:	2302      	movs	r3, #2
 800ee1e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ee22:	e005      	b.n	800ee30 <aci_gatt_add_char_desc+0x132>
      case 2: size = 16; break;
 800ee24:	2310      	movs	r3, #16
 800ee26:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ee2a:	e001      	b.n	800ee30 <aci_gatt_add_char_desc+0x132>
      default: return BLE_STATUS_ERROR;
 800ee2c:	2397      	movs	r3, #151	@ 0x97
 800ee2e:	e0a9      	b.n	800ef84 <aci_gatt_add_char_desc+0x286>
    }
    Osal_MemCpy( (void*)&cp0->Char_Desc_Uuid, (const void*)Char_Desc_Uuid, size );
 800ee30:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800ee34:	1d58      	adds	r0, r3, #5
 800ee36:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800ee3a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ee3e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800ee42:	6819      	ldr	r1, [r3, #0]
 800ee44:	f000 fbc0 	bl	800f5c8 <Osal_MemCpy>
    index_input += size;
 800ee48:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800ee4c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800ee50:	4413      	add	r3, r2
 800ee52:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp1->Char_Desc_Value_Max_Len = Char_Desc_Value_Max_Len;
 800ee56:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ee5a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800ee5e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800ee60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ee64:	3301      	adds	r3, #1
 800ee66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp1->Char_Desc_Value_Length = Char_Desc_Value_Length;
 800ee6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ee6e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ee72:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800ee74:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ee78:	3301      	adds	r3, #1
 800ee7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    Osal_MemCpy( (void*)&cp1->Char_Desc_Value, (const void*)Char_Desc_Value, Char_Desc_Value_Length );
 800ee7e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ee82:	3302      	adds	r3, #2
 800ee84:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ee88:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f000 fb9b 	bl	800f5c8 <Osal_MemCpy>
    index_input += Char_Desc_Value_Length;
 800ee92:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800ee96:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800ee9a:	4413      	add	r3, r2
 800ee9c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Security_Permissions = Security_Permissions;
 800eea0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eea4:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800eea8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800eeaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eeae:	3301      	adds	r3, #1
 800eeb0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Access_Permissions = Access_Permissions;
 800eeb4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eeb8:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800eebc:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800eebe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eec2:	3301      	adds	r3, #1
 800eec4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->GATT_Evt_Mask = GATT_Evt_Mask;
 800eec8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eecc:	f897 2164 	ldrb.w	r2, [r7, #356]	@ 0x164
 800eed0:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800eed2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eed6:	3301      	adds	r3, #1
 800eed8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Enc_Key_Size = Enc_Key_Size;
 800eedc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eee0:	f897 2168 	ldrb.w	r2, [r7, #360]	@ 0x168
 800eee4:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800eee6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eeea:	3301      	adds	r3, #1
 800eeec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Is_Variable = Is_Variable;
 800eef0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800eef4:	f897 216c 	ldrb.w	r2, [r7, #364]	@ 0x16c
 800eef8:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800eefa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eefe:	3301      	adds	r3, #1
 800ef00:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ef04:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800ef08:	2218      	movs	r2, #24
 800ef0a:	2100      	movs	r1, #0
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	f000 fb6b 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ef12:	233f      	movs	r3, #63	@ 0x3f
 800ef14:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
  rq.ocf = 0x105;
 800ef18:	f240 1305 	movw	r3, #261	@ 0x105
 800ef1c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  rq.cparam = cmd_buffer;
 800ef20:	f107 0314 	add.w	r3, r7, #20
 800ef24:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.clen = index_input;
 800ef28:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ef2c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rparam = &resp;
 800ef30:	f107 0310 	add.w	r3, r7, #16
 800ef34:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rlen = sizeof(resp);
 800ef38:	2303      	movs	r3, #3
 800ef3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ef3e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800ef42:	2100      	movs	r1, #0
 800ef44:	4618      	mov	r0, r3
 800ef46:	f000 fdd7 	bl	800faf8 <hci_send_req>
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	da01      	bge.n	800ef54 <aci_gatt_add_char_desc+0x256>
    return BLE_STATUS_TIMEOUT;
 800ef50:	23ff      	movs	r3, #255	@ 0xff
 800ef52:	e017      	b.n	800ef84 <aci_gatt_add_char_desc+0x286>
  if ( resp.Status )
 800ef54:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ef58:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ef5c:	781b      	ldrb	r3, [r3, #0]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d005      	beq.n	800ef6e <aci_gatt_add_char_desc+0x270>
    return resp.Status;
 800ef62:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ef66:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ef6a:	781b      	ldrb	r3, [r3, #0]
 800ef6c:	e00a      	b.n	800ef84 <aci_gatt_add_char_desc+0x286>
  *Char_Desc_Handle = resp.Char_Desc_Handle;
 800ef6e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ef72:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ef76:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ef7a:	b29a      	uxth	r2, r3
 800ef7c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800ef80:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ef82:	2300      	movs	r3, #0
}
 800ef84:	4618      	mov	r0, r3
 800ef86:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bd90      	pop	{r4, r7, pc}

0800ef8e <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800ef8e:	b5b0      	push	{r4, r5, r7, lr}
 800ef90:	b0cc      	sub	sp, #304	@ 0x130
 800ef92:	af00      	add	r7, sp, #0
 800ef94:	4605      	mov	r5, r0
 800ef96:	460c      	mov	r4, r1
 800ef98:	4610      	mov	r0, r2
 800ef9a:	4619      	mov	r1, r3
 800ef9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800efa0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800efa4:	462a      	mov	r2, r5
 800efa6:	801a      	strh	r2, [r3, #0]
 800efa8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800efac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800efb0:	4622      	mov	r2, r4
 800efb2:	801a      	strh	r2, [r3, #0]
 800efb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800efb8:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800efbc:	4602      	mov	r2, r0
 800efbe:	701a      	strb	r2, [r3, #0]
 800efc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800efc4:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800efc8:	460a      	mov	r2, r1
 800efca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800efcc:	f107 0310 	add.w	r3, r7, #16
 800efd0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800efd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800efd8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800efdc:	2200      	movs	r2, #0
 800efde:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800efe0:	2300      	movs	r3, #0
 800efe2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800efe6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800efea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800efee:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800eff2:	8812      	ldrh	r2, [r2, #0]
 800eff4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800eff6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800effa:	3302      	adds	r3, #2
 800effc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800f000:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f004:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f008:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800f00c:	8812      	ldrh	r2, [r2, #0]
 800f00e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800f010:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f014:	3302      	adds	r3, #2
 800f016:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800f01a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f01e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f022:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800f026:	7812      	ldrb	r2, [r2, #0]
 800f028:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800f02a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f02e:	3301      	adds	r3, #1
 800f030:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800f034:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f038:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f03c:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800f040:	7812      	ldrb	r2, [r2, #0]
 800f042:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800f044:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f048:	3301      	adds	r3, #1
 800f04a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800f04e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f052:	1d98      	adds	r0, r3, #6
 800f054:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f058:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	461a      	mov	r2, r3
 800f060:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800f064:	f000 fab0 	bl	800f5c8 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800f068:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f06c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f076:	4413      	add	r3, r2
 800f078:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f07c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f080:	2218      	movs	r2, #24
 800f082:	2100      	movs	r1, #0
 800f084:	4618      	mov	r0, r3
 800f086:	f000 faaf 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f08a:	233f      	movs	r3, #63	@ 0x3f
 800f08c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800f090:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800f094:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f098:	f107 0310 	add.w	r3, r7, #16
 800f09c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f0a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f0a4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f0a8:	f107 030f 	add.w	r3, r7, #15
 800f0ac:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f0b0:	2301      	movs	r3, #1
 800f0b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f0b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f0ba:	2100      	movs	r1, #0
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f000 fd1b 	bl	800faf8 <hci_send_req>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	da01      	bge.n	800f0cc <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800f0c8:	23ff      	movs	r3, #255	@ 0xff
 800f0ca:	e004      	b.n	800f0d6 <aci_gatt_update_char_value+0x148>
  return status;
 800f0cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f0d4:	781b      	ldrb	r3, [r3, #0]
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bdb0      	pop	{r4, r5, r7, pc}

0800f0e0 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b0cc      	sub	sp, #304	@ 0x130
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	4602      	mov	r2, r0
 800f0e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0ec:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f0f0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800f0f2:	f107 0310 	add.w	r3, r7, #16
 800f0f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f0fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0fe:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f102:	2200      	movs	r2, #0
 800f104:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f106:	2300      	movs	r3, #0
 800f108:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800f10c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f110:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f114:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f118:	8812      	ldrh	r2, [r2, #0]
 800f11a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800f11c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f120:	3302      	adds	r3, #2
 800f122:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f126:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f12a:	2218      	movs	r2, #24
 800f12c:	2100      	movs	r1, #0
 800f12e:	4618      	mov	r0, r3
 800f130:	f000 fa5a 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f134:	233f      	movs	r3, #63	@ 0x3f
 800f136:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800f13a:	f240 1325 	movw	r3, #293	@ 0x125
 800f13e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f142:	f107 0310 	add.w	r3, r7, #16
 800f146:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f14a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f14e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f152:	f107 030f 	add.w	r3, r7, #15
 800f156:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f15a:	2301      	movs	r3, #1
 800f15c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f160:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f164:	2100      	movs	r1, #0
 800f166:	4618      	mov	r0, r3
 800f168:	f000 fcc6 	bl	800faf8 <hci_send_req>
 800f16c:	4603      	mov	r3, r0
 800f16e:	2b00      	cmp	r3, #0
 800f170:	da01      	bge.n	800f176 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800f172:	23ff      	movs	r3, #255	@ 0xff
 800f174:	e004      	b.n	800f180 <aci_gatt_confirm_indication+0xa0>
  return status;
 800f176:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f17a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f17e:	781b      	ldrb	r3, [r3, #0]
}
 800f180:	4618      	mov	r0, r3
 800f182:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}

0800f18a <aci_gatt_permit_read>:

tBleStatus aci_gatt_permit_read( uint16_t Connection_Handle,
                                 uint8_t Read_status,
                                 uint8_t Error_Code,
                                 uint16_t Attr_Handle )
{
 800f18a:	b5b0      	push	{r4, r5, r7, lr}
 800f18c:	b0cc      	sub	sp, #304	@ 0x130
 800f18e:	af00      	add	r7, sp, #0
 800f190:	4605      	mov	r5, r0
 800f192:	460c      	mov	r4, r1
 800f194:	4610      	mov	r0, r2
 800f196:	4619      	mov	r1, r3
 800f198:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f19c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f1a0:	462a      	mov	r2, r5
 800f1a2:	801a      	strh	r2, [r3, #0]
 800f1a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f1a8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f1ac:	4622      	mov	r2, r4
 800f1ae:	701a      	strb	r2, [r3, #0]
 800f1b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f1b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800f1b8:	4602      	mov	r2, r0
 800f1ba:	701a      	strb	r2, [r3, #0]
 800f1bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f1c0:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800f1c4:	460a      	mov	r2, r1
 800f1c6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_permit_read_cp0 *cp0 = (aci_gatt_permit_read_cp0*)(cmd_buffer);
 800f1c8:	f107 0310 	add.w	r3, r7, #16
 800f1cc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f1d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f1d4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f1d8:	2200      	movs	r2, #0
 800f1da:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f1dc:	2300      	movs	r3, #0
 800f1de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800f1e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f1e6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f1ea:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f1ee:	8812      	ldrh	r2, [r2, #0]
 800f1f0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800f1f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f1f6:	3302      	adds	r3, #2
 800f1f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Read_status = Read_status;
 800f1fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f200:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f204:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800f208:	7812      	ldrb	r2, [r2, #0]
 800f20a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800f20c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f210:	3301      	adds	r3, #1
 800f212:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 800f216:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f21a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f21e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800f222:	7812      	ldrb	r2, [r2, #0]
 800f224:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800f226:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f22a:	3301      	adds	r3, #1
 800f22c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 800f230:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f234:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f238:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800f23c:	8812      	ldrh	r2, [r2, #0]
 800f23e:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800f240:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f244:	3302      	adds	r3, #2
 800f246:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f24a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f24e:	2218      	movs	r2, #24
 800f250:	2100      	movs	r1, #0
 800f252:	4618      	mov	r0, r3
 800f254:	f000 f9c8 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f258:	233f      	movs	r3, #63	@ 0x3f
 800f25a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 800f25e:	f240 1327 	movw	r3, #295	@ 0x127
 800f262:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f266:	f107 0310 	add.w	r3, r7, #16
 800f26a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f26e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f272:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f276:	f107 030f 	add.w	r3, r7, #15
 800f27a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f27e:	2301      	movs	r3, #1
 800f280:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f284:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f288:	2100      	movs	r1, #0
 800f28a:	4618      	mov	r0, r3
 800f28c:	f000 fc34 	bl	800faf8 <hci_send_req>
 800f290:	4603      	mov	r3, r0
 800f292:	2b00      	cmp	r3, #0
 800f294:	da01      	bge.n	800f29a <aci_gatt_permit_read+0x110>
    return BLE_STATUS_TIMEOUT;
 800f296:	23ff      	movs	r3, #255	@ 0xff
 800f298:	e004      	b.n	800f2a4 <aci_gatt_permit_read+0x11a>
  return status;
 800f29a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f29e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f2a2:	781b      	ldrb	r3, [r3, #0]
}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bdb0      	pop	{r4, r5, r7, pc}

0800f2ae <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800f2ae:	b580      	push	{r7, lr}
 800f2b0:	b0cc      	sub	sp, #304	@ 0x130
 800f2b2:	af00      	add	r7, sp, #0
 800f2b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f2b8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f2bc:	601a      	str	r2, [r3, #0]
 800f2be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f2c2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f2c6:	4602      	mov	r2, r0
 800f2c8:	701a      	strb	r2, [r3, #0]
 800f2ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f2ce:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f2d2:	460a      	mov	r2, r1
 800f2d4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800f2d6:	f107 0310 	add.w	r3, r7, #16
 800f2da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f2de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f2e2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800f2f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f2f4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f2f8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f2fc:	7812      	ldrb	r2, [r2, #0]
 800f2fe:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f300:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f304:	3301      	adds	r3, #1
 800f306:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800f30a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f30e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f312:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f316:	7812      	ldrb	r2, [r2, #0]
 800f318:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f31a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f31e:	3301      	adds	r3, #1
 800f320:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800f324:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f328:	1c98      	adds	r0, r3, #2
 800f32a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f32e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f332:	781a      	ldrb	r2, [r3, #0]
 800f334:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f338:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f33c:	6819      	ldr	r1, [r3, #0]
 800f33e:	f000 f943 	bl	800f5c8 <Osal_MemCpy>
  index_input += Length;
 800f342:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f346:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f34a:	781b      	ldrb	r3, [r3, #0]
 800f34c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f350:	4413      	add	r3, r2
 800f352:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f356:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f35a:	2218      	movs	r2, #24
 800f35c:	2100      	movs	r1, #0
 800f35e:	4618      	mov	r0, r3
 800f360:	f000 f942 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f364:	233f      	movs	r3, #63	@ 0x3f
 800f366:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800f36a:	230c      	movs	r3, #12
 800f36c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f370:	f107 0310 	add.w	r3, r7, #16
 800f374:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f378:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f37c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f380:	f107 030f 	add.w	r3, r7, #15
 800f384:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f388:	2301      	movs	r3, #1
 800f38a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f38e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f392:	2100      	movs	r1, #0
 800f394:	4618      	mov	r0, r3
 800f396:	f000 fbaf 	bl	800faf8 <hci_send_req>
 800f39a:	4603      	mov	r3, r0
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	da01      	bge.n	800f3a4 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800f3a0:	23ff      	movs	r3, #255	@ 0xff
 800f3a2:	e004      	b.n	800f3ae <aci_hal_write_config_data+0x100>
  return status;
 800f3a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f3a8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f3ac:	781b      	ldrb	r3, [r3, #0]
}
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}

0800f3b8 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b0cc      	sub	sp, #304	@ 0x130
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	4602      	mov	r2, r0
 800f3c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f3c4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f3c8:	701a      	strb	r2, [r3, #0]
 800f3ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f3ce:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f3d2:	460a      	mov	r2, r1
 800f3d4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800f3d6:	f107 0310 	add.w	r3, r7, #16
 800f3da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f3de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f3e2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800f3f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f3f4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f3f8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f3fc:	7812      	ldrb	r2, [r2, #0]
 800f3fe:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f400:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f404:	3301      	adds	r3, #1
 800f406:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800f40a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f40e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f412:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f416:	7812      	ldrb	r2, [r2, #0]
 800f418:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f41a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f41e:	3301      	adds	r3, #1
 800f420:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f424:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f428:	2218      	movs	r2, #24
 800f42a:	2100      	movs	r1, #0
 800f42c:	4618      	mov	r0, r3
 800f42e:	f000 f8db 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f432:	233f      	movs	r3, #63	@ 0x3f
 800f434:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800f438:	230f      	movs	r3, #15
 800f43a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f43e:	f107 0310 	add.w	r3, r7, #16
 800f442:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f446:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f44a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f44e:	f107 030f 	add.w	r3, r7, #15
 800f452:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f456:	2301      	movs	r3, #1
 800f458:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f45c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f460:	2100      	movs	r1, #0
 800f462:	4618      	mov	r0, r3
 800f464:	f000 fb48 	bl	800faf8 <hci_send_req>
 800f468:	4603      	mov	r3, r0
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	da01      	bge.n	800f472 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800f46e:	23ff      	movs	r3, #255	@ 0xff
 800f470:	e004      	b.n	800f47c <aci_hal_set_tx_power_level+0xc4>
  return status;
 800f472:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f476:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f47a:	781b      	ldrb	r3, [r3, #0]
}
 800f47c:	4618      	mov	r0, r3
 800f47e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f482:	46bd      	mov	sp, r7
 800f484:	bd80      	pop	{r7, pc}

0800f486 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800f486:	b580      	push	{r7, lr}
 800f488:	b088      	sub	sp, #32
 800f48a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800f48c:	2300      	movs	r3, #0
 800f48e:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f490:	f107 0308 	add.w	r3, r7, #8
 800f494:	2218      	movs	r2, #24
 800f496:	2100      	movs	r1, #0
 800f498:	4618      	mov	r0, r3
 800f49a:	f000 f8a5 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x03;
 800f49e:	2303      	movs	r3, #3
 800f4a0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800f4a2:	2303      	movs	r3, #3
 800f4a4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800f4a6:	1dfb      	adds	r3, r7, #7
 800f4a8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f4ae:	f107 0308 	add.w	r3, r7, #8
 800f4b2:	2100      	movs	r1, #0
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f000 fb1f 	bl	800faf8 <hci_send_req>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	da01      	bge.n	800f4c4 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800f4c0:	23ff      	movs	r3, #255	@ 0xff
 800f4c2:	e000      	b.n	800f4c6 <hci_reset+0x40>
  return status;
 800f4c4:	79fb      	ldrb	r3, [r7, #7]
}
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	3720      	adds	r7, #32
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	bd80      	pop	{r7, pc}

0800f4ce <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800f4ce:	b590      	push	{r4, r7, lr}
 800f4d0:	b0cd      	sub	sp, #308	@ 0x134
 800f4d2:	af00      	add	r7, sp, #0
 800f4d4:	4604      	mov	r4, r0
 800f4d6:	4608      	mov	r0, r1
 800f4d8:	4611      	mov	r1, r2
 800f4da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f4de:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f4e2:	4622      	mov	r2, r4
 800f4e4:	701a      	strb	r2, [r3, #0]
 800f4e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f4ea:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f4ee:	4602      	mov	r2, r0
 800f4f0:	701a      	strb	r2, [r3, #0]
 800f4f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f4f6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f4fa:	460a      	mov	r2, r1
 800f4fc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800f4fe:	f107 0310 	add.w	r3, r7, #16
 800f502:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f506:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f50a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f50e:	2200      	movs	r2, #0
 800f510:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f512:	2300      	movs	r3, #0
 800f514:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800f518:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f51c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f520:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f524:	7812      	ldrb	r2, [r2, #0]
 800f526:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f528:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f52c:	3301      	adds	r3, #1
 800f52e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800f532:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f536:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f53a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f53e:	7812      	ldrb	r2, [r2, #0]
 800f540:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f542:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f546:	3301      	adds	r3, #1
 800f548:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800f54c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f550:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f554:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800f558:	7812      	ldrb	r2, [r2, #0]
 800f55a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800f55c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f560:	3301      	adds	r3, #1
 800f562:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f566:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f56a:	2218      	movs	r2, #24
 800f56c:	2100      	movs	r1, #0
 800f56e:	4618      	mov	r0, r3
 800f570:	f000 f83a 	bl	800f5e8 <Osal_MemSet>
  rq.ogf = 0x08;
 800f574:	2308      	movs	r3, #8
 800f576:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800f57a:	2331      	movs	r3, #49	@ 0x31
 800f57c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f580:	f107 0310 	add.w	r3, r7, #16
 800f584:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f588:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f58c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f590:	f107 030f 	add.w	r3, r7, #15
 800f594:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f598:	2301      	movs	r3, #1
 800f59a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f59e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f5a2:	2100      	movs	r1, #0
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	f000 faa7 	bl	800faf8 <hci_send_req>
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	da01      	bge.n	800f5b4 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800f5b0:	23ff      	movs	r3, #255	@ 0xff
 800f5b2:	e004      	b.n	800f5be <hci_le_set_default_phy+0xf0>
  return status;
 800f5b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f5b8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f5bc:	781b      	ldrb	r3, [r3, #0]
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bd90      	pop	{r4, r7, pc}

0800f5c8 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b084      	sub	sp, #16
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	60f8      	str	r0, [r7, #12]
 800f5d0:	60b9      	str	r1, [r7, #8]
 800f5d2:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800f5d4:	687a      	ldr	r2, [r7, #4]
 800f5d6:	68b9      	ldr	r1, [r7, #8]
 800f5d8:	68f8      	ldr	r0, [r7, #12]
 800f5da:	f005 fa1d 	bl	8014a18 <memcpy>
 800f5de:	4603      	mov	r3, r0
}
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	3710      	adds	r7, #16
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}

0800f5e8 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b084      	sub	sp, #16
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	60f8      	str	r0, [r7, #12]
 800f5f0:	60b9      	str	r1, [r7, #8]
 800f5f2:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800f5f4:	687a      	ldr	r2, [r7, #4]
 800f5f6:	68b9      	ldr	r1, [r7, #8]
 800f5f8:	68f8      	ldr	r0, [r7, #12]
 800f5fa:	f005 f9db 	bl	80149b4 <memset>
 800f5fe:	4603      	mov	r3, r0
}
 800f600:	4618      	mov	r0, r3
 800f602:	3710      	adds	r7, #16
 800f604:	46bd      	mov	sp, r7
 800f606:	bd80      	pop	{r7, pc}

0800f608 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800f608:	b480      	push	{r7}
 800f60a:	af00      	add	r7, sp, #0
  return;
 800f60c:	bf00      	nop
}
 800f60e:	46bd      	mov	sp, r7
 800f610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f614:	4770      	bx	lr

0800f616 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800f616:	b480      	push	{r7}
 800f618:	af00      	add	r7, sp, #0
  return;
 800f61a:	bf00      	nop
}
 800f61c:	46bd      	mov	sp, r7
 800f61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f622:	4770      	bx	lr

0800f624 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800f624:	b480      	push	{r7}
 800f626:	af00      	add	r7, sp, #0
  return;
 800f628:	bf00      	nop
}
 800f62a:	46bd      	mov	sp, r7
 800f62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f630:	4770      	bx	lr

0800f632 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800f632:	b480      	push	{r7}
 800f634:	af00      	add	r7, sp, #0
  return;
 800f636:	bf00      	nop
}
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr

0800f640 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800f640:	b480      	push	{r7}
 800f642:	af00      	add	r7, sp, #0
  return;
 800f644:	bf00      	nop
}
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr

0800f64e <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800f64e:	b480      	push	{r7}
 800f650:	af00      	add	r7, sp, #0
  return;
 800f652:	bf00      	nop
}
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr

0800f65c <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800f65c:	b480      	push	{r7}
 800f65e:	af00      	add	r7, sp, #0
  return;
 800f660:	bf00      	nop
}
 800f662:	46bd      	mov	sp, r7
 800f664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f668:	4770      	bx	lr

0800f66a <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800f66a:	b480      	push	{r7}
 800f66c:	af00      	add	r7, sp, #0
  return;
 800f66e:	bf00      	nop
}
 800f670:	46bd      	mov	sp, r7
 800f672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f676:	4770      	bx	lr

0800f678 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800f678:	b480      	push	{r7}
 800f67a:	af00      	add	r7, sp, #0
  return;
 800f67c:	bf00      	nop
}
 800f67e:	46bd      	mov	sp, r7
 800f680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f684:	4770      	bx	lr

0800f686 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800f686:	b480      	push	{r7}
 800f688:	af00      	add	r7, sp, #0
  return;
 800f68a:	bf00      	nop
}
 800f68c:	46bd      	mov	sp, r7
 800f68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f692:	4770      	bx	lr

0800f694 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800f694:	b480      	push	{r7}
 800f696:	af00      	add	r7, sp, #0
  return;
 800f698:	bf00      	nop
}
 800f69a:	46bd      	mov	sp, r7
 800f69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a0:	4770      	bx	lr

0800f6a2 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800f6a2:	b480      	push	{r7}
 800f6a4:	af00      	add	r7, sp, #0
  return;
 800f6a6:	bf00      	nop
}
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ae:	4770      	bx	lr

0800f6b0 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	af00      	add	r7, sp, #0
  return;
 800f6b4:	bf00      	nop
}
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6bc:	4770      	bx	lr

0800f6be <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800f6be:	b480      	push	{r7}
 800f6c0:	af00      	add	r7, sp, #0
  return;
 800f6c2:	bf00      	nop
}
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ca:	4770      	bx	lr

0800f6cc <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800f6cc:	b480      	push	{r7}
 800f6ce:	af00      	add	r7, sp, #0
  return;
 800f6d0:	bf00      	nop
}
 800f6d2:	46bd      	mov	sp, r7
 800f6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d8:	4770      	bx	lr

0800f6da <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800f6da:	b480      	push	{r7}
 800f6dc:	af00      	add	r7, sp, #0
  return;
 800f6de:	bf00      	nop
}
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e6:	4770      	bx	lr

0800f6e8 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800f6e8:	b480      	push	{r7}
 800f6ea:	af00      	add	r7, sp, #0
  return;
 800f6ec:	bf00      	nop
}
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f4:	4770      	bx	lr
	...

0800f6f8 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800f6fc:	4b04      	ldr	r3, [pc, #16]	@ (800f710 <SVCCTL_Init+0x18>)
 800f6fe:	2200      	movs	r2, #0
 800f700:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800f702:	4b04      	ldr	r3, [pc, #16]	@ (800f714 <SVCCTL_Init+0x1c>)
 800f704:	2200      	movs	r2, #0
 800f706:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800f708:	f000 f806 	bl	800f718 <SVCCTL_SvcInit>

  return;
 800f70c:	bf00      	nop
}
 800f70e:	bd80      	pop	{r7, pc}
 800f710:	20000074 	.word	0x20000074
 800f714:	20000094 	.word	0x20000094

0800f718 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800f718:	b580      	push	{r7, lr}
 800f71a:	af00      	add	r7, sp, #0
  BAS_Init();
 800f71c:	f7ff ff74 	bl	800f608 <BAS_Init>

  BLS_Init();
 800f720:	f7ff ff79 	bl	800f616 <BLS_Init>

  CRS_STM_Init();
 800f724:	f7ff ff7e 	bl	800f624 <CRS_STM_Init>

  DIS_Init();
 800f728:	f7ff ff83 	bl	800f632 <DIS_Init>

  EDS_STM_Init();
 800f72c:	f7ff ff88 	bl	800f640 <EDS_STM_Init>

  HIDS_Init();
 800f730:	f7ff ff8d 	bl	800f64e <HIDS_Init>

  HRS_Init();
 800f734:	f7ff ff92 	bl	800f65c <HRS_Init>

  HTS_Init();
 800f738:	f7ff ff97 	bl	800f66a <HTS_Init>

  IAS_Init();
 800f73c:	f7ff ff9c 	bl	800f678 <IAS_Init>

  LLS_Init();
 800f740:	f7ff ffa1 	bl	800f686 <LLS_Init>

  TPS_Init();
 800f744:	f7ff ffa6 	bl	800f694 <TPS_Init>

  MOTENV_STM_Init();
 800f748:	f7ff ffab 	bl	800f6a2 <MOTENV_STM_Init>

  /* P2P service disabled to avoid LED Control tile in ST BLE Sensor */

  ZDD_STM_Init();
 800f74c:	f7ff ffb0 	bl	800f6b0 <ZDD_STM_Init>

  OTAS_STM_Init();
 800f750:	f7ff ffb5 	bl	800f6be <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800f754:	f7ff ffc1 	bl	800f6da <BVOPUS_STM_Init>

  MESH_Init();
 800f758:	f7ff ffb8 	bl	800f6cc <MESH_Init>

  SVCCTL_InitCustomSvc();
 800f75c:	f7ff ffc4 	bl	800f6e8 <SVCCTL_InitCustomSvc>
  
  return;
 800f760:	bf00      	nop
}
 800f762:	bd80      	pop	{r7, pc}

0800f764 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800f76c:	4b09      	ldr	r3, [pc, #36]	@ (800f794 <SVCCTL_RegisterSvcHandler+0x30>)
 800f76e:	7f1b      	ldrb	r3, [r3, #28]
 800f770:	4619      	mov	r1, r3
 800f772:	4a08      	ldr	r2, [pc, #32]	@ (800f794 <SVCCTL_RegisterSvcHandler+0x30>)
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800f77a:	4b06      	ldr	r3, [pc, #24]	@ (800f794 <SVCCTL_RegisterSvcHandler+0x30>)
 800f77c:	7f1b      	ldrb	r3, [r3, #28]
 800f77e:	3301      	adds	r3, #1
 800f780:	b2da      	uxtb	r2, r3
 800f782:	4b04      	ldr	r3, [pc, #16]	@ (800f794 <SVCCTL_RegisterSvcHandler+0x30>)
 800f784:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800f786:	bf00      	nop
}
 800f788:	370c      	adds	r7, #12
 800f78a:	46bd      	mov	sp, r7
 800f78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f790:	4770      	bx	lr
 800f792:	bf00      	nop
 800f794:	20000074 	.word	0x20000074

0800f798 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b086      	sub	sp, #24
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	3301      	adds	r3, #1
 800f7a4:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800f7aa:	693b      	ldr	r3, [r7, #16]
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	2bff      	cmp	r3, #255	@ 0xff
 800f7b0:	d125      	bne.n	800f7fe <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	3302      	adds	r3, #2
 800f7b6:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	881b      	ldrh	r3, [r3, #0]
 800f7bc:	b29b      	uxth	r3, r3
 800f7be:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f7c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f7c6:	d118      	bne.n	800f7fa <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	757b      	strb	r3, [r7, #21]
 800f7cc:	e00d      	b.n	800f7ea <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800f7ce:	7d7b      	ldrb	r3, [r7, #21]
 800f7d0:	4a1a      	ldr	r2, [pc, #104]	@ (800f83c <SVCCTL_UserEvtRx+0xa4>)
 800f7d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f7d6:	6878      	ldr	r0, [r7, #4]
 800f7d8:	4798      	blx	r3
 800f7da:	4603      	mov	r3, r0
 800f7dc:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800f7de:	7dfb      	ldrb	r3, [r7, #23]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d108      	bne.n	800f7f6 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800f7e4:	7d7b      	ldrb	r3, [r7, #21]
 800f7e6:	3301      	adds	r3, #1
 800f7e8:	757b      	strb	r3, [r7, #21]
 800f7ea:	4b14      	ldr	r3, [pc, #80]	@ (800f83c <SVCCTL_UserEvtRx+0xa4>)
 800f7ec:	7f1b      	ldrb	r3, [r3, #28]
 800f7ee:	7d7a      	ldrb	r2, [r7, #21]
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	d3ec      	bcc.n	800f7ce <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800f7f4:	e002      	b.n	800f7fc <SVCCTL_UserEvtRx+0x64>
              break;
 800f7f6:	bf00      	nop
          break;
 800f7f8:	e000      	b.n	800f7fc <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800f7fa:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800f7fc:	e000      	b.n	800f800 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800f7fe:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800f800:	7dfb      	ldrb	r3, [r7, #23]
 800f802:	2b02      	cmp	r3, #2
 800f804:	d00f      	beq.n	800f826 <SVCCTL_UserEvtRx+0x8e>
 800f806:	2b02      	cmp	r3, #2
 800f808:	dc10      	bgt.n	800f82c <SVCCTL_UserEvtRx+0x94>
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d002      	beq.n	800f814 <SVCCTL_UserEvtRx+0x7c>
 800f80e:	2b01      	cmp	r3, #1
 800f810:	d006      	beq.n	800f820 <SVCCTL_UserEvtRx+0x88>
 800f812:	e00b      	b.n	800f82c <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f001 f8f3 	bl	8010a00 <SVCCTL_App_Notification>
 800f81a:	4603      	mov	r3, r0
 800f81c:	75bb      	strb	r3, [r7, #22]
      break;
 800f81e:	e008      	b.n	800f832 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800f820:	2301      	movs	r3, #1
 800f822:	75bb      	strb	r3, [r7, #22]
      break;
 800f824:	e005      	b.n	800f832 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800f826:	2300      	movs	r3, #0
 800f828:	75bb      	strb	r3, [r7, #22]
      break;
 800f82a:	e002      	b.n	800f832 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800f82c:	2301      	movs	r3, #1
 800f82e:	75bb      	strb	r3, [r7, #22]
      break;
 800f830:	bf00      	nop
  }

  return (return_status);
 800f832:	7dbb      	ldrb	r3, [r7, #22]
}
 800f834:	4618      	mov	r0, r3
 800f836:	3718      	adds	r7, #24
 800f838:	46bd      	mov	sp, r7
 800f83a:	bd80      	pop	{r7, pc}
 800f83c:	20000074 	.word	0x20000074

0800f840 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800f840:	b580      	push	{r7, lr}
 800f842:	b088      	sub	sp, #32
 800f844:	af00      	add	r7, sp, #0
 800f846:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800f848:	f107 030c 	add.w	r3, r7, #12
 800f84c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800f854:	69fb      	ldr	r3, [r7, #28]
 800f856:	2137      	movs	r1, #55	@ 0x37
 800f858:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800f85c:	f000 fae8 	bl	800fe30 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800f860:	69fb      	ldr	r3, [r7, #28]
 800f862:	330b      	adds	r3, #11
 800f864:	78db      	ldrb	r3, [r3, #3]
}
 800f866:	4618      	mov	r0, r3
 800f868:	3720      	adds	r7, #32
 800f86a:	46bd      	mov	sp, r7
 800f86c:	bd80      	pop	{r7, pc}

0800f86e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800f86e:	b580      	push	{r7, lr}
 800f870:	b088      	sub	sp, #32
 800f872:	af00      	add	r7, sp, #0
 800f874:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800f876:	f107 030c 	add.w	r3, r7, #12
 800f87a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	210f      	movs	r1, #15
 800f886:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800f88a:	f000 fad1 	bl	800fe30 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800f88e:	69fb      	ldr	r3, [r7, #28]
 800f890:	330b      	adds	r3, #11
 800f892:	78db      	ldrb	r3, [r3, #3]
}
 800f894:	4618      	mov	r0, r3
 800f896:	3720      	adds	r7, #32
 800f898:	46bd      	mov	sp, r7
 800f89a:	bd80      	pop	{r7, pc}

0800f89c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800f89c:	b580      	push	{r7, lr}
 800f89e:	b088      	sub	sp, #32
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800f8a4:	f107 030c 	add.w	r3, r7, #12
 800f8a8:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800f8aa:	69fb      	ldr	r3, [r7, #28]
 800f8ac:	687a      	ldr	r2, [r7, #4]
 800f8ae:	2110      	movs	r1, #16
 800f8b0:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800f8b4:	f000 fabc 	bl	800fe30 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800f8b8:	69fb      	ldr	r3, [r7, #28]
 800f8ba:	330b      	adds	r3, #11
 800f8bc:	78db      	ldrb	r3, [r3, #3]
}
 800f8be:	4618      	mov	r0, r3
 800f8c0:	3720      	adds	r7, #32
 800f8c2:	46bd      	mov	sp, r7
 800f8c4:	bd80      	pop	{r7, pc}
	...

0800f8c8 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800f8c8:	b480      	push	{r7}
 800f8ca:	b08b      	sub	sp, #44	@ 0x2c
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800f8d8:	2300      	movs	r3, #0
 800f8da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800f8dc:	2300      	movs	r3, #0
 800f8de:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800f8f0:	4b4a      	ldr	r3, [pc, #296]	@ (800fa1c <SHCI_GetWirelessFwInfo+0x154>)
 800f8f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8f4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800f8f8:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800f8fa:	693b      	ldr	r3, [r7, #16]
 800f8fc:	009b      	lsls	r3, r3, #2
 800f8fe:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800f902:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800f90a:	68bb      	ldr	r3, [r7, #8]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	4a44      	ldr	r2, [pc, #272]	@ (800fa20 <SHCI_GetWirelessFwInfo+0x158>)
 800f910:	4293      	cmp	r3, r2
 800f912:	d10f      	bne.n	800f934 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800f914:	68bb      	ldr	r3, [r7, #8]
 800f916:	695b      	ldr	r3, [r3, #20]
 800f918:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800f91a:	68bb      	ldr	r3, [r7, #8]
 800f91c:	699b      	ldr	r3, [r3, #24]
 800f91e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	69db      	ldr	r3, [r3, #28]
 800f924:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800f926:	68bb      	ldr	r3, [r7, #8]
 800f928:	68db      	ldr	r3, [r3, #12]
 800f92a:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	691b      	ldr	r3, [r3, #16]
 800f930:	617b      	str	r3, [r7, #20]
 800f932:	e01a      	b.n	800f96a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800f934:	693b      	ldr	r3, [r7, #16]
 800f936:	009b      	lsls	r3, r3, #2
 800f938:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800f93c:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800f940:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	691b      	ldr	r3, [r3, #16]
 800f948:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	695b      	ldr	r3, [r3, #20]
 800f950:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	699b      	ldr	r3, [r3, #24]
 800f958:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	685b      	ldr	r3, [r3, #4]
 800f960:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	689b      	ldr	r3, [r3, #8]
 800f968:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800f96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f96c:	0e1b      	lsrs	r3, r3, #24
 800f96e:	b2da      	uxtb	r2, r3
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800f974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f976:	0c1b      	lsrs	r3, r3, #16
 800f978:	b2da      	uxtb	r2, r3
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800f97e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f980:	0a1b      	lsrs	r3, r3, #8
 800f982:	b2da      	uxtb	r2, r3
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800f988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f98a:	091b      	lsrs	r3, r3, #4
 800f98c:	b2db      	uxtb	r3, r3
 800f98e:	f003 030f 	and.w	r3, r3, #15
 800f992:	b2da      	uxtb	r2, r3
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800f998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f99a:	b2db      	uxtb	r3, r3
 800f99c:	f003 030f 	and.w	r3, r3, #15
 800f9a0:	b2da      	uxtb	r2, r3
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800f9a6:	6a3b      	ldr	r3, [r7, #32]
 800f9a8:	0e1b      	lsrs	r3, r3, #24
 800f9aa:	b2da      	uxtb	r2, r3
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800f9b0:	6a3b      	ldr	r3, [r7, #32]
 800f9b2:	0c1b      	lsrs	r3, r3, #16
 800f9b4:	b2da      	uxtb	r2, r3
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800f9ba:	6a3b      	ldr	r3, [r7, #32]
 800f9bc:	0a1b      	lsrs	r3, r3, #8
 800f9be:	b2da      	uxtb	r2, r3
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800f9c4:	6a3b      	ldr	r3, [r7, #32]
 800f9c6:	b2da      	uxtb	r2, r3
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800f9cc:	69fb      	ldr	r3, [r7, #28]
 800f9ce:	b2da      	uxtb	r2, r3
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800f9d4:	69bb      	ldr	r3, [r7, #24]
 800f9d6:	0e1b      	lsrs	r3, r3, #24
 800f9d8:	b2da      	uxtb	r2, r3
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800f9de:	69bb      	ldr	r3, [r7, #24]
 800f9e0:	0c1b      	lsrs	r3, r3, #16
 800f9e2:	b2da      	uxtb	r2, r3
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800f9e8:	69bb      	ldr	r3, [r7, #24]
 800f9ea:	0a1b      	lsrs	r3, r3, #8
 800f9ec:	b2da      	uxtb	r2, r3
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800f9f2:	697b      	ldr	r3, [r7, #20]
 800f9f4:	0e1b      	lsrs	r3, r3, #24
 800f9f6:	b2da      	uxtb	r2, r3
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800f9fc:	697b      	ldr	r3, [r7, #20]
 800f9fe:	0c1b      	lsrs	r3, r3, #16
 800fa00:	b2da      	uxtb	r2, r3
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	b2da      	uxtb	r2, r3
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800fa0e:	2300      	movs	r3, #0
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	372c      	adds	r7, #44	@ 0x2c
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr
 800fa1c:	58004000 	.word	0x58004000
 800fa20:	a94656b9 	.word	0xa94656b9

0800fa24 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b082      	sub	sp, #8
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
 800fa2c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800fa2e:	683b      	ldr	r3, [r7, #0]
 800fa30:	685b      	ldr	r3, [r3, #4]
 800fa32:	4a08      	ldr	r2, [pc, #32]	@ (800fa54 <hci_init+0x30>)
 800fa34:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800fa36:	4a08      	ldr	r2, [pc, #32]	@ (800fa58 <hci_init+0x34>)
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800fa3c:	4806      	ldr	r0, [pc, #24]	@ (800fa58 <hci_init+0x34>)
 800fa3e:	f000 f979 	bl	800fd34 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4618      	mov	r0, r3
 800fa48:	f000 f8da 	bl	800fc00 <TlInit>

  return;
 800fa4c:	bf00      	nop
}
 800fa4e:	3708      	adds	r7, #8
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}
 800fa54:	20000d4c 	.word	0x20000d4c
 800fa58:	20000d24 	.word	0x20000d24

0800fa5c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b084      	sub	sp, #16
 800fa60:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800fa62:	4822      	ldr	r0, [pc, #136]	@ (800faec <hci_user_evt_proc+0x90>)
 800fa64:	f000 fd3e 	bl	80104e4 <LST_is_empty>
 800fa68:	4603      	mov	r3, r0
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d12b      	bne.n	800fac6 <hci_user_evt_proc+0x6a>
 800fa6e:	4b20      	ldr	r3, [pc, #128]	@ (800faf0 <hci_user_evt_proc+0x94>)
 800fa70:	781b      	ldrb	r3, [r3, #0]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d027      	beq.n	800fac6 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800fa76:	f107 030c 	add.w	r3, r7, #12
 800fa7a:	4619      	mov	r1, r3
 800fa7c:	481b      	ldr	r0, [pc, #108]	@ (800faec <hci_user_evt_proc+0x90>)
 800fa7e:	f000 fdc0 	bl	8010602 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800fa82:	4b1c      	ldr	r3, [pc, #112]	@ (800faf4 <hci_user_evt_proc+0x98>)
 800fa84:	69db      	ldr	r3, [r3, #28]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d00c      	beq.n	800faa4 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800fa8e:	2301      	movs	r3, #1
 800fa90:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800fa92:	4b18      	ldr	r3, [pc, #96]	@ (800faf4 <hci_user_evt_proc+0x98>)
 800fa94:	69db      	ldr	r3, [r3, #28]
 800fa96:	1d3a      	adds	r2, r7, #4
 800fa98:	4610      	mov	r0, r2
 800fa9a:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800fa9c:	793a      	ldrb	r2, [r7, #4]
 800fa9e:	4b14      	ldr	r3, [pc, #80]	@ (800faf0 <hci_user_evt_proc+0x94>)
 800faa0:	701a      	strb	r2, [r3, #0]
 800faa2:	e002      	b.n	800faaa <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800faa4:	4b12      	ldr	r3, [pc, #72]	@ (800faf0 <hci_user_evt_proc+0x94>)
 800faa6:	2201      	movs	r2, #1
 800faa8:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800faaa:	4b11      	ldr	r3, [pc, #68]	@ (800faf0 <hci_user_evt_proc+0x94>)
 800faac:	781b      	ldrb	r3, [r3, #0]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d004      	beq.n	800fabc <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	4618      	mov	r0, r3
 800fab6:	f000 fc11 	bl	80102dc <TL_MM_EvtDone>
 800faba:	e004      	b.n	800fac6 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	4619      	mov	r1, r3
 800fac0:	480a      	ldr	r0, [pc, #40]	@ (800faec <hci_user_evt_proc+0x90>)
 800fac2:	f000 fd31 	bl	8010528 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800fac6:	4809      	ldr	r0, [pc, #36]	@ (800faec <hci_user_evt_proc+0x90>)
 800fac8:	f000 fd0c 	bl	80104e4 <LST_is_empty>
 800facc:	4603      	mov	r3, r0
 800face:	2b00      	cmp	r3, #0
 800fad0:	d107      	bne.n	800fae2 <hci_user_evt_proc+0x86>
 800fad2:	4b07      	ldr	r3, [pc, #28]	@ (800faf0 <hci_user_evt_proc+0x94>)
 800fad4:	781b      	ldrb	r3, [r3, #0]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d003      	beq.n	800fae2 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800fada:	4804      	ldr	r0, [pc, #16]	@ (800faec <hci_user_evt_proc+0x90>)
 800fadc:	f001 f9cd 	bl	8010e7a <hci_notify_asynch_evt>
  }


  return;
 800fae0:	bf00      	nop
 800fae2:	bf00      	nop
}
 800fae4:	3710      	adds	r7, #16
 800fae6:	46bd      	mov	sp, r7
 800fae8:	bd80      	pop	{r7, pc}
 800faea:	bf00      	nop
 800faec:	2000009c 	.word	0x2000009c
 800faf0:	200000a8 	.word	0x200000a8
 800faf4:	20000d24 	.word	0x20000d24

0800faf8 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b088      	sub	sp, #32
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
 800fb00:	460b      	mov	r3, r1
 800fb02:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800fb04:	2000      	movs	r0, #0
 800fb06:	f000 f8d1 	bl	800fcac <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	885b      	ldrh	r3, [r3, #2]
 800fb12:	b21b      	sxth	r3, r3
 800fb14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fb18:	b21a      	sxth	r2, r3
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	881b      	ldrh	r3, [r3, #0]
 800fb1e:	b21b      	sxth	r3, r3
 800fb20:	029b      	lsls	r3, r3, #10
 800fb22:	b21b      	sxth	r3, r3
 800fb24:	4313      	orrs	r3, r2
 800fb26:	b21b      	sxth	r3, r3
 800fb28:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800fb2a:	4b33      	ldr	r3, [pc, #204]	@ (800fbf8 <hci_send_req+0x100>)
 800fb2c:	2201      	movs	r2, #1
 800fb2e:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	68db      	ldr	r3, [r3, #12]
 800fb34:	b2d9      	uxtb	r1, r3
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	689a      	ldr	r2, [r3, #8]
 800fb3a:	8bbb      	ldrh	r3, [r7, #28]
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f000 f88f 	bl	800fc60 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800fb42:	e04e      	b.n	800fbe2 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800fb44:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800fb48:	f001 f9ae 	bl	8010ea8 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800fb4c:	e043      	b.n	800fbd6 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800fb4e:	f107 030c 	add.w	r3, r7, #12
 800fb52:	4619      	mov	r1, r3
 800fb54:	4829      	ldr	r0, [pc, #164]	@ (800fbfc <hci_send_req+0x104>)
 800fb56:	f000 fd54 	bl	8010602 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	7a5b      	ldrb	r3, [r3, #9]
 800fb5e:	2b0f      	cmp	r3, #15
 800fb60:	d114      	bne.n	800fb8c <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	330b      	adds	r3, #11
 800fb66:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	885b      	ldrh	r3, [r3, #2]
 800fb6c:	b29b      	uxth	r3, r3
 800fb6e:	8bba      	ldrh	r2, [r7, #28]
 800fb70:	429a      	cmp	r2, r3
 800fb72:	d104      	bne.n	800fb7e <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	691b      	ldr	r3, [r3, #16]
 800fb78:	693a      	ldr	r2, [r7, #16]
 800fb7a:	7812      	ldrb	r2, [r2, #0]
 800fb7c:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800fb7e:	693b      	ldr	r3, [r7, #16]
 800fb80:	785b      	ldrb	r3, [r3, #1]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d027      	beq.n	800fbd6 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800fb86:	2301      	movs	r3, #1
 800fb88:	77fb      	strb	r3, [r7, #31]
 800fb8a:	e024      	b.n	800fbd6 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	330b      	adds	r3, #11
 800fb90:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800fb92:	69bb      	ldr	r3, [r7, #24]
 800fb94:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	8bba      	ldrh	r2, [r7, #28]
 800fb9c:	429a      	cmp	r2, r3
 800fb9e:	d114      	bne.n	800fbca <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	7a9b      	ldrb	r3, [r3, #10]
 800fba4:	3b03      	subs	r3, #3
 800fba6:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	695a      	ldr	r2, [r3, #20]
 800fbac:	7dfb      	ldrb	r3, [r7, #23]
 800fbae:	429a      	cmp	r2, r3
 800fbb0:	bfa8      	it	ge
 800fbb2:	461a      	movge	r2, r3
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	6918      	ldr	r0, [r3, #16]
 800fbbc:	69bb      	ldr	r3, [r7, #24]
 800fbbe:	1cd9      	adds	r1, r3, #3
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	695b      	ldr	r3, [r3, #20]
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	f004 ff27 	bl	8014a18 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800fbca:	69bb      	ldr	r3, [r7, #24]
 800fbcc:	781b      	ldrb	r3, [r3, #0]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d001      	beq.n	800fbd6 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800fbd6:	4809      	ldr	r0, [pc, #36]	@ (800fbfc <hci_send_req+0x104>)
 800fbd8:	f000 fc84 	bl	80104e4 <LST_is_empty>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d0b5      	beq.n	800fb4e <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800fbe2:	7ffb      	ldrb	r3, [r7, #31]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d0ad      	beq.n	800fb44 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800fbe8:	2001      	movs	r0, #1
 800fbea:	f000 f85f 	bl	800fcac <NotifyCmdStatus>

  return 0;
 800fbee:	2300      	movs	r3, #0
}
 800fbf0:	4618      	mov	r0, r3
 800fbf2:	3720      	adds	r7, #32
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	bd80      	pop	{r7, pc}
 800fbf8:	20000d50 	.word	0x20000d50
 800fbfc:	20000d44 	.word	0x20000d44

0800fc00 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b086      	sub	sp, #24
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800fc08:	480f      	ldr	r0, [pc, #60]	@ (800fc48 <TlInit+0x48>)
 800fc0a:	f000 fc5b 	bl	80104c4 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800fc0e:	4a0f      	ldr	r2, [pc, #60]	@ (800fc4c <TlInit+0x4c>)
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800fc14:	480e      	ldr	r0, [pc, #56]	@ (800fc50 <TlInit+0x50>)
 800fc16:	f000 fc55 	bl	80104c4 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800fc1a:	4b0e      	ldr	r3, [pc, #56]	@ (800fc54 <TlInit+0x54>)
 800fc1c:	2201      	movs	r2, #1
 800fc1e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800fc20:	4b0d      	ldr	r3, [pc, #52]	@ (800fc58 <TlInit+0x58>)
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d00a      	beq.n	800fc3e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800fc2c:	4b0b      	ldr	r3, [pc, #44]	@ (800fc5c <TlInit+0x5c>)
 800fc2e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800fc30:	4b09      	ldr	r3, [pc, #36]	@ (800fc58 <TlInit+0x58>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	f107 0208 	add.w	r2, r7, #8
 800fc38:	4610      	mov	r0, r2
 800fc3a:	4798      	blx	r3
  }

  return;
 800fc3c:	bf00      	nop
 800fc3e:	bf00      	nop
}
 800fc40:	3718      	adds	r7, #24
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}
 800fc46:	bf00      	nop
 800fc48:	20000d44 	.word	0x20000d44
 800fc4c:	200000a4 	.word	0x200000a4
 800fc50:	2000009c 	.word	0x2000009c
 800fc54:	200000a8 	.word	0x200000a8
 800fc58:	20000d24 	.word	0x20000d24
 800fc5c:	0800fced 	.word	0x0800fced

0800fc60 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800fc60:	b580      	push	{r7, lr}
 800fc62:	b082      	sub	sp, #8
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	4603      	mov	r3, r0
 800fc68:	603a      	str	r2, [r7, #0]
 800fc6a:	80fb      	strh	r3, [r7, #6]
 800fc6c:	460b      	mov	r3, r1
 800fc6e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800fc70:	4b0c      	ldr	r3, [pc, #48]	@ (800fca4 <SendCmd+0x44>)
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	88fa      	ldrh	r2, [r7, #6]
 800fc76:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800fc7a:	4b0a      	ldr	r3, [pc, #40]	@ (800fca4 <SendCmd+0x44>)
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	797a      	ldrb	r2, [r7, #5]
 800fc80:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800fc82:	4b08      	ldr	r3, [pc, #32]	@ (800fca4 <SendCmd+0x44>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	330c      	adds	r3, #12
 800fc88:	797a      	ldrb	r2, [r7, #5]
 800fc8a:	6839      	ldr	r1, [r7, #0]
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	f004 fec3 	bl	8014a18 <memcpy>

  hciContext.io.Send(0,0);
 800fc92:	4b05      	ldr	r3, [pc, #20]	@ (800fca8 <SendCmd+0x48>)
 800fc94:	691b      	ldr	r3, [r3, #16]
 800fc96:	2100      	movs	r1, #0
 800fc98:	2000      	movs	r0, #0
 800fc9a:	4798      	blx	r3

  return;
 800fc9c:	bf00      	nop
}
 800fc9e:	3708      	adds	r7, #8
 800fca0:	46bd      	mov	sp, r7
 800fca2:	bd80      	pop	{r7, pc}
 800fca4:	200000a4 	.word	0x200000a4
 800fca8:	20000d24 	.word	0x20000d24

0800fcac <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b082      	sub	sp, #8
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800fcb6:	79fb      	ldrb	r3, [r7, #7]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d108      	bne.n	800fcce <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800fcbc:	4b0a      	ldr	r3, [pc, #40]	@ (800fce8 <NotifyCmdStatus+0x3c>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d00d      	beq.n	800fce0 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800fcc4:	4b08      	ldr	r3, [pc, #32]	@ (800fce8 <NotifyCmdStatus+0x3c>)
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	2000      	movs	r0, #0
 800fcca:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800fccc:	e008      	b.n	800fce0 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800fcce:	4b06      	ldr	r3, [pc, #24]	@ (800fce8 <NotifyCmdStatus+0x3c>)
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d004      	beq.n	800fce0 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800fcd6:	4b04      	ldr	r3, [pc, #16]	@ (800fce8 <NotifyCmdStatus+0x3c>)
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	2001      	movs	r0, #1
 800fcdc:	4798      	blx	r3
  return;
 800fcde:	bf00      	nop
 800fce0:	bf00      	nop
}
 800fce2:	3708      	adds	r7, #8
 800fce4:	46bd      	mov	sp, r7
 800fce6:	bd80      	pop	{r7, pc}
 800fce8:	20000d4c 	.word	0x20000d4c

0800fcec <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b082      	sub	sp, #8
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	7a5b      	ldrb	r3, [r3, #9]
 800fcf8:	2b0f      	cmp	r3, #15
 800fcfa:	d003      	beq.n	800fd04 <TlEvtReceived+0x18>
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	7a5b      	ldrb	r3, [r3, #9]
 800fd00:	2b0e      	cmp	r3, #14
 800fd02:	d107      	bne.n	800fd14 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800fd04:	6879      	ldr	r1, [r7, #4]
 800fd06:	4809      	ldr	r0, [pc, #36]	@ (800fd2c <TlEvtReceived+0x40>)
 800fd08:	f000 fc34 	bl	8010574 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800fd0c:	2000      	movs	r0, #0
 800fd0e:	f001 f8c0 	bl	8010e92 <hci_cmd_resp_release>
 800fd12:	e006      	b.n	800fd22 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800fd14:	6879      	ldr	r1, [r7, #4]
 800fd16:	4806      	ldr	r0, [pc, #24]	@ (800fd30 <TlEvtReceived+0x44>)
 800fd18:	f000 fc2c 	bl	8010574 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800fd1c:	4804      	ldr	r0, [pc, #16]	@ (800fd30 <TlEvtReceived+0x44>)
 800fd1e:	f001 f8ac 	bl	8010e7a <hci_notify_asynch_evt>
  }

  return;
 800fd22:	bf00      	nop
}
 800fd24:	3708      	adds	r7, #8
 800fd26:	46bd      	mov	sp, r7
 800fd28:	bd80      	pop	{r7, pc}
 800fd2a:	bf00      	nop
 800fd2c:	20000d44 	.word	0x20000d44
 800fd30:	2000009c 	.word	0x2000009c

0800fd34 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800fd34:	b480      	push	{r7}
 800fd36:	b083      	sub	sp, #12
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	4a05      	ldr	r2, [pc, #20]	@ (800fd54 <hci_register_io_bus+0x20>)
 800fd40:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	4a04      	ldr	r2, [pc, #16]	@ (800fd58 <hci_register_io_bus+0x24>)
 800fd46:	611a      	str	r2, [r3, #16]

  return;
 800fd48:	bf00      	nop
}
 800fd4a:	370c      	adds	r7, #12
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd52:	4770      	bx	lr
 800fd54:	0801004d 	.word	0x0801004d
 800fd58:	080100b5 	.word	0x080100b5

0800fd5c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b082      	sub	sp, #8
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
 800fd64:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800fd66:	683b      	ldr	r3, [r7, #0]
 800fd68:	685b      	ldr	r3, [r3, #4]
 800fd6a:	4a08      	ldr	r2, [pc, #32]	@ (800fd8c <shci_init+0x30>)
 800fd6c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800fd6e:	4a08      	ldr	r2, [pc, #32]	@ (800fd90 <shci_init+0x34>)
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800fd74:	4806      	ldr	r0, [pc, #24]	@ (800fd90 <shci_init+0x34>)
 800fd76:	f000 f915 	bl	800ffa4 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f000 f898 	bl	800feb4 <TlInit>

  return;
 800fd84:	bf00      	nop
}
 800fd86:	3708      	adds	r7, #8
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	bd80      	pop	{r7, pc}
 800fd8c:	20000d74 	.word	0x20000d74
 800fd90:	20000d54 	.word	0x20000d54

0800fd94 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b084      	sub	sp, #16
 800fd98:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800fd9a:	4822      	ldr	r0, [pc, #136]	@ (800fe24 <shci_user_evt_proc+0x90>)
 800fd9c:	f000 fba2 	bl	80104e4 <LST_is_empty>
 800fda0:	4603      	mov	r3, r0
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d12b      	bne.n	800fdfe <shci_user_evt_proc+0x6a>
 800fda6:	4b20      	ldr	r3, [pc, #128]	@ (800fe28 <shci_user_evt_proc+0x94>)
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d027      	beq.n	800fdfe <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800fdae:	f107 030c 	add.w	r3, r7, #12
 800fdb2:	4619      	mov	r1, r3
 800fdb4:	481b      	ldr	r0, [pc, #108]	@ (800fe24 <shci_user_evt_proc+0x90>)
 800fdb6:	f000 fc24 	bl	8010602 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800fdba:	4b1c      	ldr	r3, [pc, #112]	@ (800fe2c <shci_user_evt_proc+0x98>)
 800fdbc:	69db      	ldr	r3, [r3, #28]
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d00c      	beq.n	800fddc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800fdc6:	2301      	movs	r3, #1
 800fdc8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800fdca:	4b18      	ldr	r3, [pc, #96]	@ (800fe2c <shci_user_evt_proc+0x98>)
 800fdcc:	69db      	ldr	r3, [r3, #28]
 800fdce:	1d3a      	adds	r2, r7, #4
 800fdd0:	4610      	mov	r0, r2
 800fdd2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800fdd4:	793a      	ldrb	r2, [r7, #4]
 800fdd6:	4b14      	ldr	r3, [pc, #80]	@ (800fe28 <shci_user_evt_proc+0x94>)
 800fdd8:	701a      	strb	r2, [r3, #0]
 800fdda:	e002      	b.n	800fde2 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800fddc:	4b12      	ldr	r3, [pc, #72]	@ (800fe28 <shci_user_evt_proc+0x94>)
 800fdde:	2201      	movs	r2, #1
 800fde0:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800fde2:	4b11      	ldr	r3, [pc, #68]	@ (800fe28 <shci_user_evt_proc+0x94>)
 800fde4:	781b      	ldrb	r3, [r3, #0]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d004      	beq.n	800fdf4 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	4618      	mov	r0, r3
 800fdee:	f000 fa75 	bl	80102dc <TL_MM_EvtDone>
 800fdf2:	e004      	b.n	800fdfe <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	4619      	mov	r1, r3
 800fdf8:	480a      	ldr	r0, [pc, #40]	@ (800fe24 <shci_user_evt_proc+0x90>)
 800fdfa:	f000 fb95 	bl	8010528 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800fdfe:	4809      	ldr	r0, [pc, #36]	@ (800fe24 <shci_user_evt_proc+0x90>)
 800fe00:	f000 fb70 	bl	80104e4 <LST_is_empty>
 800fe04:	4603      	mov	r3, r0
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d107      	bne.n	800fe1a <shci_user_evt_proc+0x86>
 800fe0a:	4b07      	ldr	r3, [pc, #28]	@ (800fe28 <shci_user_evt_proc+0x94>)
 800fe0c:	781b      	ldrb	r3, [r3, #0]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d003      	beq.n	800fe1a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800fe12:	4804      	ldr	r0, [pc, #16]	@ (800fe24 <shci_user_evt_proc+0x90>)
 800fe14:	f7f2 fcad 	bl	8002772 <shci_notify_asynch_evt>
  }


  return;
 800fe18:	bf00      	nop
 800fe1a:	bf00      	nop
}
 800fe1c:	3710      	adds	r7, #16
 800fe1e:	46bd      	mov	sp, r7
 800fe20:	bd80      	pop	{r7, pc}
 800fe22:	bf00      	nop
 800fe24:	200000ac 	.word	0x200000ac
 800fe28:	200000bc 	.word	0x200000bc
 800fe2c:	20000d54 	.word	0x20000d54

0800fe30 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800fe30:	b580      	push	{r7, lr}
 800fe32:	b084      	sub	sp, #16
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	60ba      	str	r2, [r7, #8]
 800fe38:	607b      	str	r3, [r7, #4]
 800fe3a:	4603      	mov	r3, r0
 800fe3c:	81fb      	strh	r3, [r7, #14]
 800fe3e:	460b      	mov	r3, r1
 800fe40:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800fe42:	2000      	movs	r0, #0
 800fe44:	f000 f868 	bl	800ff18 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800fe48:	4b17      	ldr	r3, [pc, #92]	@ (800fea8 <shci_send+0x78>)
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	89fa      	ldrh	r2, [r7, #14]
 800fe4e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800fe52:	4b15      	ldr	r3, [pc, #84]	@ (800fea8 <shci_send+0x78>)
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	7b7a      	ldrb	r2, [r7, #13]
 800fe58:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800fe5a:	4b13      	ldr	r3, [pc, #76]	@ (800fea8 <shci_send+0x78>)
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	330c      	adds	r3, #12
 800fe60:	7b7a      	ldrb	r2, [r7, #13]
 800fe62:	68b9      	ldr	r1, [r7, #8]
 800fe64:	4618      	mov	r0, r3
 800fe66:	f004 fdd7 	bl	8014a18 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800fe6a:	4b10      	ldr	r3, [pc, #64]	@ (800feac <shci_send+0x7c>)
 800fe6c:	2201      	movs	r2, #1
 800fe6e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800fe70:	4b0f      	ldr	r3, [pc, #60]	@ (800feb0 <shci_send+0x80>)
 800fe72:	691b      	ldr	r3, [r3, #16]
 800fe74:	2100      	movs	r1, #0
 800fe76:	2000      	movs	r0, #0
 800fe78:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800fe7a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800fe7e:	f7f2 fc8f 	bl	80027a0 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f103 0008 	add.w	r0, r3, #8
 800fe88:	4b07      	ldr	r3, [pc, #28]	@ (800fea8 <shci_send+0x78>)
 800fe8a:	6819      	ldr	r1, [r3, #0]
 800fe8c:	4b06      	ldr	r3, [pc, #24]	@ (800fea8 <shci_send+0x78>)
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	789b      	ldrb	r3, [r3, #2]
 800fe92:	3303      	adds	r3, #3
 800fe94:	461a      	mov	r2, r3
 800fe96:	f004 fdbf 	bl	8014a18 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800fe9a:	2001      	movs	r0, #1
 800fe9c:	f000 f83c 	bl	800ff18 <Cmd_SetStatus>

  return;
 800fea0:	bf00      	nop
}
 800fea2:	3710      	adds	r7, #16
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}
 800fea8:	200000b8 	.word	0x200000b8
 800feac:	20000d78 	.word	0x20000d78
 800feb0:	20000d54 	.word	0x20000d54

0800feb4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800feb4:	b580      	push	{r7, lr}
 800feb6:	b086      	sub	sp, #24
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800febc:	4a10      	ldr	r2, [pc, #64]	@ (800ff00 <TlInit+0x4c>)
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800fec2:	4810      	ldr	r0, [pc, #64]	@ (800ff04 <TlInit+0x50>)
 800fec4:	f000 fafe 	bl	80104c4 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800fec8:	2001      	movs	r0, #1
 800feca:	f000 f825 	bl	800ff18 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800fece:	4b0e      	ldr	r3, [pc, #56]	@ (800ff08 <TlInit+0x54>)
 800fed0:	2201      	movs	r2, #1
 800fed2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800fed4:	4b0d      	ldr	r3, [pc, #52]	@ (800ff0c <TlInit+0x58>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d00c      	beq.n	800fef6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800fee0:	4b0b      	ldr	r3, [pc, #44]	@ (800ff10 <TlInit+0x5c>)
 800fee2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800fee4:	4b0b      	ldr	r3, [pc, #44]	@ (800ff14 <TlInit+0x60>)
 800fee6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800fee8:	4b08      	ldr	r3, [pc, #32]	@ (800ff0c <TlInit+0x58>)
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	f107 020c 	add.w	r2, r7, #12
 800fef0:	4610      	mov	r0, r2
 800fef2:	4798      	blx	r3
  }

  return;
 800fef4:	bf00      	nop
 800fef6:	bf00      	nop
}
 800fef8:	3718      	adds	r7, #24
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}
 800fefe:	bf00      	nop
 800ff00:	200000b8 	.word	0x200000b8
 800ff04:	200000ac 	.word	0x200000ac
 800ff08:	200000bc 	.word	0x200000bc
 800ff0c:	20000d54 	.word	0x20000d54
 800ff10:	0800ff69 	.word	0x0800ff69
 800ff14:	0800ff81 	.word	0x0800ff81

0800ff18 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b082      	sub	sp, #8
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	4603      	mov	r3, r0
 800ff20:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800ff22:	79fb      	ldrb	r3, [r7, #7]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d10b      	bne.n	800ff40 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800ff28:	4b0d      	ldr	r3, [pc, #52]	@ (800ff60 <Cmd_SetStatus+0x48>)
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d003      	beq.n	800ff38 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800ff30:	4b0b      	ldr	r3, [pc, #44]	@ (800ff60 <Cmd_SetStatus+0x48>)
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	2000      	movs	r0, #0
 800ff36:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800ff38:	4b0a      	ldr	r3, [pc, #40]	@ (800ff64 <Cmd_SetStatus+0x4c>)
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800ff3e:	e00b      	b.n	800ff58 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800ff40:	4b08      	ldr	r3, [pc, #32]	@ (800ff64 <Cmd_SetStatus+0x4c>)
 800ff42:	2201      	movs	r2, #1
 800ff44:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800ff46:	4b06      	ldr	r3, [pc, #24]	@ (800ff60 <Cmd_SetStatus+0x48>)
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d004      	beq.n	800ff58 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800ff4e:	4b04      	ldr	r3, [pc, #16]	@ (800ff60 <Cmd_SetStatus+0x48>)
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	2001      	movs	r0, #1
 800ff54:	4798      	blx	r3
  return;
 800ff56:	bf00      	nop
 800ff58:	bf00      	nop
}
 800ff5a:	3708      	adds	r7, #8
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}
 800ff60:	20000d74 	.word	0x20000d74
 800ff64:	200000b4 	.word	0x200000b4

0800ff68 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800ff68:	b580      	push	{r7, lr}
 800ff6a:	b082      	sub	sp, #8
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800ff70:	2000      	movs	r0, #0
 800ff72:	f7f2 fc0a 	bl	800278a <shci_cmd_resp_release>

  return;
 800ff76:	bf00      	nop
}
 800ff78:	3708      	adds	r7, #8
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
	...

0800ff80 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b082      	sub	sp, #8
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800ff88:	6879      	ldr	r1, [r7, #4]
 800ff8a:	4805      	ldr	r0, [pc, #20]	@ (800ffa0 <TlUserEvtReceived+0x20>)
 800ff8c:	f000 faf2 	bl	8010574 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800ff90:	4803      	ldr	r0, [pc, #12]	@ (800ffa0 <TlUserEvtReceived+0x20>)
 800ff92:	f7f2 fbee 	bl	8002772 <shci_notify_asynch_evt>

  return;
 800ff96:	bf00      	nop
}
 800ff98:	3708      	adds	r7, #8
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
 800ff9e:	bf00      	nop
 800ffa0:	200000ac 	.word	0x200000ac

0800ffa4 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	b083      	sub	sp, #12
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	4a05      	ldr	r2, [pc, #20]	@ (800ffc4 <shci_register_io_bus+0x20>)
 800ffb0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	4a04      	ldr	r2, [pc, #16]	@ (800ffc8 <shci_register_io_bus+0x24>)
 800ffb6:	611a      	str	r2, [r3, #16]

  return;
 800ffb8:	bf00      	nop
}
 800ffba:	370c      	adds	r7, #12
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc2:	4770      	bx	lr
 800ffc4:	08010169 	.word	0x08010169
 800ffc8:	080101bd 	.word	0x080101bd

0800ffcc <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800ffd0:	f002 fa34 	bl	801243c <HW_IPCC_Enable>

  return;
 800ffd4:	bf00      	nop
}
 800ffd6:	bd80      	pop	{r7, pc}

0800ffd8 <TL_Init>:


void TL_Init( void )
{
 800ffd8:	b580      	push	{r7, lr}
 800ffda:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800ffdc:	4b10      	ldr	r3, [pc, #64]	@ (8010020 <TL_Init+0x48>)
 800ffde:	4a11      	ldr	r2, [pc, #68]	@ (8010024 <TL_Init+0x4c>)
 800ffe0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800ffe2:	4b0f      	ldr	r3, [pc, #60]	@ (8010020 <TL_Init+0x48>)
 800ffe4:	4a10      	ldr	r2, [pc, #64]	@ (8010028 <TL_Init+0x50>)
 800ffe6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800ffe8:	4b0d      	ldr	r3, [pc, #52]	@ (8010020 <TL_Init+0x48>)
 800ffea:	4a10      	ldr	r2, [pc, #64]	@ (801002c <TL_Init+0x54>)
 800ffec:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800ffee:	4b0c      	ldr	r3, [pc, #48]	@ (8010020 <TL_Init+0x48>)
 800fff0:	4a0f      	ldr	r2, [pc, #60]	@ (8010030 <TL_Init+0x58>)
 800fff2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800fff4:	4b0a      	ldr	r3, [pc, #40]	@ (8010020 <TL_Init+0x48>)
 800fff6:	4a0f      	ldr	r2, [pc, #60]	@ (8010034 <TL_Init+0x5c>)
 800fff8:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800fffa:	4b09      	ldr	r3, [pc, #36]	@ (8010020 <TL_Init+0x48>)
 800fffc:	4a0e      	ldr	r2, [pc, #56]	@ (8010038 <TL_Init+0x60>)
 800fffe:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8010000:	4b07      	ldr	r3, [pc, #28]	@ (8010020 <TL_Init+0x48>)
 8010002:	4a0e      	ldr	r2, [pc, #56]	@ (801003c <TL_Init+0x64>)
 8010004:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8010006:	4b06      	ldr	r3, [pc, #24]	@ (8010020 <TL_Init+0x48>)
 8010008:	4a0d      	ldr	r2, [pc, #52]	@ (8010040 <TL_Init+0x68>)
 801000a:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 801000c:	4b04      	ldr	r3, [pc, #16]	@ (8010020 <TL_Init+0x48>)
 801000e:	4a0d      	ldr	r2, [pc, #52]	@ (8010044 <TL_Init+0x6c>)
 8010010:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8010012:	4b03      	ldr	r3, [pc, #12]	@ (8010020 <TL_Init+0x48>)
 8010014:	4a0c      	ldr	r2, [pc, #48]	@ (8010048 <TL_Init+0x70>)
 8010016:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8010018:	f002 fa24 	bl	8012464 <HW_IPCC_Init>

  return;
 801001c:	bf00      	nop
}
 801001e:	bd80      	pop	{r7, pc}
 8010020:	20030000 	.word	0x20030000
 8010024:	20030028 	.word	0x20030028
 8010028:	20030048 	.word	0x20030048
 801002c:	20030058 	.word	0x20030058
 8010030:	20030068 	.word	0x20030068
 8010034:	20030070 	.word	0x20030070
 8010038:	20030078 	.word	0x20030078
 801003c:	20030080 	.word	0x20030080
 8010040:	2003009c 	.word	0x2003009c
 8010044:	200300a0 	.word	0x200300a0
 8010048:	200300ac 	.word	0x200300ac

0801004c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 801004c:	b580      	push	{r7, lr}
 801004e:	b084      	sub	sp, #16
 8010050:	af00      	add	r7, sp, #0
 8010052:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8010058:	4811      	ldr	r0, [pc, #68]	@ (80100a0 <TL_BLE_Init+0x54>)
 801005a:	f000 fa33 	bl	80104c4 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 801005e:	4b11      	ldr	r3, [pc, #68]	@ (80100a4 <TL_BLE_Init+0x58>)
 8010060:	685b      	ldr	r3, [r3, #4]
 8010062:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	689a      	ldr	r2, [r3, #8]
 8010068:	68bb      	ldr	r3, [r7, #8]
 801006a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	68da      	ldr	r2, [r3, #12]
 8010070:	68bb      	ldr	r3, [r7, #8]
 8010072:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8010074:	68bb      	ldr	r3, [r7, #8]
 8010076:	4a0c      	ldr	r2, [pc, #48]	@ (80100a8 <TL_BLE_Init+0x5c>)
 8010078:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 801007a:	68bb      	ldr	r3, [r7, #8]
 801007c:	4a08      	ldr	r2, [pc, #32]	@ (80100a0 <TL_BLE_Init+0x54>)
 801007e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8010080:	f002 fa06 	bl	8012490 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	4a08      	ldr	r2, [pc, #32]	@ (80100ac <TL_BLE_Init+0x60>)
 801008a:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	685b      	ldr	r3, [r3, #4]
 8010090:	4a07      	ldr	r2, [pc, #28]	@ (80100b0 <TL_BLE_Init+0x64>)
 8010092:	6013      	str	r3, [r2, #0]

  return 0;
 8010094:	2300      	movs	r3, #0
}
 8010096:	4618      	mov	r0, r3
 8010098:	3710      	adds	r7, #16
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop
 80100a0:	200300c8 	.word	0x200300c8
 80100a4:	20030000 	.word	0x20030000
 80100a8:	20030a58 	.word	0x20030a58
 80100ac:	20000d84 	.word	0x20000d84
 80100b0:	20000d88 	.word	0x20000d88

080100b4 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b082      	sub	sp, #8
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
 80100bc:	460b      	mov	r3, r1
 80100be:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 80100c0:	4b09      	ldr	r3, [pc, #36]	@ (80100e8 <TL_BLE_SendCmd+0x34>)
 80100c2:	685b      	ldr	r3, [r3, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	2201      	movs	r2, #1
 80100c8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 80100ca:	4b07      	ldr	r3, [pc, #28]	@ (80100e8 <TL_BLE_SendCmd+0x34>)
 80100cc:	685b      	ldr	r3, [r3, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	4619      	mov	r1, r3
 80100d2:	2001      	movs	r0, #1
 80100d4:	f000 f970 	bl	80103b8 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 80100d8:	f002 f9f4 	bl	80124c4 <HW_IPCC_BLE_SendCmd>

  return 0;
 80100dc:	2300      	movs	r3, #0
}
 80100de:	4618      	mov	r0, r3
 80100e0:	3708      	adds	r7, #8
 80100e2:	46bd      	mov	sp, r7
 80100e4:	bd80      	pop	{r7, pc}
 80100e6:	bf00      	nop
 80100e8:	20030000 	.word	0x20030000

080100ec <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b082      	sub	sp, #8
 80100f0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 80100f2:	e01c      	b.n	801012e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 80100f4:	1d3b      	adds	r3, r7, #4
 80100f6:	4619      	mov	r1, r3
 80100f8:	4812      	ldr	r0, [pc, #72]	@ (8010144 <HW_IPCC_BLE_RxEvtNot+0x58>)
 80100fa:	f000 fa82 	bl	8010602 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	7a5b      	ldrb	r3, [r3, #9]
 8010102:	2b0f      	cmp	r3, #15
 8010104:	d003      	beq.n	801010e <HW_IPCC_BLE_RxEvtNot+0x22>
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	7a5b      	ldrb	r3, [r3, #9]
 801010a:	2b0e      	cmp	r3, #14
 801010c:	d105      	bne.n	801011a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	4619      	mov	r1, r3
 8010112:	2002      	movs	r0, #2
 8010114:	f000 f950 	bl	80103b8 <OutputDbgTrace>
 8010118:	e004      	b.n	8010124 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	4619      	mov	r1, r3
 801011e:	2005      	movs	r0, #5
 8010120:	f000 f94a 	bl	80103b8 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8010124:	4b08      	ldr	r3, [pc, #32]	@ (8010148 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	687a      	ldr	r2, [r7, #4]
 801012a:	4610      	mov	r0, r2
 801012c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 801012e:	4805      	ldr	r0, [pc, #20]	@ (8010144 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8010130:	f000 f9d8 	bl	80104e4 <LST_is_empty>
 8010134:	4603      	mov	r3, r0
 8010136:	2b00      	cmp	r3, #0
 8010138:	d0dc      	beq.n	80100f4 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 801013a:	bf00      	nop
}
 801013c:	3708      	adds	r7, #8
 801013e:	46bd      	mov	sp, r7
 8010140:	bd80      	pop	{r7, pc}
 8010142:	bf00      	nop
 8010144:	200300c8 	.word	0x200300c8
 8010148:	20000d84 	.word	0x20000d84

0801014c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 801014c:	b580      	push	{r7, lr}
 801014e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 8010150:	2100      	movs	r1, #0
 8010152:	2004      	movs	r0, #4
 8010154:	f000 f930 	bl	80103b8 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 8010158:	4b02      	ldr	r3, [pc, #8]	@ (8010164 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	4798      	blx	r3
       
  return;
 801015e:	bf00      	nop
}
 8010160:	bd80      	pop	{r7, pc}
 8010162:	bf00      	nop
 8010164:	20000d88 	.word	0x20000d88

08010168 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b084      	sub	sp, #16
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8010174:	480d      	ldr	r0, [pc, #52]	@ (80101ac <TL_SYS_Init+0x44>)
 8010176:	f000 f9a5 	bl	80104c4 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 801017a:	4b0d      	ldr	r3, [pc, #52]	@ (80101b0 <TL_SYS_Init+0x48>)
 801017c:	68db      	ldr	r3, [r3, #12]
 801017e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	689a      	ldr	r2, [r3, #8]
 8010184:	68bb      	ldr	r3, [r7, #8]
 8010186:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	4a08      	ldr	r2, [pc, #32]	@ (80101ac <TL_SYS_Init+0x44>)
 801018c:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 801018e:	f002 f9cb 	bl	8012528 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	4a07      	ldr	r2, [pc, #28]	@ (80101b4 <TL_SYS_Init+0x4c>)
 8010198:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	685b      	ldr	r3, [r3, #4]
 801019e:	4a06      	ldr	r2, [pc, #24]	@ (80101b8 <TL_SYS_Init+0x50>)
 80101a0:	6013      	str	r3, [r2, #0]

  return 0;
 80101a2:	2300      	movs	r3, #0
}
 80101a4:	4618      	mov	r0, r3
 80101a6:	3710      	adds	r7, #16
 80101a8:	46bd      	mov	sp, r7
 80101aa:	bd80      	pop	{r7, pc}
 80101ac:	200300d0 	.word	0x200300d0
 80101b0:	20030000 	.word	0x20030000
 80101b4:	20000d8c 	.word	0x20000d8c
 80101b8:	20000d90 	.word	0x20000d90

080101bc <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b082      	sub	sp, #8
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	6078      	str	r0, [r7, #4]
 80101c4:	460b      	mov	r3, r1
 80101c6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80101c8:	4b09      	ldr	r3, [pc, #36]	@ (80101f0 <TL_SYS_SendCmd+0x34>)
 80101ca:	68db      	ldr	r3, [r3, #12]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	2210      	movs	r2, #16
 80101d0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80101d2:	4b07      	ldr	r3, [pc, #28]	@ (80101f0 <TL_SYS_SendCmd+0x34>)
 80101d4:	68db      	ldr	r3, [r3, #12]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	4619      	mov	r1, r3
 80101da:	2006      	movs	r0, #6
 80101dc:	f000 f8ec 	bl	80103b8 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 80101e0:	f002 f9bc 	bl	801255c <HW_IPCC_SYS_SendCmd>

  return 0;
 80101e4:	2300      	movs	r3, #0
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3708      	adds	r7, #8
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop
 80101f0:	20030000 	.word	0x20030000

080101f4 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 80101f8:	4b07      	ldr	r3, [pc, #28]	@ (8010218 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 80101fa:	68db      	ldr	r3, [r3, #12]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	4619      	mov	r1, r3
 8010200:	2007      	movs	r0, #7
 8010202:	f000 f8d9 	bl	80103b8 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8010206:	4b05      	ldr	r3, [pc, #20]	@ (801021c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	4a03      	ldr	r2, [pc, #12]	@ (8010218 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801020c:	68d2      	ldr	r2, [r2, #12]
 801020e:	6812      	ldr	r2, [r2, #0]
 8010210:	4610      	mov	r0, r2
 8010212:	4798      	blx	r3

  return;
 8010214:	bf00      	nop
}
 8010216:	bd80      	pop	{r7, pc}
 8010218:	20030000 	.word	0x20030000
 801021c:	20000d8c 	.word	0x20000d8c

08010220 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8010226:	e00e      	b.n	8010246 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8010228:	1d3b      	adds	r3, r7, #4
 801022a:	4619      	mov	r1, r3
 801022c:	480b      	ldr	r0, [pc, #44]	@ (801025c <HW_IPCC_SYS_EvtNot+0x3c>)
 801022e:	f000 f9e8 	bl	8010602 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	4619      	mov	r1, r3
 8010236:	2008      	movs	r0, #8
 8010238:	f000 f8be 	bl	80103b8 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 801023c:	4b08      	ldr	r3, [pc, #32]	@ (8010260 <HW_IPCC_SYS_EvtNot+0x40>)
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	687a      	ldr	r2, [r7, #4]
 8010242:	4610      	mov	r0, r2
 8010244:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8010246:	4805      	ldr	r0, [pc, #20]	@ (801025c <HW_IPCC_SYS_EvtNot+0x3c>)
 8010248:	f000 f94c 	bl	80104e4 <LST_is_empty>
 801024c:	4603      	mov	r3, r0
 801024e:	2b00      	cmp	r3, #0
 8010250:	d0ea      	beq.n	8010228 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8010252:	bf00      	nop
}
 8010254:	3708      	adds	r7, #8
 8010256:	46bd      	mov	sp, r7
 8010258:	bd80      	pop	{r7, pc}
 801025a:	bf00      	nop
 801025c:	200300d0 	.word	0x200300d0
 8010260:	20000d90 	.word	0x20000d90

08010264 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b082      	sub	sp, #8
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 801026c:	4817      	ldr	r0, [pc, #92]	@ (80102cc <TL_MM_Init+0x68>)
 801026e:	f000 f929 	bl	80104c4 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8010272:	4817      	ldr	r0, [pc, #92]	@ (80102d0 <TL_MM_Init+0x6c>)
 8010274:	f000 f926 	bl	80104c4 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8010278:	4b16      	ldr	r3, [pc, #88]	@ (80102d4 <TL_MM_Init+0x70>)
 801027a:	691b      	ldr	r3, [r3, #16]
 801027c:	4a16      	ldr	r2, [pc, #88]	@ (80102d8 <TL_MM_Init+0x74>)
 801027e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8010280:	4b15      	ldr	r3, [pc, #84]	@ (80102d8 <TL_MM_Init+0x74>)
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	687a      	ldr	r2, [r7, #4]
 8010286:	6892      	ldr	r2, [r2, #8]
 8010288:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 801028a:	4b13      	ldr	r3, [pc, #76]	@ (80102d8 <TL_MM_Init+0x74>)
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	687a      	ldr	r2, [r7, #4]
 8010290:	68d2      	ldr	r2, [r2, #12]
 8010292:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8010294:	4b10      	ldr	r3, [pc, #64]	@ (80102d8 <TL_MM_Init+0x74>)
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	4a0c      	ldr	r2, [pc, #48]	@ (80102cc <TL_MM_Init+0x68>)
 801029a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 801029c:	4b0e      	ldr	r3, [pc, #56]	@ (80102d8 <TL_MM_Init+0x74>)
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	687a      	ldr	r2, [r7, #4]
 80102a2:	6812      	ldr	r2, [r2, #0]
 80102a4:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 80102a6:	4b0c      	ldr	r3, [pc, #48]	@ (80102d8 <TL_MM_Init+0x74>)
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	687a      	ldr	r2, [r7, #4]
 80102ac:	6852      	ldr	r2, [r2, #4]
 80102ae:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 80102b0:	4b09      	ldr	r3, [pc, #36]	@ (80102d8 <TL_MM_Init+0x74>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	687a      	ldr	r2, [r7, #4]
 80102b6:	6912      	ldr	r2, [r2, #16]
 80102b8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 80102ba:	4b07      	ldr	r3, [pc, #28]	@ (80102d8 <TL_MM_Init+0x74>)
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	687a      	ldr	r2, [r7, #4]
 80102c0:	6952      	ldr	r2, [r2, #20]
 80102c2:	619a      	str	r2, [r3, #24]

  return;
 80102c4:	bf00      	nop
}
 80102c6:	3708      	adds	r7, #8
 80102c8:	46bd      	mov	sp, r7
 80102ca:	bd80      	pop	{r7, pc}
 80102cc:	200300b8 	.word	0x200300b8
 80102d0:	20000d7c 	.word	0x20000d7c
 80102d4:	20030000 	.word	0x20030000
 80102d8:	20000d94 	.word	0x20000d94

080102dc <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b082      	sub	sp, #8
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 80102e4:	6879      	ldr	r1, [r7, #4]
 80102e6:	4807      	ldr	r0, [pc, #28]	@ (8010304 <TL_MM_EvtDone+0x28>)
 80102e8:	f000 f944 	bl	8010574 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 80102ec:	6879      	ldr	r1, [r7, #4]
 80102ee:	2000      	movs	r0, #0
 80102f0:	f000 f862 	bl	80103b8 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 80102f4:	4804      	ldr	r0, [pc, #16]	@ (8010308 <TL_MM_EvtDone+0x2c>)
 80102f6:	f002 f977 	bl	80125e8 <HW_IPCC_MM_SendFreeBuf>

  return;
 80102fa:	bf00      	nop
}
 80102fc:	3708      	adds	r7, #8
 80102fe:	46bd      	mov	sp, r7
 8010300:	bd80      	pop	{r7, pc}
 8010302:	bf00      	nop
 8010304:	20000d7c 	.word	0x20000d7c
 8010308:	0801030d 	.word	0x0801030d

0801030c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 801030c:	b580      	push	{r7, lr}
 801030e:	b082      	sub	sp, #8
 8010310:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8010312:	e00c      	b.n	801032e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8010314:	1d3b      	adds	r3, r7, #4
 8010316:	4619      	mov	r1, r3
 8010318:	480a      	ldr	r0, [pc, #40]	@ (8010344 <SendFreeBuf+0x38>)
 801031a:	f000 f972 	bl	8010602 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 801031e:	4b0a      	ldr	r3, [pc, #40]	@ (8010348 <SendFreeBuf+0x3c>)
 8010320:	691b      	ldr	r3, [r3, #16]
 8010322:	691b      	ldr	r3, [r3, #16]
 8010324:	687a      	ldr	r2, [r7, #4]
 8010326:	4611      	mov	r1, r2
 8010328:	4618      	mov	r0, r3
 801032a:	f000 f923 	bl	8010574 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801032e:	4805      	ldr	r0, [pc, #20]	@ (8010344 <SendFreeBuf+0x38>)
 8010330:	f000 f8d8 	bl	80104e4 <LST_is_empty>
 8010334:	4603      	mov	r3, r0
 8010336:	2b00      	cmp	r3, #0
 8010338:	d0ec      	beq.n	8010314 <SendFreeBuf+0x8>
  }

  return;
 801033a:	bf00      	nop
}
 801033c:	3708      	adds	r7, #8
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}
 8010342:	bf00      	nop
 8010344:	20000d7c 	.word	0x20000d7c
 8010348:	20030000 	.word	0x20030000

0801034c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 801034c:	b580      	push	{r7, lr}
 801034e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8010350:	4805      	ldr	r0, [pc, #20]	@ (8010368 <TL_TRACES_Init+0x1c>)
 8010352:	f000 f8b7 	bl	80104c4 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8010356:	4b05      	ldr	r3, [pc, #20]	@ (801036c <TL_TRACES_Init+0x20>)
 8010358:	695b      	ldr	r3, [r3, #20]
 801035a:	4a03      	ldr	r2, [pc, #12]	@ (8010368 <TL_TRACES_Init+0x1c>)
 801035c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 801035e:	f002 f995 	bl	801268c <HW_IPCC_TRACES_Init>

  return;
 8010362:	bf00      	nop
}
 8010364:	bd80      	pop	{r7, pc}
 8010366:	bf00      	nop
 8010368:	200300c0 	.word	0x200300c0
 801036c:	20030000 	.word	0x20030000

08010370 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b082      	sub	sp, #8
 8010374:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8010376:	e008      	b.n	801038a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8010378:	1d3b      	adds	r3, r7, #4
 801037a:	4619      	mov	r1, r3
 801037c:	4808      	ldr	r0, [pc, #32]	@ (80103a0 <HW_IPCC_TRACES_EvtNot+0x30>)
 801037e:	f000 f940 	bl	8010602 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	4618      	mov	r0, r3
 8010386:	f000 f80d 	bl	80103a4 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 801038a:	4805      	ldr	r0, [pc, #20]	@ (80103a0 <HW_IPCC_TRACES_EvtNot+0x30>)
 801038c:	f000 f8aa 	bl	80104e4 <LST_is_empty>
 8010390:	4603      	mov	r3, r0
 8010392:	2b00      	cmp	r3, #0
 8010394:	d0f0      	beq.n	8010378 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8010396:	bf00      	nop
}
 8010398:	3708      	adds	r7, #8
 801039a:	46bd      	mov	sp, r7
 801039c:	bd80      	pop	{r7, pc}
 801039e:	bf00      	nop
 80103a0:	200300c0 	.word	0x200300c0

080103a4 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80103a4:	b480      	push	{r7}
 80103a6:	b083      	sub	sp, #12
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 80103ac:	bf00      	nop
 80103ae:	370c      	adds	r7, #12
 80103b0:	46bd      	mov	sp, r7
 80103b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b6:	4770      	bx	lr

080103b8 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 80103b8:	b480      	push	{r7}
 80103ba:	b087      	sub	sp, #28
 80103bc:	af00      	add	r7, sp, #0
 80103be:	4603      	mov	r3, r0
 80103c0:	6039      	str	r1, [r7, #0]
 80103c2:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 80103c4:	79fb      	ldrb	r3, [r7, #7]
 80103c6:	2b08      	cmp	r3, #8
 80103c8:	d84c      	bhi.n	8010464 <OutputDbgTrace+0xac>
 80103ca:	a201      	add	r2, pc, #4	@ (adr r2, 80103d0 <OutputDbgTrace+0x18>)
 80103cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103d0:	080103f5 	.word	0x080103f5
 80103d4:	08010419 	.word	0x08010419
 80103d8:	08010425 	.word	0x08010425
 80103dc:	0801041f 	.word	0x0801041f
 80103e0:	08010465 	.word	0x08010465
 80103e4:	08010439 	.word	0x08010439
 80103e8:	08010445 	.word	0x08010445
 80103ec:	0801044b 	.word	0x0801044b
 80103f0:	08010459 	.word	0x08010459
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 80103f8:	697b      	ldr	r3, [r7, #20]
 80103fa:	7a5b      	ldrb	r3, [r3, #9]
 80103fc:	2bff      	cmp	r3, #255	@ 0xff
 80103fe:	d005      	beq.n	801040c <OutputDbgTrace+0x54>
 8010400:	2bff      	cmp	r3, #255	@ 0xff
 8010402:	dc05      	bgt.n	8010410 <OutputDbgTrace+0x58>
 8010404:	2b0e      	cmp	r3, #14
 8010406:	d005      	beq.n	8010414 <OutputDbgTrace+0x5c>
 8010408:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 801040a:	e001      	b.n	8010410 <OutputDbgTrace+0x58>
      break;
 801040c:	bf00      	nop
 801040e:	e02a      	b.n	8010466 <OutputDbgTrace+0xae>
      break;
 8010410:	bf00      	nop
 8010412:	e028      	b.n	8010466 <OutputDbgTrace+0xae>
      break;
 8010414:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 8010416:	e026      	b.n	8010466 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8010418:	683b      	ldr	r3, [r7, #0]
 801041a:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 801041c:	e023      	b.n	8010466 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 8010422:	e020      	b.n	8010466 <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8010428:	697b      	ldr	r3, [r7, #20]
 801042a:	7a5b      	ldrb	r3, [r3, #9]
 801042c:	2b0e      	cmp	r3, #14
 801042e:	d001      	beq.n	8010434 <OutputDbgTrace+0x7c>
 8010430:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 8010432:	e000      	b.n	8010436 <OutputDbgTrace+0x7e>
      break;
 8010434:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8010436:	e016      	b.n	8010466 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	7a5b      	ldrb	r3, [r3, #9]
 8010440:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8010442:	e010      	b.n	8010466 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8010444:	683b      	ldr	r3, [r7, #0]
 8010446:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8010448:	e00d      	b.n	8010466 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 801044e:	693b      	ldr	r3, [r7, #16]
 8010450:	785b      	ldrb	r3, [r3, #1]
 8010452:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 8010454:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 8010456:	e006      	b.n	8010466 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	7a5b      	ldrb	r3, [r3, #9]
 8010460:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8010462:	e000      	b.n	8010466 <OutputDbgTrace+0xae>
    
  default:
    break;
 8010464:	bf00      	nop
  }
  
  return;
 8010466:	bf00      	nop
}
 8010468:	371c      	adds	r7, #28
 801046a:	46bd      	mov	sp, r7
 801046c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010470:	4770      	bx	lr
 8010472:	bf00      	nop

08010474 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8010474:	b480      	push	{r7}
 8010476:	b085      	sub	sp, #20
 8010478:	af00      	add	r7, sp, #0
 801047a:	4603      	mov	r3, r0
 801047c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 801047e:	4b0f      	ldr	r3, [pc, #60]	@ (80104bc <OTP_Read+0x48>)
 8010480:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8010482:	e002      	b.n	801048a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8010484:	68fb      	ldr	r3, [r7, #12]
 8010486:	3b08      	subs	r3, #8
 8010488:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	3307      	adds	r3, #7
 801048e:	781b      	ldrb	r3, [r3, #0]
 8010490:	79fa      	ldrb	r2, [r7, #7]
 8010492:	429a      	cmp	r2, r3
 8010494:	d003      	beq.n	801049e <OTP_Read+0x2a>
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	4a09      	ldr	r2, [pc, #36]	@ (80104c0 <OTP_Read+0x4c>)
 801049a:	4293      	cmp	r3, r2
 801049c:	d1f2      	bne.n	8010484 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	3307      	adds	r3, #7
 80104a2:	781b      	ldrb	r3, [r3, #0]
 80104a4:	79fa      	ldrb	r2, [r7, #7]
 80104a6:	429a      	cmp	r2, r3
 80104a8:	d001      	beq.n	80104ae <OTP_Read+0x3a>
  {
    p_id = 0 ;
 80104aa:	2300      	movs	r3, #0
 80104ac:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 80104ae:	68fb      	ldr	r3, [r7, #12]
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	3714      	adds	r7, #20
 80104b4:	46bd      	mov	sp, r7
 80104b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ba:	4770      	bx	lr
 80104bc:	1fff73f8 	.word	0x1fff73f8
 80104c0:	1fff7000 	.word	0x1fff7000

080104c4 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 80104c4:	b480      	push	{r7}
 80104c6:	b083      	sub	sp, #12
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	687a      	ldr	r2, [r7, #4]
 80104d0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	687a      	ldr	r2, [r7, #4]
 80104d6:	605a      	str	r2, [r3, #4]
}
 80104d8:	bf00      	nop
 80104da:	370c      	adds	r7, #12
 80104dc:	46bd      	mov	sp, r7
 80104de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e2:	4770      	bx	lr

080104e4 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 80104e4:	b480      	push	{r7}
 80104e6:	b087      	sub	sp, #28
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80104ec:	f3ef 8310 	mrs	r3, PRIMASK
 80104f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80104f2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80104f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80104f6:	b672      	cpsid	i
}
 80104f8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	687a      	ldr	r2, [r7, #4]
 8010500:	429a      	cmp	r2, r3
 8010502:	d102      	bne.n	801050a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8010504:	2301      	movs	r3, #1
 8010506:	75fb      	strb	r3, [r7, #23]
 8010508:	e001      	b.n	801050e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801050a:	2300      	movs	r3, #0
 801050c:	75fb      	strb	r3, [r7, #23]
 801050e:	693b      	ldr	r3, [r7, #16]
 8010510:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010512:	68bb      	ldr	r3, [r7, #8]
 8010514:	f383 8810 	msr	PRIMASK, r3
}
 8010518:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801051a:	7dfb      	ldrb	r3, [r7, #23]
}
 801051c:	4618      	mov	r0, r3
 801051e:	371c      	adds	r7, #28
 8010520:	46bd      	mov	sp, r7
 8010522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010526:	4770      	bx	lr

08010528 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8010528:	b480      	push	{r7}
 801052a:	b087      	sub	sp, #28
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
 8010530:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010532:	f3ef 8310 	mrs	r3, PRIMASK
 8010536:	60fb      	str	r3, [r7, #12]
  return(result);
 8010538:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801053a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801053c:	b672      	cpsid	i
}
 801053e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681a      	ldr	r2, [r3, #0]
 8010544:	683b      	ldr	r3, [r7, #0]
 8010546:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8010548:	683b      	ldr	r3, [r7, #0]
 801054a:	687a      	ldr	r2, [r7, #4]
 801054c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	683a      	ldr	r2, [r7, #0]
 8010552:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	683a      	ldr	r2, [r7, #0]
 801055a:	605a      	str	r2, [r3, #4]
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010560:	693b      	ldr	r3, [r7, #16]
 8010562:	f383 8810 	msr	PRIMASK, r3
}
 8010566:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8010568:	bf00      	nop
 801056a:	371c      	adds	r7, #28
 801056c:	46bd      	mov	sp, r7
 801056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010572:	4770      	bx	lr

08010574 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8010574:	b480      	push	{r7}
 8010576:	b087      	sub	sp, #28
 8010578:	af00      	add	r7, sp, #0
 801057a:	6078      	str	r0, [r7, #4]
 801057c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801057e:	f3ef 8310 	mrs	r3, PRIMASK
 8010582:	60fb      	str	r3, [r7, #12]
  return(result);
 8010584:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010586:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010588:	b672      	cpsid	i
}
 801058a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	687a      	ldr	r2, [r7, #4]
 8010590:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	685a      	ldr	r2, [r3, #4]
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	683a      	ldr	r2, [r7, #0]
 801059e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	685b      	ldr	r3, [r3, #4]
 80105a4:	683a      	ldr	r2, [r7, #0]
 80105a6:	601a      	str	r2, [r3, #0]
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80105ac:	693b      	ldr	r3, [r7, #16]
 80105ae:	f383 8810 	msr	PRIMASK, r3
}
 80105b2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80105b4:	bf00      	nop
 80105b6:	371c      	adds	r7, #28
 80105b8:	46bd      	mov	sp, r7
 80105ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105be:	4770      	bx	lr

080105c0 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80105c0:	b480      	push	{r7}
 80105c2:	b087      	sub	sp, #28
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80105c8:	f3ef 8310 	mrs	r3, PRIMASK
 80105cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80105ce:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80105d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80105d2:	b672      	cpsid	i
}
 80105d4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	685b      	ldr	r3, [r3, #4]
 80105da:	687a      	ldr	r2, [r7, #4]
 80105dc:	6812      	ldr	r2, [r2, #0]
 80105de:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	687a      	ldr	r2, [r7, #4]
 80105e6:	6852      	ldr	r2, [r2, #4]
 80105e8:	605a      	str	r2, [r3, #4]
 80105ea:	697b      	ldr	r3, [r7, #20]
 80105ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80105ee:	693b      	ldr	r3, [r7, #16]
 80105f0:	f383 8810 	msr	PRIMASK, r3
}
 80105f4:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80105f6:	bf00      	nop
 80105f8:	371c      	adds	r7, #28
 80105fa:	46bd      	mov	sp, r7
 80105fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010600:	4770      	bx	lr

08010602 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8010602:	b580      	push	{r7, lr}
 8010604:	b086      	sub	sp, #24
 8010606:	af00      	add	r7, sp, #0
 8010608:	6078      	str	r0, [r7, #4]
 801060a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801060c:	f3ef 8310 	mrs	r3, PRIMASK
 8010610:	60fb      	str	r3, [r7, #12]
  return(result);
 8010612:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010614:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010616:	b672      	cpsid	i
}
 8010618:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681a      	ldr	r2, [r3, #0]
 801061e:	683b      	ldr	r3, [r7, #0]
 8010620:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	4618      	mov	r0, r3
 8010628:	f7ff ffca 	bl	80105c0 <LST_remove_node>
 801062c:	697b      	ldr	r3, [r7, #20]
 801062e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	f383 8810 	msr	PRIMASK, r3
}
 8010636:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8010638:	bf00      	nop
 801063a:	3718      	adds	r7, #24
 801063c:	46bd      	mov	sp, r7
 801063e:	bd80      	pop	{r7, pc}

08010640 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8010640:	b480      	push	{r7}
 8010642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8010644:	4b03      	ldr	r3, [pc, #12]	@ (8010654 <LL_FLASH_GetUDN+0x14>)
 8010646:	681b      	ldr	r3, [r3, #0]
}
 8010648:	4618      	mov	r0, r3
 801064a:	46bd      	mov	sp, r7
 801064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010650:	4770      	bx	lr
 8010652:	bf00      	nop
 8010654:	1fff7580 	.word	0x1fff7580

08010658 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8010658:	b480      	push	{r7}
 801065a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 801065c:	4b03      	ldr	r3, [pc, #12]	@ (801066c <LL_FLASH_GetDeviceID+0x14>)
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	b2db      	uxtb	r3, r3
}
 8010662:	4618      	mov	r0, r3
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr
 801066c:	1fff7584 	.word	0x1fff7584

08010670 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8010670:	b480      	push	{r7}
 8010672:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8010674:	4b03      	ldr	r3, [pc, #12]	@ (8010684 <LL_FLASH_GetSTCompanyID+0x14>)
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	0a1b      	lsrs	r3, r3, #8
}
 801067a:	4618      	mov	r0, r3
 801067c:	46bd      	mov	sp, r7
 801067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010682:	4770      	bx	lr
 8010684:	1fff7584 	.word	0x1fff7584

08010688 <Build_StBleSensor_Adv>:
static void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle);
static void Connection_Interval_Update_Req(void);
#endif

static void Build_StBleSensor_Adv(uint8_t *adv_data, uint8_t *adv_len)
{
 8010688:	b580      	push	{r7, lr}
 801068a:	b084      	sub	sp, #16
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
 8010690:	6039      	str	r1, [r7, #0]
  uint8_t idx = 0;
 8010692:	2300      	movs	r3, #0
 8010694:	73fb      	strb	r3, [r7, #15]
  const uint8_t *bd = BleGetBdAddress();
 8010696:	f000 fb8b 	bl	8010db0 <BleGetBdAddress>
 801069a:	60b8      	str	r0, [r7, #8]

  /* Flags */
  adv_data[idx++] = 0x02;
 801069c:	7bfb      	ldrb	r3, [r7, #15]
 801069e:	1c5a      	adds	r2, r3, #1
 80106a0:	73fa      	strb	r2, [r7, #15]
 80106a2:	461a      	mov	r2, r3
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	4413      	add	r3, r2
 80106a8:	2202      	movs	r2, #2
 80106aa:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = AD_TYPE_FLAGS;
 80106ac:	7bfb      	ldrb	r3, [r7, #15]
 80106ae:	1c5a      	adds	r2, r3, #1
 80106b0:	73fa      	strb	r2, [r7, #15]
 80106b2:	461a      	mov	r2, r3
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	4413      	add	r3, r2
 80106b8:	2201      	movs	r2, #1
 80106ba:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = FLAG_BIT_LE_GENERAL_DISCOVERABLE_MODE | FLAG_BIT_BR_EDR_NOT_SUPPORTED;
 80106bc:	7bfb      	ldrb	r3, [r7, #15]
 80106be:	1c5a      	adds	r2, r3, #1
 80106c0:	73fa      	strb	r2, [r7, #15]
 80106c2:	461a      	mov	r2, r3
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	4413      	add	r3, r2
 80106c8:	2206      	movs	r2, #6
 80106ca:	701a      	strb	r2, [r3, #0]

  /* Complete local name (7 chars like ST pack) */
  adv_data[idx++] = 8u;
 80106cc:	7bfb      	ldrb	r3, [r7, #15]
 80106ce:	1c5a      	adds	r2, r3, #1
 80106d0:	73fa      	strb	r2, [r7, #15]
 80106d2:	461a      	mov	r2, r3
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	4413      	add	r3, r2
 80106d8:	2208      	movs	r2, #8
 80106da:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = AD_TYPE_COMPLETE_LOCAL_NAME;
 80106dc:	7bfb      	ldrb	r3, [r7, #15]
 80106de:	1c5a      	adds	r2, r3, #1
 80106e0:	73fa      	strb	r2, [r7, #15]
 80106e2:	461a      	mov	r2, r3
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	4413      	add	r3, r2
 80106e8:	2209      	movs	r2, #9
 80106ea:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'T';
 80106ec:	7bfb      	ldrb	r3, [r7, #15]
 80106ee:	1c5a      	adds	r2, r3, #1
 80106f0:	73fa      	strb	r2, [r7, #15]
 80106f2:	461a      	mov	r2, r3
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	4413      	add	r3, r2
 80106f8:	2254      	movs	r2, #84	@ 0x54
 80106fa:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'E';
 80106fc:	7bfb      	ldrb	r3, [r7, #15]
 80106fe:	1c5a      	adds	r2, r3, #1
 8010700:	73fa      	strb	r2, [r7, #15]
 8010702:	461a      	mov	r2, r3
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	4413      	add	r3, r2
 8010708:	2245      	movs	r2, #69	@ 0x45
 801070a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'M';
 801070c:	7bfb      	ldrb	r3, [r7, #15]
 801070e:	1c5a      	adds	r2, r3, #1
 8010710:	73fa      	strb	r2, [r7, #15]
 8010712:	461a      	mov	r2, r3
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	4413      	add	r3, r2
 8010718:	224d      	movs	r2, #77	@ 0x4d
 801071a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'P';
 801071c:	7bfb      	ldrb	r3, [r7, #15]
 801071e:	1c5a      	adds	r2, r3, #1
 8010720:	73fa      	strb	r2, [r7, #15]
 8010722:	461a      	mov	r2, r3
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	4413      	add	r3, r2
 8010728:	2250      	movs	r2, #80	@ 0x50
 801072a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'E';
 801072c:	7bfb      	ldrb	r3, [r7, #15]
 801072e:	1c5a      	adds	r2, r3, #1
 8010730:	73fa      	strb	r2, [r7, #15]
 8010732:	461a      	mov	r2, r3
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	4413      	add	r3, r2
 8010738:	2245      	movs	r2, #69	@ 0x45
 801073a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'Q';
 801073c:	7bfb      	ldrb	r3, [r7, #15]
 801073e:	1c5a      	adds	r2, r3, #1
 8010740:	73fa      	strb	r2, [r7, #15]
 8010742:	461a      	mov	r2, r3
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	4413      	add	r3, r2
 8010748:	2251      	movs	r2, #81	@ 0x51
 801074a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'A';
 801074c:	7bfb      	ldrb	r3, [r7, #15]
 801074e:	1c5a      	adds	r2, r3, #1
 8010750:	73fa      	strb	r2, [r7, #15]
 8010752:	461a      	mov	r2, r3
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	4413      	add	r3, r2
 8010758:	2241      	movs	r2, #65	@ 0x41
 801075a:	701a      	strb	r2, [r3, #0]

  /* Manufacturer specific (BlueST, SDK v2 layout) */
  adv_data[idx++] = 15u;
 801075c:	7bfb      	ldrb	r3, [r7, #15]
 801075e:	1c5a      	adds	r2, r3, #1
 8010760:	73fa      	strb	r2, [r7, #15]
 8010762:	461a      	mov	r2, r3
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	4413      	add	r3, r2
 8010768:	220f      	movs	r2, #15
 801076a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = AD_TYPE_MANUFACTURER_SPECIFIC_DATA;
 801076c:	7bfb      	ldrb	r3, [r7, #15]
 801076e:	1c5a      	adds	r2, r3, #1
 8010770:	73fa      	strb	r2, [r7, #15]
 8010772:	461a      	mov	r2, r3
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	4413      	add	r3, r2
 8010778:	22ff      	movs	r2, #255	@ 0xff
 801077a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_MANUF_ID_L;
 801077c:	7bfb      	ldrb	r3, [r7, #15]
 801077e:	1c5a      	adds	r2, r3, #1
 8010780:	73fa      	strb	r2, [r7, #15]
 8010782:	461a      	mov	r2, r3
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	4413      	add	r3, r2
 8010788:	2230      	movs	r2, #48	@ 0x30
 801078a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_MANUF_ID_H;
 801078c:	7bfb      	ldrb	r3, [r7, #15]
 801078e:	1c5a      	adds	r2, r3, #1
 8010790:	73fa      	strb	r2, [r7, #15]
 8010792:	461a      	mov	r2, r3
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	4413      	add	r3, r2
 8010798:	2200      	movs	r2, #0
 801079a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_SDK_VERSION;
 801079c:	7bfb      	ldrb	r3, [r7, #15]
 801079e:	1c5a      	adds	r2, r3, #1
 80107a0:	73fa      	strb	r2, [r7, #15]
 80107a2:	461a      	mov	r2, r3
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	4413      	add	r3, r2
 80107a8:	2202      	movs	r2, #2
 80107aa:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_BOARD_ID;
 80107ac:	7bfb      	ldrb	r3, [r7, #15]
 80107ae:	1c5a      	adds	r2, r3, #1
 80107b0:	73fa      	strb	r2, [r7, #15]
 80107b2:	461a      	mov	r2, r3
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	4413      	add	r3, r2
 80107b8:	220f      	movs	r2, #15
 80107ba:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00; /* FW ID */
 80107bc:	7bfb      	ldrb	r3, [r7, #15]
 80107be:	1c5a      	adds	r2, r3, #1
 80107c0:	73fa      	strb	r2, [r7, #15]
 80107c2:	461a      	mov	r2, r3
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	4413      	add	r3, r2
 80107c8:	2200      	movs	r2, #0
 80107ca:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00; /* custom bytes */
 80107cc:	7bfb      	ldrb	r3, [r7, #15]
 80107ce:	1c5a      	adds	r2, r3, #1
 80107d0:	73fa      	strb	r2, [r7, #15]
 80107d2:	461a      	mov	r2, r3
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	4413      	add	r3, r2
 80107d8:	2200      	movs	r2, #0
 80107da:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00;
 80107dc:	7bfb      	ldrb	r3, [r7, #15]
 80107de:	1c5a      	adds	r2, r3, #1
 80107e0:	73fa      	strb	r2, [r7, #15]
 80107e2:	461a      	mov	r2, r3
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	4413      	add	r3, r2
 80107e8:	2200      	movs	r2, #0
 80107ea:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00;
 80107ec:	7bfb      	ldrb	r3, [r7, #15]
 80107ee:	1c5a      	adds	r2, r3, #1
 80107f0:	73fa      	strb	r2, [r7, #15]
 80107f2:	461a      	mov	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	4413      	add	r3, r2
 80107f8:	2200      	movs	r2, #0
 80107fa:	701a      	strb	r2, [r3, #0]
  /* BLE MAC, MSB first */
  adv_data[idx++] = bd[5];
 80107fc:	68bb      	ldr	r3, [r7, #8]
 80107fe:	1d5a      	adds	r2, r3, #5
 8010800:	7bfb      	ldrb	r3, [r7, #15]
 8010802:	1c59      	adds	r1, r3, #1
 8010804:	73f9      	strb	r1, [r7, #15]
 8010806:	4619      	mov	r1, r3
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	440b      	add	r3, r1
 801080c:	7812      	ldrb	r2, [r2, #0]
 801080e:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[4];
 8010810:	68bb      	ldr	r3, [r7, #8]
 8010812:	1d1a      	adds	r2, r3, #4
 8010814:	7bfb      	ldrb	r3, [r7, #15]
 8010816:	1c59      	adds	r1, r3, #1
 8010818:	73f9      	strb	r1, [r7, #15]
 801081a:	4619      	mov	r1, r3
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	440b      	add	r3, r1
 8010820:	7812      	ldrb	r2, [r2, #0]
 8010822:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[3];
 8010824:	68bb      	ldr	r3, [r7, #8]
 8010826:	1cda      	adds	r2, r3, #3
 8010828:	7bfb      	ldrb	r3, [r7, #15]
 801082a:	1c59      	adds	r1, r3, #1
 801082c:	73f9      	strb	r1, [r7, #15]
 801082e:	4619      	mov	r1, r3
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	440b      	add	r3, r1
 8010834:	7812      	ldrb	r2, [r2, #0]
 8010836:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[2];
 8010838:	68bb      	ldr	r3, [r7, #8]
 801083a:	1c9a      	adds	r2, r3, #2
 801083c:	7bfb      	ldrb	r3, [r7, #15]
 801083e:	1c59      	adds	r1, r3, #1
 8010840:	73f9      	strb	r1, [r7, #15]
 8010842:	4619      	mov	r1, r3
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	440b      	add	r3, r1
 8010848:	7812      	ldrb	r2, [r2, #0]
 801084a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[1];
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	1c5a      	adds	r2, r3, #1
 8010850:	7bfb      	ldrb	r3, [r7, #15]
 8010852:	1c59      	adds	r1, r3, #1
 8010854:	73f9      	strb	r1, [r7, #15]
 8010856:	4619      	mov	r1, r3
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	440b      	add	r3, r1
 801085c:	7812      	ldrb	r2, [r2, #0]
 801085e:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[0];
 8010860:	7bfb      	ldrb	r3, [r7, #15]
 8010862:	1c5a      	adds	r2, r3, #1
 8010864:	73fa      	strb	r2, [r7, #15]
 8010866:	461a      	mov	r2, r3
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	4413      	add	r3, r2
 801086c:	68ba      	ldr	r2, [r7, #8]
 801086e:	7812      	ldrb	r2, [r2, #0]
 8010870:	701a      	strb	r2, [r3, #0]

  *adv_len = idx;
 8010872:	683b      	ldr	r3, [r7, #0]
 8010874:	7bfa      	ldrb	r2, [r7, #15]
 8010876:	701a      	strb	r2, [r3, #0]
}
 8010878:	bf00      	nop
 801087a:	3710      	adds	r7, #16
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}

08010880 <Build_StaticRandomAddr>:


static void Build_StaticRandomAddr(uint8_t out_addr[6])
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b084      	sub	sp, #16
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
  const uint8_t *bd = BleGetBdAddress();
 8010888:	f000 fa92 	bl	8010db0 <BleGetBdAddress>
 801088c:	60f8      	str	r0, [r7, #12]

  out_addr[0] = bd[0];
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	781a      	ldrb	r2, [r3, #0]
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	701a      	strb	r2, [r3, #0]
  out_addr[1] = bd[1];
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	1c5a      	adds	r2, r3, #1
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	3301      	adds	r3, #1
 801089e:	7812      	ldrb	r2, [r2, #0]
 80108a0:	701a      	strb	r2, [r3, #0]
  out_addr[2] = bd[2];
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	1c9a      	adds	r2, r3, #2
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	3302      	adds	r3, #2
 80108aa:	7812      	ldrb	r2, [r2, #0]
 80108ac:	701a      	strb	r2, [r3, #0]
  out_addr[3] = bd[3];
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	1cda      	adds	r2, r3, #3
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	3303      	adds	r3, #3
 80108b6:	7812      	ldrb	r2, [r2, #0]
 80108b8:	701a      	strb	r2, [r3, #0]
  out_addr[4] = bd[4];
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	1d1a      	adds	r2, r3, #4
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	3304      	adds	r3, #4
 80108c2:	7812      	ldrb	r2, [r2, #0]
 80108c4:	701a      	strb	r2, [r3, #0]
  /* Set two MSB to 1 for static random address */
  out_addr[5] = (uint8_t)((bd[5] & 0x3Fu) | 0xC0u);
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	3305      	adds	r3, #5
 80108ca:	781a      	ldrb	r2, [r3, #0]
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	3305      	adds	r3, #5
 80108d0:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 80108d4:	b2d2      	uxtb	r2, r2
 80108d6:	701a      	strb	r2, [r3, #0]
}
 80108d8:	bf00      	nop
 80108da:	3710      	adds	r7, #16
 80108dc:	46bd      	mov	sp, r7
 80108de:	bd80      	pop	{r7, pc}

080108e0 <APP_BLE_Init>:

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b092      	sub	sp, #72	@ 0x48
 80108e4:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;

  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80108e6:	1d3b      	adds	r3, r7, #4
 80108e8:	2243      	movs	r2, #67	@ 0x43
 80108ea:	2100      	movs	r1, #0
 80108ec:	4618      	mov	r0, r3
 80108ee:	f004 f861 	bl	80149b4 <memset>
 80108f2:	2344      	movs	r3, #68	@ 0x44
 80108f4:	833b      	strh	r3, [r7, #24]
 80108f6:	2308      	movs	r3, #8
 80108f8:	837b      	strh	r3, [r7, #26]
 80108fa:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 80108fe:	83bb      	strh	r3, [r7, #28]
 8010900:	2302      	movs	r3, #2
 8010902:	77bb      	strb	r3, [r7, #30]
 8010904:	2301      	movs	r3, #1
 8010906:	77fb      	strb	r3, [r7, #31]
 8010908:	2312      	movs	r3, #18
 801090a:	f887 3020 	strb.w	r3, [r7, #32]
 801090e:	2329      	movs	r3, #41	@ 0x29
 8010910:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8010914:	239c      	movs	r3, #156	@ 0x9c
 8010916:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010918:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 801091c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801091e:	2306      	movs	r3, #6
 8010920:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010924:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010928:	62bb      	str	r3, [r7, #40]	@ 0x28
 801092a:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 801092e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010930:	2301      	movs	r3, #1
 8010932:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010936:	2320      	movs	r3, #32
 8010938:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 801093c:	2303      	movs	r3, #3
 801093e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8010942:	f240 6372 	movw	r3, #1650	@ 0x672
 8010946:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010948:	230d      	movs	r3, #13
 801094a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 801094e:	2304      	movs	r3, #4
 8010950:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
      CFG_BLE_MAX_ADD_EATT_BEARERS
    }
  };

  /* Initialize BLE Transport Layer */
  Ble_Tl_Init();
 8010954:	f000 f900 	bl	8010b58 <Ble_Tl_Init>

  /* Do not allow standby in the application */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8010958:	2101      	movs	r1, #1
 801095a:	2002      	movs	r0, #2
 801095c:	f001 fece 	bl	80126fc <UTIL_LPM_SetOffMode>

  /* Register HCI async events task */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8010960:	4a1e      	ldr	r2, [pc, #120]	@ (80109dc <APP_BLE_Init+0xfc>)
 8010962:	2100      	movs	r1, #0
 8010964:	2002      	movs	r0, #2
 8010966:	f002 f87b 	bl	8012a60 <UTIL_SEQ_RegTask>

  /* Start BLE Stack on CPU2 */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 801096a:	1d3b      	adds	r3, r7, #4
 801096c:	4618      	mov	r0, r3
 801096e:	f7fe ff67 	bl	800f840 <SHCI_C2_BLE_Init>
 8010972:	4603      	mov	r3, r0
 8010974:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (status != SHCI_Success)
 8010978:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801097c:	2b00      	cmp	r3, #0
 801097e:	d001      	beq.n	8010984 <APP_BLE_Init+0xa4>
  {
    APP_DBG_MSG("Fail: SHCI_C2_BLE_Init result: 0x%02x\n\r", status);
    Error_Handler();
 8010980:	f7f3 f9c0 	bl	8003d04 <Error_Handler>
  }

  /* Init HCI/GATT/GAP */
  Ble_Hci_Gap_Gatt_Init();
 8010984:	f000 f8fe 	bl	8010b84 <Ble_Hci_Gap_Gatt_Init>

  /* Init services */
  SVCCTL_Init();
 8010988:	f7fe feb6 	bl	800f6f8 <SVCCTL_Init>

  /* Init app context */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 801098c:	4b14      	ldr	r3, [pc, #80]	@ (80109e0 <APP_BLE_Init+0x100>)
 801098e:	2200      	movs	r2, #0
 8010990:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8010994:	4b12      	ldr	r3, [pc, #72]	@ (80109e0 <APP_BLE_Init+0x100>)
 8010996:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801099a:	819a      	strh	r2, [r3, #12]

  /* Register ADV cancel task */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 801099c:	4a11      	ldr	r2, [pc, #68]	@ (80109e4 <APP_BLE_Init+0x104>)
 801099e:	2100      	movs	r1, #0
 80109a0:	2001      	movs	r0, #1
 80109a2:	f002 f85d 	bl	8012a60 <UTIL_SEQ_RegTask>
  index_con_int = 0;
  mutex = 1;
#endif

  /* Init Custom Application */
  Custom_APP_Init();
 80109a6:	f000 febb 	bl	8011720 <Custom_APP_Init>

  /* Create timers (usati dal template) */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 80109aa:	4b0f      	ldr	r3, [pc, #60]	@ (80109e8 <APP_BLE_Init+0x108>)
 80109ac:	2200      	movs	r2, #0
 80109ae:	490f      	ldr	r1, [pc, #60]	@ (80109ec <APP_BLE_Init+0x10c>)
 80109b0:	2000      	movs	r0, #0
 80109b2:	f7f2 fdab 	bl	800350c <HW_TS_Create>
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 80109b6:	4b0e      	ldr	r3, [pc, #56]	@ (80109f0 <APP_BLE_Init+0x110>)
 80109b8:	2200      	movs	r2, #0
 80109ba:	490e      	ldr	r1, [pc, #56]	@ (80109f4 <APP_BLE_Init+0x114>)
 80109bc:	2000      	movs	r0, #0
 80109be:	f7f2 fda5 	bl	800350c <HW_TS_Create>

  /* Intervalli ADV */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 80109c2:	4b0d      	ldr	r3, [pc, #52]	@ (80109f8 <APP_BLE_Init+0x118>)
 80109c4:	2280      	movs	r2, #128	@ 0x80
 80109c6:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 80109c8:	4b0c      	ldr	r3, [pc, #48]	@ (80109fc <APP_BLE_Init+0x11c>)
 80109ca:	22a0      	movs	r2, #160	@ 0xa0
 80109cc:	801a      	strh	r2, [r3, #0]

  /* Start advertising */
  Adv_Request(APP_BLE_FAST_ADV);
 80109ce:	2001      	movs	r0, #1
 80109d0:	f000 f974 	bl	8010cbc <Adv_Request>
}
 80109d4:	bf00      	nop
 80109d6:	3748      	adds	r7, #72	@ 0x48
 80109d8:	46bd      	mov	sp, r7
 80109da:	bd80      	pop	{r7, pc}
 80109dc:	0800fa5d 	.word	0x0800fa5d
 80109e0:	20000da0 	.word	0x20000da0
 80109e4:	08010e39 	.word	0x08010e39
 80109e8:	08010e5d 	.word	0x08010e5d
 80109ec:	20000e15 	.word	0x20000e15
 80109f0:	08010e6d 	.word	0x08010e6d
 80109f4:	20000e16 	.word	0x20000e16
 80109f8:	20000e18 	.word	0x20000e18
 80109fc:	20000e1a 	.word	0x20000e1a

08010a00 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b08a      	sub	sp, #40	@ 0x28
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
  hci_disconnection_complete_event_rp0 *p_disconnection_complete_event;

  /* pairing */
  aci_gap_pairing_complete_event_rp0 *p_pairing_complete;

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	3301      	adds	r3, #1
 8010a0c:	627b      	str	r3, [r7, #36]	@ 0x24

  switch (p_event_pckt->evt)
 8010a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a10:	781b      	ldrb	r3, [r3, #0]
 8010a12:	2bff      	cmp	r3, #255	@ 0xff
 8010a14:	d04e      	beq.n	8010ab4 <SVCCTL_App_Notification+0xb4>
 8010a16:	2bff      	cmp	r3, #255	@ 0xff
 8010a18:	f300 8086 	bgt.w	8010b28 <SVCCTL_App_Notification+0x128>
 8010a1c:	2b05      	cmp	r3, #5
 8010a1e:	d002      	beq.n	8010a26 <SVCCTL_App_Notification+0x26>
 8010a20:	2b3e      	cmp	r3, #62	@ 0x3e
 8010a22:	d020      	beq.n	8010a66 <SVCCTL_App_Notification+0x66>
      }
      break;
    }

    default:
      break;
 8010a24:	e080      	b.n	8010b28 <SVCCTL_App_Notification+0x128>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8010a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a28:	3302      	adds	r3, #2
 8010a2a:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010a32:	b29a      	uxth	r2, r3
 8010a34:	4b3f      	ldr	r3, [pc, #252]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010a36:	899b      	ldrh	r3, [r3, #12]
 8010a38:	429a      	cmp	r2, r3
 8010a3a:	d110      	bne.n	8010a5e <SVCCTL_App_Notification+0x5e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8010a3c:	4b3d      	ldr	r3, [pc, #244]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010a3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010a42:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8010a44:	4b3b      	ldr	r3, [pc, #236]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010a46:	2200      	movs	r2, #0
 8010a48:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8010a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8010b38 <SVCCTL_App_Notification+0x138>)
 8010a4e:	2201      	movs	r2, #1
 8010a50:	701a      	strb	r2, [r3, #0]
        HandleNotification.ConnectionHandle = 0;
 8010a52:	4b39      	ldr	r3, [pc, #228]	@ (8010b38 <SVCCTL_App_Notification+0x138>)
 8010a54:	2200      	movs	r2, #0
 8010a56:	805a      	strh	r2, [r3, #2]
        Custom_APP_Notification(&HandleNotification);
 8010a58:	4837      	ldr	r0, [pc, #220]	@ (8010b38 <SVCCTL_App_Notification+0x138>)
 8010a5a:	f000 fe2f 	bl	80116bc <Custom_APP_Notification>
      Adv_Request(APP_BLE_FAST_ADV);
 8010a5e:	2001      	movs	r0, #1
 8010a60:	f000 f92c 	bl	8010cbc <Adv_Request>
      break;
 8010a64:	e061      	b.n	8010b2a <SVCCTL_App_Notification+0x12a>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8010a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a68:	3302      	adds	r3, #2
 8010a6a:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 8010a6c:	697b      	ldr	r3, [r7, #20]
 8010a6e:	781b      	ldrb	r3, [r3, #0]
 8010a70:	2b01      	cmp	r3, #1
 8010a72:	d11d      	bne.n	8010ab0 <SVCCTL_App_Notification+0xb0>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8010a74:	697b      	ldr	r3, [r7, #20]
 8010a76:	3301      	adds	r3, #1
 8010a78:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8010a7a:	4b2e      	ldr	r3, [pc, #184]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010a7c:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8010a80:	4618      	mov	r0, r3
 8010a82:	f7f2 fdbd 	bl	8003600 <HW_TS_Stop>
          BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8010a86:	4b2b      	ldr	r3, [pc, #172]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010a88:	2205      	movs	r2, #5
 8010a8a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8010a8e:	693b      	ldr	r3, [r7, #16]
 8010a90:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010a94:	b29a      	uxth	r2, r3
 8010a96:	4b27      	ldr	r3, [pc, #156]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010a98:	819a      	strh	r2, [r3, #12]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8010a9a:	4b27      	ldr	r3, [pc, #156]	@ (8010b38 <SVCCTL_App_Notification+0x138>)
 8010a9c:	2200      	movs	r2, #0
 8010a9e:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8010aa0:	4b24      	ldr	r3, [pc, #144]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010aa2:	899a      	ldrh	r2, [r3, #12]
 8010aa4:	4b24      	ldr	r3, [pc, #144]	@ (8010b38 <SVCCTL_App_Notification+0x138>)
 8010aa6:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8010aa8:	4823      	ldr	r0, [pc, #140]	@ (8010b38 <SVCCTL_App_Notification+0x138>)
 8010aaa:	f000 fe07 	bl	80116bc <Custom_APP_Notification>
          break;
 8010aae:	e000      	b.n	8010ab2 <SVCCTL_App_Notification+0xb2>
          break;
 8010ab0:	bf00      	nop
      break;
 8010ab2:	e03a      	b.n	8010b2a <SVCCTL_App_Notification+0x12a>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8010ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ab6:	3302      	adds	r3, #2
 8010ab8:	623b      	str	r3, [r7, #32]
      switch (p_blecore_evt->ecode)
 8010aba:	6a3b      	ldr	r3, [r7, #32]
 8010abc:	881b      	ldrh	r3, [r3, #0]
 8010abe:	b29b      	uxth	r3, r3
 8010ac0:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8010ac4:	4293      	cmp	r3, r2
 8010ac6:	d027      	beq.n	8010b18 <SVCCTL_App_Notification+0x118>
 8010ac8:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8010acc:	4293      	cmp	r3, r2
 8010ace:	dc29      	bgt.n	8010b24 <SVCCTL_App_Notification+0x124>
 8010ad0:	f240 4209 	movw	r2, #1033	@ 0x409
 8010ad4:	4293      	cmp	r3, r2
 8010ad6:	d014      	beq.n	8010b02 <SVCCTL_App_Notification+0x102>
 8010ad8:	f240 4209 	movw	r2, #1033	@ 0x409
 8010adc:	4293      	cmp	r3, r2
 8010ade:	dc21      	bgt.n	8010b24 <SVCCTL_App_Notification+0x124>
 8010ae0:	f240 4201 	movw	r2, #1025	@ 0x401
 8010ae4:	4293      	cmp	r3, r2
 8010ae6:	d013      	beq.n	8010b10 <SVCCTL_App_Notification+0x110>
 8010ae8:	f240 4202 	movw	r2, #1026	@ 0x402
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d119      	bne.n	8010b24 <SVCCTL_App_Notification+0x124>
          uint32_t pin = BLE_DEFAULT_PIN;
 8010af0:	4b12      	ldr	r3, [pc, #72]	@ (8010b3c <SVCCTL_App_Notification+0x13c>)
 8010af2:	61fb      	str	r3, [r7, #28]
          (void)aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 8010af4:	4b0f      	ldr	r3, [pc, #60]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010af6:	899b      	ldrh	r3, [r3, #12]
 8010af8:	69f9      	ldr	r1, [r7, #28]
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7fd fceb 	bl	800e4d6 <aci_gap_pass_key_resp>
          break;
 8010b00:	e011      	b.n	8010b26 <SVCCTL_App_Notification+0x126>
          (void)aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8010b02:	4b0c      	ldr	r3, [pc, #48]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010b04:	899b      	ldrh	r3, [r3, #12]
 8010b06:	2101      	movs	r1, #1
 8010b08:	4618      	mov	r0, r3
 8010b0a:	f7fd fe8e 	bl	800e82a <aci_gap_numeric_comparison_value_confirm_yesno>
          break;
 8010b0e:	e00a      	b.n	8010b26 <SVCCTL_App_Notification+0x126>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8010b10:	6a3b      	ldr	r3, [r7, #32]
 8010b12:	3302      	adds	r3, #2
 8010b14:	61bb      	str	r3, [r7, #24]
          break;
 8010b16:	e006      	b.n	8010b26 <SVCCTL_App_Notification+0x126>
          (void)aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8010b18:	4b06      	ldr	r3, [pc, #24]	@ (8010b34 <SVCCTL_App_Notification+0x134>)
 8010b1a:	899b      	ldrh	r3, [r3, #12]
 8010b1c:	4618      	mov	r0, r3
 8010b1e:	f7fe fadf 	bl	800f0e0 <aci_gatt_confirm_indication>
          break;
 8010b22:	e000      	b.n	8010b26 <SVCCTL_App_Notification+0x126>
          break;
 8010b24:	bf00      	nop
      break;
 8010b26:	e000      	b.n	8010b2a <SVCCTL_App_Notification+0x12a>
      break;
 8010b28:	bf00      	nop
  }

  return SVCCTL_UserEvtFlowEnable;
 8010b2a:	2301      	movs	r3, #1
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3728      	adds	r7, #40	@ 0x28
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}
 8010b34:	20000da0 	.word	0x20000da0
 8010b38:	20000e1c 	.word	0x20000e1c
 8010b3c:	0001b207 	.word	0x0001b207

08010b40 <APP_BLE_Get_Server_Connection_Status>:

APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void)
{
 8010b40:	b480      	push	{r7}
 8010b42:	af00      	add	r7, sp, #0
  return BleApplicationContext.Device_Connection_Status;
 8010b44:	4b03      	ldr	r3, [pc, #12]	@ (8010b54 <APP_BLE_Get_Server_Connection_Status+0x14>)
 8010b46:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
}
 8010b4a:	4618      	mov	r0, r3
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b52:	4770      	bx	lr
 8010b54:	20000da0 	.word	0x20000da0

08010b58 <Ble_Tl_Init>:

/*************************************************************
 * LOCAL FUNCTIONS
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b082      	sub	sp, #8
 8010b5c:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8010b5e:	4b06      	ldr	r3, [pc, #24]	@ (8010b78 <Ble_Tl_Init+0x20>)
 8010b60:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8010b62:	4b06      	ldr	r3, [pc, #24]	@ (8010b7c <Ble_Tl_Init+0x24>)
 8010b64:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8010b66:	463b      	mov	r3, r7
 8010b68:	4619      	mov	r1, r3
 8010b6a:	4805      	ldr	r0, [pc, #20]	@ (8010b80 <Ble_Tl_Init+0x28>)
 8010b6c:	f7fe ff5a 	bl	800fa24 <hci_init>
}
 8010b70:	bf00      	nop
 8010b72:	3708      	adds	r7, #8
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}
 8010b78:	200300d8 	.word	0x200300d8
 8010b7c:	08010ef5 	.word	0x08010ef5
 8010b80:	08010ebf 	.word	0x08010ebf

08010b84 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8010b84:	b5b0      	push	{r4, r5, r7, lr}
 8010b86:	b08e      	sub	sp, #56	@ 0x38
 8010b88:	af06      	add	r7, sp, #24
  uint8_t role = 0;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	77fb      	strb	r3, [r7, #31]
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint8_t random_addr[6];
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8010b8e:	2300      	movs	r3, #0
 8010b90:	80bb      	strh	r3, [r7, #4]
  tBleStatus ret;

  /* HCI reset */
  ret = hci_reset();
 8010b92:	f7fe fc78 	bl	800f486 <hci_reset>
 8010b96:	4603      	mov	r3, r0
 8010b98:	77bb      	strb	r3, [r7, #30]
  UNUSED(ret);

  /* BD address */
  p_bd_addr = BleGetBdAddress();
 8010b9a:	f000 f909 	bl	8010db0 <BleGetBdAddress>
 8010b9e:	61b8      	str	r0, [r7, #24]
  (void)aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET,
 8010ba0:	69ba      	ldr	r2, [r7, #24]
 8010ba2:	2106      	movs	r1, #6
 8010ba4:	2000      	movs	r0, #0
 8010ba6:	f7fe fb82 	bl	800f2ae <aci_hal_write_config_data>
                                 CONFIG_DATA_PUBLIC_ADDRESS_LEN,
                                 (uint8_t*)p_bd_addr);
  /* Static random address (BlueST uses static random) */
  Build_StaticRandomAddr(random_addr);
 8010baa:	f107 0308 	add.w	r3, r7, #8
 8010bae:	4618      	mov	r0, r3
 8010bb0:	f7ff fe66 	bl	8010880 <Build_StaticRandomAddr>
  (void)aci_hal_write_config_data(CONFIG_DATA_RANDOM_ADDRESS_OFFSET,
 8010bb4:	f107 0308 	add.w	r3, r7, #8
 8010bb8:	461a      	mov	r2, r3
 8010bba:	2106      	movs	r1, #6
 8010bbc:	202e      	movs	r0, #46	@ 0x2e
 8010bbe:	f7fe fb76 	bl	800f2ae <aci_hal_write_config_data>
                                 CONFIG_DATA_RANDOM_ADDRESS_LEN,
                                 random_addr);

  /* IR/ER */
  (void)aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8010bc2:	4a3a      	ldr	r2, [pc, #232]	@ (8010cac <Ble_Hci_Gap_Gatt_Init+0x128>)
 8010bc4:	2110      	movs	r1, #16
 8010bc6:	2018      	movs	r0, #24
 8010bc8:	f7fe fb71 	bl	800f2ae <aci_hal_write_config_data>
  (void)aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8010bcc:	4a38      	ldr	r2, [pc, #224]	@ (8010cb0 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8010bce:	2110      	movs	r1, #16
 8010bd0:	2008      	movs	r0, #8
 8010bd2:	f7fe fb6c 	bl	800f2ae <aci_hal_write_config_data>

  /* TX power */
  (void)aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8010bd6:	2118      	movs	r1, #24
 8010bd8:	2001      	movs	r0, #1
 8010bda:	f7fe fbed 	bl	800f3b8 <aci_hal_set_tx_power_level>

  /* GATT */
  (void)aci_gatt_init();
 8010bde:	f7fd fe8b 	bl	800e8f8 <aci_gatt_init>

  /* GAP roles */
#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8010be2:	7ffb      	ldrb	r3, [r7, #31]
 8010be4:	f043 0301 	orr.w	r3, r3, #1
 8010be8:	77fb      	strb	r3, [r7, #31]
#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  /* GAP init + set device name in GAP Service */
  if (role > 0)
 8010bea:	7ffb      	ldrb	r3, [r7, #31]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d026      	beq.n	8010c3e <Ble_Hci_Gap_Gatt_Init+0xba>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8010bf0:	4b30      	ldr	r3, [pc, #192]	@ (8010cb4 <Ble_Hci_Gap_Gatt_Init+0x130>)
 8010bf2:	617b      	str	r3, [r7, #20]

    (void)aci_gap_init(role,
 8010bf4:	f107 0212 	add.w	r2, r7, #18
 8010bf8:	7ff8      	ldrb	r0, [r7, #31]
 8010bfa:	f107 030e 	add.w	r3, r7, #14
 8010bfe:	9301      	str	r3, [sp, #4]
 8010c00:	f107 0310 	add.w	r3, r7, #16
 8010c04:	9300      	str	r3, [sp, #0]
 8010c06:	4613      	mov	r3, r2
 8010c08:	2207      	movs	r2, #7
 8010c0a:	2100      	movs	r1, #0
 8010c0c:	f7fd fcca 	bl	800e5a4 <aci_gap_init>
                       CFG_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    (void)aci_gatt_update_char_value(gap_service_handle,
 8010c10:	8a7c      	ldrh	r4, [r7, #18]
 8010c12:	8a3d      	ldrh	r5, [r7, #16]
                                     gap_dev_name_char_handle,
                                     0,
                                     strlen(name),
 8010c14:	6978      	ldr	r0, [r7, #20]
 8010c16:	f7ef fab3 	bl	8000180 <strlen>
 8010c1a:	4603      	mov	r3, r0
    (void)aci_gatt_update_char_value(gap_service_handle,
 8010c1c:	b2da      	uxtb	r2, r3
 8010c1e:	697b      	ldr	r3, [r7, #20]
 8010c20:	9300      	str	r3, [sp, #0]
 8010c22:	4613      	mov	r3, r2
 8010c24:	2200      	movs	r2, #0
 8010c26:	4629      	mov	r1, r5
 8010c28:	4620      	mov	r0, r4
 8010c2a:	f7fe f9b0 	bl	800ef8e <aci_gatt_update_char_value>
                                     (uint8_t *)name);

    (void)aci_gatt_update_char_value(gap_service_handle,
 8010c2e:	8a78      	ldrh	r0, [r7, #18]
 8010c30:	89f9      	ldrh	r1, [r7, #14]
 8010c32:	1d3b      	adds	r3, r7, #4
 8010c34:	9300      	str	r3, [sp, #0]
 8010c36:	2302      	movs	r3, #2
 8010c38:	2200      	movs	r2, #0
 8010c3a:	f7fe f9a8 	bl	800ef8e <aci_gatt_update_char_value>
                                     2,
                                     (uint8_t *)&a_appearance);
  }

  /* Default PHY */
  (void)hci_le_set_default_phy(ALL_PHYS_PREFERENCE, TX_2M_PREFERRED, RX_2M_PREFERRED);
 8010c3e:	2202      	movs	r2, #2
 8010c40:	2102      	movs	r1, #2
 8010c42:	2000      	movs	r0, #0
 8010c44:	f7fe fc43 	bl	800f4ce <hci_le_set_default_phy>

  /* IO cap + auth req */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8010c48:	4b1b      	ldr	r3, [pc, #108]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c4a:	2201      	movs	r2, #1
 8010c4c:	701a      	strb	r2, [r3, #0]
  (void)aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8010c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c50:	781b      	ldrb	r3, [r3, #0]
 8010c52:	4618      	mov	r0, r3
 8010c54:	f7fd fb27 	bl	800e2a6 <aci_gap_set_io_capability>

  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8010c58:	4b17      	ldr	r3, [pc, #92]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c5a:	2201      	movs	r2, #1
 8010c5c:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8010c5e:	4b16      	ldr	r3, [pc, #88]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c60:	2208      	movs	r2, #8
 8010c62:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8010c64:	4b14      	ldr	r3, [pc, #80]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c66:	2210      	movs	r2, #16
 8010c68:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8010c6a:	4b13      	ldr	r3, [pc, #76]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c6c:	2201      	movs	r2, #1
 8010c6e:	709a      	strb	r2, [r3, #2]

  (void)aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8010c70:	4b11      	ldr	r3, [pc, #68]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c72:	7898      	ldrb	r0, [r3, #2]
 8010c74:	4b10      	ldr	r3, [pc, #64]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c76:	7859      	ldrb	r1, [r3, #1]
 8010c78:	4b0f      	ldr	r3, [pc, #60]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c7a:	78db      	ldrb	r3, [r3, #3]
 8010c7c:	4a0e      	ldr	r2, [pc, #56]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c7e:	7912      	ldrb	r2, [r2, #4]
 8010c80:	2400      	movs	r4, #0
 8010c82:	9404      	str	r4, [sp, #16]
 8010c84:	2400      	movs	r4, #0
 8010c86:	9403      	str	r4, [sp, #12]
 8010c88:	2401      	movs	r4, #1
 8010c8a:	9402      	str	r4, [sp, #8]
 8010c8c:	9201      	str	r2, [sp, #4]
 8010c8e:	9300      	str	r3, [sp, #0]
 8010c90:	2300      	movs	r3, #0
 8010c92:	2201      	movs	r2, #1
 8010c94:	f7fd fb5b 	bl	800e34e <aci_gap_set_authentication_requirement>
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN,
                                               0,
                                               CFG_IDENTITY_ADDRESS);

  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8010c98:	4b07      	ldr	r3, [pc, #28]	@ (8010cb8 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010c9a:	789b      	ldrb	r3, [r3, #2]
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d001      	beq.n	8010ca4 <Ble_Hci_Gap_Gatt_Init+0x120>
  {
    (void)aci_gap_configure_whitelist();
 8010ca0:	f7fd fd9f 	bl	800e7e2 <aci_gap_configure_filter_accept_list>
  }
}
 8010ca4:	bf00      	nop
 8010ca6:	3720      	adds	r7, #32
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bdb0      	pop	{r4, r5, r7, pc}
 8010cac:	08015260 	.word	0x08015260
 8010cb0:	08015270 	.word	0x08015270
 8010cb4:	08015038 	.word	0x08015038
 8010cb8:	20000da0 	.word	0x20000da0

08010cbc <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b096      	sub	sp, #88	@ 0x58
 8010cc0:	af08      	add	r7, sp, #32
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret;
  uint16_t Min_Inter, Max_Inter;
  uint8_t adv_data[31];
  uint8_t adv_len = 0;
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	73fb      	strb	r3, [r7, #15]
  uint8_t adv_addr_type = GAP_STATIC_RANDOM_ADDR;
 8010cca:	2301      	movs	r3, #1
 8010ccc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (NewStatus == APP_BLE_FAST_ADV)
 8010cd0:	79fb      	ldrb	r3, [r7, #7]
 8010cd2:	2b01      	cmp	r3, #1
 8010cd4:	d106      	bne.n	8010ce4 <Adv_Request+0x28>
  {
    Min_Inter = AdvIntervalMin;
 8010cd6:	4b31      	ldr	r3, [pc, #196]	@ (8010d9c <Adv_Request+0xe0>)
 8010cd8:	881b      	ldrh	r3, [r3, #0]
 8010cda:	86fb      	strh	r3, [r7, #54]	@ 0x36
    Max_Inter = AdvIntervalMax;
 8010cdc:	4b30      	ldr	r3, [pc, #192]	@ (8010da0 <Adv_Request+0xe4>)
 8010cde:	881b      	ldrh	r3, [r3, #0]
 8010ce0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8010ce2:	e005      	b.n	8010cf0 <Adv_Request+0x34>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8010ce4:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8010ce8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8010cea:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8010cee:	86bb      	strh	r3, [r7, #52]	@ 0x34
  }

  /* stop timer (safe) */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8010cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8010da4 <Adv_Request+0xe8>)
 8010cf2:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f7f2 fc82 	bl	8003600 <HW_TS_Stop>

  /* If switching ADV mode, stop previous adv */
  if ((NewStatus == APP_BLE_LP_ADV) &&
 8010cfc:	79fb      	ldrb	r3, [r7, #7]
 8010cfe:	2b02      	cmp	r3, #2
 8010d00:	d10b      	bne.n	8010d1a <Adv_Request+0x5e>
      ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV) ||
 8010d02:	4b28      	ldr	r3, [pc, #160]	@ (8010da4 <Adv_Request+0xe8>)
 8010d04:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if ((NewStatus == APP_BLE_LP_ADV) &&
 8010d08:	2b01      	cmp	r3, #1
 8010d0a:	d004      	beq.n	8010d16 <Adv_Request+0x5a>
       (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8010d0c:	4b25      	ldr	r3, [pc, #148]	@ (8010da4 <Adv_Request+0xe8>)
 8010d0e:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
      ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV) ||
 8010d12:	2b02      	cmp	r3, #2
 8010d14:	d101      	bne.n	8010d1a <Adv_Request+0x5e>
  {
    (void)aci_gap_set_non_discoverable();
 8010d16:	f7fd f9a8 	bl	800e06a <aci_gap_set_non_discoverable>
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8010d1a:	4a22      	ldr	r2, [pc, #136]	@ (8010da4 <Adv_Request+0xe8>)
 8010d1c:	79fb      	ldrb	r3, [r7, #7]
 8010d1e:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74

  /* Avvio advertising standard, poi override con frame BlueST */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8010d22:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010d26:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8010d28:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 8010d2a:	2000      	movs	r0, #0
 8010d2c:	9006      	str	r0, [sp, #24]
 8010d2e:	2000      	movs	r0, #0
 8010d30:	9005      	str	r0, [sp, #20]
 8010d32:	2000      	movs	r0, #0
 8010d34:	9004      	str	r0, [sp, #16]
 8010d36:	2000      	movs	r0, #0
 8010d38:	9003      	str	r0, [sp, #12]
 8010d3a:	481b      	ldr	r0, [pc, #108]	@ (8010da8 <Adv_Request+0xec>)
 8010d3c:	9002      	str	r0, [sp, #8]
 8010d3e:	2008      	movs	r0, #8
 8010d40:	9001      	str	r0, [sp, #4]
 8010d42:	2000      	movs	r0, #0
 8010d44:	9000      	str	r0, [sp, #0]
 8010d46:	2000      	movs	r0, #0
 8010d48:	f7fd f9b3 	bl	800e0b2 <aci_gap_set_discoverable>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
                                 (uint8_t*)a_LocalName,
                                 0,
                                 NULL,
                                 0, 0);

  if (ret != BLE_STATUS_SUCCESS)
 8010d52:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d11c      	bne.n	8010d94 <Adv_Request+0xd8>
    APP_DBG_MSG("aci_gap_set_discoverable FAIL: 0x%x\n", ret);
    return;
  }

  /* Override ADV data with BlueST manufacturer frame so ST BLE Sensor recognizes the board */
  Build_StBleSensor_Adv(adv_data, &adv_len);
 8010d5a:	f107 020f 	add.w	r2, r7, #15
 8010d5e:	f107 0310 	add.w	r3, r7, #16
 8010d62:	4611      	mov	r1, r2
 8010d64:	4618      	mov	r0, r3
 8010d66:	f7ff fc8f 	bl	8010688 <Build_StBleSensor_Adv>
  if (adv_len > 0u)
 8010d6a:	7bfb      	ldrb	r3, [r7, #15]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d006      	beq.n	8010d7e <Adv_Request+0xc2>
  {
    (void)aci_gap_update_adv_data(adv_len, adv_data);
 8010d70:	7bfb      	ldrb	r3, [r7, #15]
 8010d72:	f107 0210 	add.w	r2, r7, #16
 8010d76:	4611      	mov	r1, r2
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f7fd fcc0 	bl	800e6fe <aci_gap_update_adv_data>
  }


  if (NewStatus == APP_BLE_FAST_ADV)
 8010d7e:	79fb      	ldrb	r3, [r7, #7]
 8010d80:	2b01      	cmp	r3, #1
 8010d82:	d108      	bne.n	8010d96 <Adv_Request+0xda>
  {
    HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8010d84:	4b07      	ldr	r3, [pc, #28]	@ (8010da4 <Adv_Request+0xe8>)
 8010d86:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8010d8a:	4908      	ldr	r1, [pc, #32]	@ (8010dac <Adv_Request+0xf0>)
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7f2 fcbb 	bl	8003708 <HW_TS_Start>
 8010d92:	e000      	b.n	8010d96 <Adv_Request+0xda>
    return;
 8010d94:	bf00      	nop
  }
}
 8010d96:	3738      	adds	r7, #56	@ 0x38
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bd80      	pop	{r7, pc}
 8010d9c:	20000e18 	.word	0x20000e18
 8010da0:	20000e1a 	.word	0x20000e1a
 8010da4:	20000da0 	.word	0x20000da0
 8010da8:	08015280 	.word	0x08015280
 8010dac:	0001e046 	.word	0x0001e046

08010db0 <BleGetBdAddress>:

static const uint8_t* BleGetBdAddress(void)
{
 8010db0:	b580      	push	{r7, lr}
 8010db2:	b086      	sub	sp, #24
 8010db4:	af00      	add	r7, sp, #0
  uint8_t *p_otp_addr;
  const uint8_t *p_bd_addr;
  uint32_t udn, company_id, device_id;

  udn = LL_FLASH_GetUDN();
 8010db6:	f7ff fc43 	bl	8010640 <LL_FLASH_GetUDN>
 8010dba:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8010dbc:	693b      	ldr	r3, [r7, #16]
 8010dbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010dc2:	d023      	beq.n	8010e0c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8010dc4:	f7ff fc54 	bl	8010670 <LL_FLASH_GetSTCompanyID>
 8010dc8:	60b8      	str	r0, [r7, #8]
    device_id  = LL_FLASH_GetDeviceID();
 8010dca:	f7ff fc45 	bl	8010658 <LL_FLASH_GetDeviceID>
 8010dce:	6078      	str	r0, [r7, #4]

    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8010dd0:	693b      	ldr	r3, [r7, #16]
 8010dd2:	b2da      	uxtb	r2, r3
 8010dd4:	4b16      	ldr	r3, [pc, #88]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010dd6:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	0a1b      	lsrs	r3, r3, #8
 8010ddc:	b2da      	uxtb	r2, r3
 8010dde:	4b14      	ldr	r3, [pc, #80]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010de0:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	b2da      	uxtb	r2, r3
 8010de6:	4b12      	ldr	r3, [pc, #72]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010de8:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8010dea:	68bb      	ldr	r3, [r7, #8]
 8010dec:	b2da      	uxtb	r2, r3
 8010dee:	4b10      	ldr	r3, [pc, #64]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010df0:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8010df2:	68bb      	ldr	r3, [r7, #8]
 8010df4:	0a1b      	lsrs	r3, r3, #8
 8010df6:	b2da      	uxtb	r2, r3
 8010df8:	4b0d      	ldr	r3, [pc, #52]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010dfa:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	0c1b      	lsrs	r3, r3, #16
 8010e00:	b2da      	uxtb	r2, r3
 8010e02:	4b0b      	ldr	r3, [pc, #44]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010e04:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8010e06:	4b0a      	ldr	r3, [pc, #40]	@ (8010e30 <BleGetBdAddress+0x80>)
 8010e08:	617b      	str	r3, [r7, #20]
 8010e0a:	e00b      	b.n	8010e24 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8010e0c:	2000      	movs	r0, #0
 8010e0e:	f7ff fb31 	bl	8010474 <OTP_Read>
 8010e12:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d002      	beq.n	8010e20 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	617b      	str	r3, [r7, #20]
 8010e1e:	e001      	b.n	8010e24 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8010e20:	4b04      	ldr	r3, [pc, #16]	@ (8010e34 <BleGetBdAddress+0x84>)
 8010e22:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8010e24:	697b      	ldr	r3, [r7, #20]
}
 8010e26:	4618      	mov	r0, r3
 8010e28:	3718      	adds	r7, #24
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	bd80      	pop	{r7, pc}
 8010e2e:	bf00      	nop
 8010e30:	20000d98 	.word	0x20000d98
 8010e34:	08015258 	.word	0x08015258

08010e38 <Adv_Cancel>:

/* ADV cancel ---------------------------------------------------------------*/
static void Adv_Cancel(void)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8010e3c:	4b06      	ldr	r3, [pc, #24]	@ (8010e58 <Adv_Cancel+0x20>)
 8010e3e:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8010e42:	2b05      	cmp	r3, #5
 8010e44:	d005      	beq.n	8010e52 <Adv_Cancel+0x1a>
  {
    (void)aci_gap_set_non_discoverable();
 8010e46:	f7fd f910 	bl	800e06a <aci_gap_set_non_discoverable>
    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8010e4a:	4b03      	ldr	r3, [pc, #12]	@ (8010e58 <Adv_Cancel+0x20>)
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }
}
 8010e52:	bf00      	nop
 8010e54:	bd80      	pop	{r7, pc}
 8010e56:	bf00      	nop
 8010e58:	20000da0 	.word	0x20000da0

08010e5c <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8010e60:	2100      	movs	r1, #0
 8010e62:	2001      	movs	r0, #1
 8010e64:	f001 fe1e 	bl	8012aa4 <UTIL_SEQ_SetTask>
}
 8010e68:	bf00      	nop
 8010e6a:	bd80      	pop	{r7, pc}

08010e6c <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO(void)
{
 8010e6c:	b480      	push	{r7}
 8010e6e:	af00      	add	r7, sp, #0
  /* optional */
}
 8010e70:	bf00      	nop
 8010e72:	46bd      	mov	sp, r7
 8010e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e78:	4770      	bx	lr

08010e7a <hci_notify_asynch_evt>:

/*************************************************************
 * WRAP FUNCTIONS
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8010e7a:	b580      	push	{r7, lr}
 8010e7c:	b082      	sub	sp, #8
 8010e7e:	af00      	add	r7, sp, #0
 8010e80:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8010e82:	2100      	movs	r1, #0
 8010e84:	2002      	movs	r0, #2
 8010e86:	f001 fe0d 	bl	8012aa4 <UTIL_SEQ_SetTask>
}
 8010e8a:	bf00      	nop
 8010e8c:	3708      	adds	r7, #8
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd80      	pop	{r7, pc}

08010e92 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8010e92:	b580      	push	{r7, lr}
 8010e94:	b082      	sub	sp, #8
 8010e96:	af00      	add	r7, sp, #0
 8010e98:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8010e9a:	2001      	movs	r0, #1
 8010e9c:	f001 fe6e 	bl	8012b7c <UTIL_SEQ_SetEvt>
}
 8010ea0:	bf00      	nop
 8010ea2:	3708      	adds	r7, #8
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	bd80      	pop	{r7, pc}

08010ea8 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b082      	sub	sp, #8
 8010eac:	af00      	add	r7, sp, #0
 8010eae:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8010eb0:	2001      	movs	r0, #1
 8010eb2:	f001 fe83 	bl	8012bbc <UTIL_SEQ_WaitEvt>
}
 8010eb6:	bf00      	nop
 8010eb8:	3708      	adds	r7, #8
 8010eba:	46bd      	mov	sp, r7
 8010ebc:	bd80      	pop	{r7, pc}

08010ebe <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8010ebe:	b580      	push	{r7, lr}
 8010ec0:	b084      	sub	sp, #16
 8010ec2:	af00      	add	r7, sp, #0
 8010ec4:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	685b      	ldr	r3, [r3, #4]
 8010ece:	3308      	adds	r3, #8
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f7fe fc61 	bl	800f798 <SVCCTL_UserEvtRx>
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	72fb      	strb	r3, [r7, #11]
  p_param->status = (svctl_return_status != SVCCTL_UserEvtFlowDisable)
                  ? HCI_TL_UserEventFlow_Enable
                  : HCI_TL_UserEventFlow_Disable;
 8010eda:	7afb      	ldrb	r3, [r7, #11]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	bf14      	ite	ne
 8010ee0:	2301      	movne	r3, #1
 8010ee2:	2300      	moveq	r3, #0
 8010ee4:	b2db      	uxtb	r3, r3
 8010ee6:	461a      	mov	r2, r3
  p_param->status = (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	701a      	strb	r2, [r3, #0]
}
 8010eec:	bf00      	nop
 8010eee:	3710      	adds	r7, #16
 8010ef0:	46bd      	mov	sp, r7
 8010ef2:	bd80      	pop	{r7, pc}

08010ef4 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b084      	sub	sp, #16
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	4603      	mov	r3, r0
 8010efc:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;

  switch (Status)
 8010efe:	79fb      	ldrb	r3, [r7, #7]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d002      	beq.n	8010f0a <BLE_StatusNot+0x16>
 8010f04:	2b01      	cmp	r3, #1
 8010f06:	d006      	beq.n	8010f16 <BLE_StatusNot+0x22>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
      UTIL_SEQ_ResumeTask(task_id_list);
      break;

    default:
      break;
 8010f08:	e00b      	b.n	8010f22 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8010f0a:	2303      	movs	r3, #3
 8010f0c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8010f0e:	68f8      	ldr	r0, [r7, #12]
 8010f10:	f001 fdf4 	bl	8012afc <UTIL_SEQ_PauseTask>
      break;
 8010f14:	e005      	b.n	8010f22 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8010f16:	2303      	movs	r3, #3
 8010f18:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8010f1a:	68f8      	ldr	r0, [r7, #12]
 8010f1c:	f001 fe0e 	bl	8012b3c <UTIL_SEQ_ResumeTask>
      break;
 8010f20:	bf00      	nop
  }
}
 8010f22:	bf00      	nop
 8010f24:	3710      	adds	r7, #16
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bd80      	pop	{r7, pc}

08010f2a <aci_gatt_allow_read>:
 *          parameter is the connection-oriented channel index)
 * @return Value indicating success or error code.
 */
__STATIC_INLINE
tBleStatus aci_gatt_allow_read( uint16_t Connection_Handle )
{
 8010f2a:	b580      	push	{r7, lr}
 8010f2c:	b082      	sub	sp, #8
 8010f2e:	af00      	add	r7, sp, #0
 8010f30:	4603      	mov	r3, r0
 8010f32:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 8010f34:	88f8      	ldrh	r0, [r7, #6]
 8010f36:	2300      	movs	r3, #0
 8010f38:	2200      	movs	r2, #0
 8010f3a:	2100      	movs	r1, #0
 8010f3c:	f7fe f925 	bl	800f18a <aci_gatt_permit_read>
 8010f40:	4603      	mov	r3, r0
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	3708      	adds	r7, #8
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}

08010f4a <Store_LE_16>:

static uint8_t s_env_notify_enabled = 0;
static uint8_t s_ad_notify_enabled = 0;

static void Store_LE_16(uint8_t *buf, uint16_t val)
{
 8010f4a:	b480      	push	{r7}
 8010f4c:	b083      	sub	sp, #12
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	6078      	str	r0, [r7, #4]
 8010f52:	460b      	mov	r3, r1
 8010f54:	807b      	strh	r3, [r7, #2]
  buf[0] = (uint8_t)(val & 0xFFu);
 8010f56:	887b      	ldrh	r3, [r7, #2]
 8010f58:	b2da      	uxtb	r2, r3
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	701a      	strb	r2, [r3, #0]
  buf[1] = (uint8_t)((val >> 8) & 0xFFu);
 8010f5e:	887b      	ldrh	r3, [r7, #2]
 8010f60:	0a1b      	lsrs	r3, r3, #8
 8010f62:	b29a      	uxth	r2, r3
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	3301      	adds	r3, #1
 8010f68:	b2d2      	uxtb	r2, r2
 8010f6a:	701a      	strb	r2, [r3, #0]
}
 8010f6c:	bf00      	nop
 8010f6e:	370c      	adds	r7, #12
 8010f70:	46bd      	mov	sp, r7
 8010f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f76:	4770      	bx	lr

08010f78 <BlueST_Event_Handler>:
  buf[2] = (uint8_t)((val >> 16) & 0xFFu);
  buf[3] = (uint8_t)((val >> 24) & 0xFFu);
}

static SVCCTL_EvtAckStatus_t BlueST_Event_Handler(void *Event)
{
 8010f78:	b580      	push	{r7, lr}
 8010f7a:	b088      	sub	sp, #32
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
  SVCCTL_EvtAckStatus_t return_value = SVCCTL_EvtNotAck;
 8010f80:	2300      	movs	r3, #0
 8010f82:	77fb      	strb	r3, [r7, #31]
  hci_event_pckt *event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	3301      	adds	r3, #1
 8010f88:	61bb      	str	r3, [r7, #24]
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0 *attribute_modified;
  aci_gatt_read_permit_req_event_rp0 *read_req;

  if (event_pckt->evt != HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE)
 8010f8a:	69bb      	ldr	r3, [r7, #24]
 8010f8c:	781b      	ldrb	r3, [r3, #0]
 8010f8e:	2bff      	cmp	r3, #255	@ 0xff
 8010f90:	d001      	beq.n	8010f96 <BlueST_Event_Handler+0x1e>
  {
    return return_value;
 8010f92:	7ffb      	ldrb	r3, [r7, #31]
 8010f94:	e054      	b.n	8011040 <BlueST_Event_Handler+0xc8>
  }

  blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8010f96:	69bb      	ldr	r3, [r7, #24]
 8010f98:	3302      	adds	r3, #2
 8010f9a:	617b      	str	r3, [r7, #20]
  switch (blecore_evt->ecode)
 8010f9c:	697b      	ldr	r3, [r7, #20]
 8010f9e:	881b      	ldrh	r3, [r3, #0]
 8010fa0:	b29b      	uxth	r3, r3
 8010fa2:	f640 4201 	movw	r2, #3073	@ 0xc01
 8010fa6:	4293      	cmp	r3, r2
 8010fa8:	d004      	beq.n	8010fb4 <BlueST_Event_Handler+0x3c>
 8010faa:	f640 4214 	movw	r2, #3092	@ 0xc14
 8010fae:	4293      	cmp	r3, r2
 8010fb0:	d02d      	beq.n	801100e <BlueST_Event_Handler+0x96>
        aci_gatt_allow_read(read_req->Connection_Handle);
      }
      break;

    default:
      break;
 8010fb2:	e044      	b.n	801103e <BlueST_Event_Handler+0xc6>
      attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	3302      	adds	r3, #2
 8010fb8:	60fb      	str	r3, [r7, #12]
      if (attribute_modified->Attr_Handle == (s_env_char_hdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	885b      	ldrh	r3, [r3, #2]
 8010fbe:	b29b      	uxth	r3, r3
 8010fc0:	461a      	mov	r2, r3
 8010fc2:	4b21      	ldr	r3, [pc, #132]	@ (8011048 <BlueST_Event_Handler+0xd0>)
 8010fc4:	881b      	ldrh	r3, [r3, #0]
 8010fc6:	3302      	adds	r3, #2
 8010fc8:	429a      	cmp	r2, r3
 8010fca:	d10b      	bne.n	8010fe4 <BlueST_Event_Handler+0x6c>
        s_env_notify_enabled = (attribute_modified->Attr_Data[0] == COMSVC_Notification) ? 1u : 0u;
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	7a1b      	ldrb	r3, [r3, #8]
 8010fd0:	2b01      	cmp	r3, #1
 8010fd2:	d101      	bne.n	8010fd8 <BlueST_Event_Handler+0x60>
 8010fd4:	2201      	movs	r2, #1
 8010fd6:	e000      	b.n	8010fda <BlueST_Event_Handler+0x62>
 8010fd8:	2200      	movs	r2, #0
 8010fda:	4b1c      	ldr	r3, [pc, #112]	@ (801104c <BlueST_Event_Handler+0xd4>)
 8010fdc:	701a      	strb	r2, [r3, #0]
        return_value = SVCCTL_EvtAckFlowEnable;
 8010fde:	2301      	movs	r3, #1
 8010fe0:	77fb      	strb	r3, [r7, #31]
      break;
 8010fe2:	e029      	b.n	8011038 <BlueST_Event_Handler+0xc0>
      else if (attribute_modified->Attr_Handle == (s_ad_char_hdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	885b      	ldrh	r3, [r3, #2]
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	461a      	mov	r2, r3
 8010fec:	4b18      	ldr	r3, [pc, #96]	@ (8011050 <BlueST_Event_Handler+0xd8>)
 8010fee:	881b      	ldrh	r3, [r3, #0]
 8010ff0:	3302      	adds	r3, #2
 8010ff2:	429a      	cmp	r2, r3
 8010ff4:	d120      	bne.n	8011038 <BlueST_Event_Handler+0xc0>
        s_ad_notify_enabled = (attribute_modified->Attr_Data[0] == COMSVC_Notification) ? 1u : 0u;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	7a1b      	ldrb	r3, [r3, #8]
 8010ffa:	2b01      	cmp	r3, #1
 8010ffc:	d101      	bne.n	8011002 <BlueST_Event_Handler+0x8a>
 8010ffe:	2201      	movs	r2, #1
 8011000:	e000      	b.n	8011004 <BlueST_Event_Handler+0x8c>
 8011002:	2200      	movs	r2, #0
 8011004:	4b13      	ldr	r3, [pc, #76]	@ (8011054 <BlueST_Event_Handler+0xdc>)
 8011006:	701a      	strb	r2, [r3, #0]
        return_value = SVCCTL_EvtAckFlowEnable;
 8011008:	2301      	movs	r3, #1
 801100a:	77fb      	strb	r3, [r7, #31]
      break;
 801100c:	e014      	b.n	8011038 <BlueST_Event_Handler+0xc0>
      read_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 801100e:	697b      	ldr	r3, [r7, #20]
 8011010:	3302      	adds	r3, #2
 8011012:	613b      	str	r3, [r7, #16]
      if (read_req->Attribute_Handle == (s_env_char_hdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8011014:	693b      	ldr	r3, [r7, #16]
 8011016:	885b      	ldrh	r3, [r3, #2]
 8011018:	b29b      	uxth	r3, r3
 801101a:	461a      	mov	r2, r3
 801101c:	4b0a      	ldr	r3, [pc, #40]	@ (8011048 <BlueST_Event_Handler+0xd0>)
 801101e:	881b      	ldrh	r3, [r3, #0]
 8011020:	3301      	adds	r3, #1
 8011022:	429a      	cmp	r2, r3
 8011024:	d10a      	bne.n	801103c <BlueST_Event_Handler+0xc4>
        return_value = SVCCTL_EvtAckFlowEnable;
 8011026:	2301      	movs	r3, #1
 8011028:	77fb      	strb	r3, [r7, #31]
        aci_gatt_allow_read(read_req->Connection_Handle);
 801102a:	693b      	ldr	r3, [r7, #16]
 801102c:	881b      	ldrh	r3, [r3, #0]
 801102e:	b29b      	uxth	r3, r3
 8011030:	4618      	mov	r0, r3
 8011032:	f7ff ff7a 	bl	8010f2a <aci_gatt_allow_read>
      break;
 8011036:	e001      	b.n	801103c <BlueST_Event_Handler+0xc4>
      break;
 8011038:	bf00      	nop
 801103a:	e000      	b.n	801103e <BlueST_Event_Handler+0xc6>
      break;
 801103c:	bf00      	nop
  }

  return return_value;
 801103e:	7ffb      	ldrb	r3, [r7, #31]
}
 8011040:	4618      	mov	r0, r3
 8011042:	3720      	adds	r7, #32
 8011044:	46bd      	mov	sp, r7
 8011046:	bd80      	pop	{r7, pc}
 8011048:	20000e22 	.word	0x20000e22
 801104c:	20000e26 	.word	0x20000e26
 8011050:	20000e24 	.word	0x20000e24
 8011054:	20000e27 	.word	0x20000e27

08011058 <BlueST_Init>:

void BlueST_Init(void)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b08c      	sub	sp, #48	@ 0x30
 801105c:	af06      	add	r7, sp, #24
  Char_UUID_t uuid;
  tBleStatus ret;

  SVCCTL_RegisterSvcHandler(BlueST_Event_Handler);
 801105e:	4855      	ldr	r0, [pc, #340]	@ (80111b4 <BlueST_Init+0x15c>)
 8011060:	f7fe fb80 	bl	800f764 <SVCCTL_RegisterSvcHandler>

  /* Features service */
  COPY_FEATURES_SERVICE_UUID(uuid.Char_UUID_128);
 8011064:	231b      	movs	r3, #27
 8011066:	713b      	strb	r3, [r7, #4]
 8011068:	23c5      	movs	r3, #197	@ 0xc5
 801106a:	717b      	strb	r3, [r7, #5]
 801106c:	23d5      	movs	r3, #213	@ 0xd5
 801106e:	71bb      	strb	r3, [r7, #6]
 8011070:	23a5      	movs	r3, #165	@ 0xa5
 8011072:	71fb      	strb	r3, [r7, #7]
 8011074:	2302      	movs	r3, #2
 8011076:	723b      	strb	r3, [r7, #8]
 8011078:	2300      	movs	r3, #0
 801107a:	727b      	strb	r3, [r7, #9]
 801107c:	23b4      	movs	r3, #180	@ 0xb4
 801107e:	72bb      	strb	r3, [r7, #10]
 8011080:	239a      	movs	r3, #154	@ 0x9a
 8011082:	72fb      	strb	r3, [r7, #11]
 8011084:	23e1      	movs	r3, #225	@ 0xe1
 8011086:	733b      	strb	r3, [r7, #12]
 8011088:	2311      	movs	r3, #17
 801108a:	737b      	strb	r3, [r7, #13]
 801108c:	2301      	movs	r3, #1
 801108e:	73bb      	strb	r3, [r7, #14]
 8011090:	2300      	movs	r3, #0
 8011092:	73fb      	strb	r3, [r7, #15]
 8011094:	2300      	movs	r3, #0
 8011096:	743b      	strb	r3, [r7, #16]
 8011098:	2300      	movs	r3, #0
 801109a:	747b      	strb	r3, [r7, #17]
 801109c:	2300      	movs	r3, #0
 801109e:	74bb      	strb	r3, [r7, #18]
 80110a0:	2300      	movs	r3, #0
 80110a2:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 80110a4:	1d39      	adds	r1, r7, #4
 80110a6:	4b44      	ldr	r3, [pc, #272]	@ (80111b8 <BlueST_Init+0x160>)
 80110a8:	9300      	str	r3, [sp, #0]
 80110aa:	230a      	movs	r3, #10
 80110ac:	2201      	movs	r2, #1
 80110ae:	2002      	movs	r0, #2
 80110b0:	f7fd fc47 	bl	800e942 <aci_gatt_add_service>
 80110b4:	4603      	mov	r3, r0
 80110b6:	75fb      	strb	r3, [r7, #23]
                             (Service_UUID_t *)&uuid,
                             PRIMARY_SERVICE,
                             10,
                             &s_feat_svc_hdle);
  if (ret != BLE_STATUS_SUCCESS)
 80110b8:	7dfb      	ldrb	r3, [r7, #23]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d174      	bne.n	80111a8 <BlueST_Init+0x150>
  {
    return;
  }

  /* Environmental char: enable Temp1 only (uuid[14] bit 0x04) */
  COPY_ENVIRONMENTAL_CHAR_UUID(uuid.Char_UUID_128);
 80110be:	231b      	movs	r3, #27
 80110c0:	713b      	strb	r3, [r7, #4]
 80110c2:	23c5      	movs	r3, #197	@ 0xc5
 80110c4:	717b      	strb	r3, [r7, #5]
 80110c6:	23d5      	movs	r3, #213	@ 0xd5
 80110c8:	71bb      	strb	r3, [r7, #6]
 80110ca:	23a5      	movs	r3, #165	@ 0xa5
 80110cc:	71fb      	strb	r3, [r7, #7]
 80110ce:	2302      	movs	r3, #2
 80110d0:	723b      	strb	r3, [r7, #8]
 80110d2:	2300      	movs	r3, #0
 80110d4:	727b      	strb	r3, [r7, #9]
 80110d6:	2336      	movs	r3, #54	@ 0x36
 80110d8:	72bb      	strb	r3, [r7, #10]
 80110da:	23ac      	movs	r3, #172	@ 0xac
 80110dc:	72fb      	strb	r3, [r7, #11]
 80110de:	23e1      	movs	r3, #225	@ 0xe1
 80110e0:	733b      	strb	r3, [r7, #12]
 80110e2:	2311      	movs	r3, #17
 80110e4:	737b      	strb	r3, [r7, #13]
 80110e6:	2301      	movs	r3, #1
 80110e8:	73bb      	strb	r3, [r7, #14]
 80110ea:	2300      	movs	r3, #0
 80110ec:	73fb      	strb	r3, [r7, #15]
 80110ee:	2300      	movs	r3, #0
 80110f0:	743b      	strb	r3, [r7, #16]
 80110f2:	2300      	movs	r3, #0
 80110f4:	747b      	strb	r3, [r7, #17]
 80110f6:	2300      	movs	r3, #0
 80110f8:	74bb      	strb	r3, [r7, #18]
 80110fa:	2300      	movs	r3, #0
 80110fc:	74fb      	strb	r3, [r7, #19]
  uuid.Char_UUID_128[14] |= 0x04u;
 80110fe:	7cbb      	ldrb	r3, [r7, #18]
 8011100:	f043 0304 	orr.w	r3, r3, #4
 8011104:	b2db      	uxtb	r3, r3
 8011106:	74bb      	strb	r3, [r7, #18]
  ret = aci_gatt_add_char(s_feat_svc_hdle,
 8011108:	4b2b      	ldr	r3, [pc, #172]	@ (80111b8 <BlueST_Init+0x160>)
 801110a:	8818      	ldrh	r0, [r3, #0]
 801110c:	1d3a      	adds	r2, r7, #4
 801110e:	4b2b      	ldr	r3, [pc, #172]	@ (80111bc <BlueST_Init+0x164>)
 8011110:	9305      	str	r3, [sp, #20]
 8011112:	2300      	movs	r3, #0
 8011114:	9304      	str	r3, [sp, #16]
 8011116:	2310      	movs	r3, #16
 8011118:	9303      	str	r3, [sp, #12]
 801111a:	2304      	movs	r3, #4
 801111c:	9302      	str	r3, [sp, #8]
 801111e:	2300      	movs	r3, #0
 8011120:	9301      	str	r3, [sp, #4]
 8011122:	2312      	movs	r3, #18
 8011124:	9300      	str	r3, [sp, #0]
 8011126:	2304      	movs	r3, #4
 8011128:	2102      	movs	r1, #2
 801112a:	f7fd fce0 	bl	800eaee <aci_gatt_add_char>
 801112e:	4603      	mov	r3, r0
 8011130:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_env_char_hdle);
  if (ret != BLE_STATUS_SUCCESS)
 8011132:	7dfb      	ldrb	r3, [r7, #23]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d139      	bne.n	80111ac <BlueST_Init+0x154>
  {
    return;
  }

  /* NEAI Anomaly Detection char */
  COPY_NEAI_AD_CHAR_UUID(uuid.Char_UUID_128);
 8011138:	231b      	movs	r3, #27
 801113a:	713b      	strb	r3, [r7, #4]
 801113c:	23c5      	movs	r3, #197	@ 0xc5
 801113e:	717b      	strb	r3, [r7, #5]
 8011140:	23d5      	movs	r3, #213	@ 0xd5
 8011142:	71bb      	strb	r3, [r7, #6]
 8011144:	23a5      	movs	r3, #165	@ 0xa5
 8011146:	71fb      	strb	r3, [r7, #7]
 8011148:	2302      	movs	r3, #2
 801114a:	723b      	strb	r3, [r7, #8]
 801114c:	2300      	movs	r3, #0
 801114e:	727b      	strb	r3, [r7, #9]
 8011150:	2336      	movs	r3, #54	@ 0x36
 8011152:	72bb      	strb	r3, [r7, #10]
 8011154:	23ac      	movs	r3, #172	@ 0xac
 8011156:	72fb      	strb	r3, [r7, #11]
 8011158:	23e1      	movs	r3, #225	@ 0xe1
 801115a:	733b      	strb	r3, [r7, #12]
 801115c:	2311      	movs	r3, #17
 801115e:	737b      	strb	r3, [r7, #13]
 8011160:	2302      	movs	r3, #2
 8011162:	73bb      	strb	r3, [r7, #14]
 8011164:	2300      	movs	r3, #0
 8011166:	73fb      	strb	r3, [r7, #15]
 8011168:	2319      	movs	r3, #25
 801116a:	743b      	strb	r3, [r7, #16]
 801116c:	2300      	movs	r3, #0
 801116e:	747b      	strb	r3, [r7, #17]
 8011170:	2300      	movs	r3, #0
 8011172:	74bb      	strb	r3, [r7, #18]
 8011174:	2300      	movs	r3, #0
 8011176:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(s_feat_svc_hdle,
 8011178:	4b0f      	ldr	r3, [pc, #60]	@ (80111b8 <BlueST_Init+0x160>)
 801117a:	8818      	ldrh	r0, [r3, #0]
 801117c:	1d3a      	adds	r2, r7, #4
 801117e:	4b10      	ldr	r3, [pc, #64]	@ (80111c0 <BlueST_Init+0x168>)
 8011180:	9305      	str	r3, [sp, #20]
 8011182:	2300      	movs	r3, #0
 8011184:	9304      	str	r3, [sp, #16]
 8011186:	2310      	movs	r3, #16
 8011188:	9303      	str	r3, [sp, #12]
 801118a:	2301      	movs	r3, #1
 801118c:	9302      	str	r3, [sp, #8]
 801118e:	2300      	movs	r3, #0
 8011190:	9301      	str	r3, [sp, #4]
 8011192:	2318      	movs	r3, #24
 8011194:	9300      	str	r3, [sp, #0]
 8011196:	2309      	movs	r3, #9
 8011198:	2102      	movs	r1, #2
 801119a:	f7fd fca8 	bl	800eaee <aci_gatt_add_char>
 801119e:	4603      	mov	r3, r0
 80111a0:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_ad_char_hdle);
  if (ret != BLE_STATUS_SUCCESS)
 80111a2:	7dfb      	ldrb	r3, [r7, #23]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	e002      	b.n	80111ae <BlueST_Init+0x156>
    return;
 80111a8:	bf00      	nop
 80111aa:	e000      	b.n	80111ae <BlueST_Init+0x156>
    return;
 80111ac:	bf00      	nop
  {
    return;
  }
}
 80111ae:	3718      	adds	r7, #24
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}
 80111b4:	08010f79 	.word	0x08010f79
 80111b8:	20000e20 	.word	0x20000e20
 80111bc:	20000e22 	.word	0x20000e22
 80111c0:	20000e24 	.word	0x20000e24

080111c4 <BlueST_Update_Env>:

void BlueST_Update_Env(int16_t temp_tenth_c)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b086      	sub	sp, #24
 80111c8:	af02      	add	r7, sp, #8
 80111ca:	4603      	mov	r3, r0
 80111cc:	80fb      	strh	r3, [r7, #6]
  uint8_t buff[4];

  /* timestamp (1/10 s) */
  Store_LE_16(buff, (uint16_t)(HAL_GetTick() / 10u));
 80111ce:	f7f3 fe59 	bl	8004e84 <HAL_GetTick>
 80111d2:	4603      	mov	r3, r0
 80111d4:	4a18      	ldr	r2, [pc, #96]	@ (8011238 <BlueST_Update_Env+0x74>)
 80111d6:	fba2 2303 	umull	r2, r3, r2, r3
 80111da:	08db      	lsrs	r3, r3, #3
 80111dc:	b29a      	uxth	r2, r3
 80111de:	f107 030c 	add.w	r3, r7, #12
 80111e2:	4611      	mov	r1, r2
 80111e4:	4618      	mov	r0, r3
 80111e6:	f7ff feb0 	bl	8010f4a <Store_LE_16>
  Store_LE_16(&buff[2], (uint16_t)temp_tenth_c);
 80111ea:	88fa      	ldrh	r2, [r7, #6]
 80111ec:	f107 030c 	add.w	r3, r7, #12
 80111f0:	3302      	adds	r3, #2
 80111f2:	4611      	mov	r1, r2
 80111f4:	4618      	mov	r0, r3
 80111f6:	f7ff fea8 	bl	8010f4a <Store_LE_16>
  if (s_env_notify_enabled != 0u)
 80111fa:	4b10      	ldr	r3, [pc, #64]	@ (801123c <BlueST_Update_Env+0x78>)
 80111fc:	781b      	ldrb	r3, [r3, #0]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d00b      	beq.n	801121a <BlueST_Update_Env+0x56>
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_env_char_hdle, 0, sizeof(buff), buff);
 8011202:	4b0f      	ldr	r3, [pc, #60]	@ (8011240 <BlueST_Update_Env+0x7c>)
 8011204:	8818      	ldrh	r0, [r3, #0]
 8011206:	4b0f      	ldr	r3, [pc, #60]	@ (8011244 <BlueST_Update_Env+0x80>)
 8011208:	8819      	ldrh	r1, [r3, #0]
 801120a:	f107 030c 	add.w	r3, r7, #12
 801120e:	9300      	str	r3, [sp, #0]
 8011210:	2304      	movs	r3, #4
 8011212:	2200      	movs	r2, #0
 8011214:	f7fd febb 	bl	800ef8e <aci_gatt_update_char_value>
  }
  else
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_env_char_hdle, 0, sizeof(buff), buff);
  }
}
 8011218:	e00a      	b.n	8011230 <BlueST_Update_Env+0x6c>
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_env_char_hdle, 0, sizeof(buff), buff);
 801121a:	4b09      	ldr	r3, [pc, #36]	@ (8011240 <BlueST_Update_Env+0x7c>)
 801121c:	8818      	ldrh	r0, [r3, #0]
 801121e:	4b09      	ldr	r3, [pc, #36]	@ (8011244 <BlueST_Update_Env+0x80>)
 8011220:	8819      	ldrh	r1, [r3, #0]
 8011222:	f107 030c 	add.w	r3, r7, #12
 8011226:	9300      	str	r3, [sp, #0]
 8011228:	2304      	movs	r3, #4
 801122a:	2200      	movs	r2, #0
 801122c:	f7fd feaf 	bl	800ef8e <aci_gatt_update_char_value>
}
 8011230:	bf00      	nop
 8011232:	3710      	adds	r7, #16
 8011234:	46bd      	mov	sp, r7
 8011236:	bd80      	pop	{r7, pc}
 8011238:	cccccccd 	.word	0xcccccccd
 801123c:	20000e26 	.word	0x20000e26
 8011240:	20000e20 	.word	0x20000e20
 8011244:	20000e22 	.word	0x20000e22

08011248 <BlueST_Update_AD>:

void BlueST_Update_AD(uint8_t phase, uint8_t state, uint8_t progress, uint8_t status, uint8_t similarity)
{
 8011248:	b590      	push	{r4, r7, lr}
 801124a:	b089      	sub	sp, #36	@ 0x24
 801124c:	af02      	add	r7, sp, #8
 801124e:	4604      	mov	r4, r0
 8011250:	4608      	mov	r0, r1
 8011252:	4611      	mov	r1, r2
 8011254:	461a      	mov	r2, r3
 8011256:	4623      	mov	r3, r4
 8011258:	71fb      	strb	r3, [r7, #7]
 801125a:	4603      	mov	r3, r0
 801125c:	71bb      	strb	r3, [r7, #6]
 801125e:	460b      	mov	r3, r1
 8011260:	717b      	strb	r3, [r7, #5]
 8011262:	4613      	mov	r3, r2
 8011264:	713b      	strb	r3, [r7, #4]
  uint8_t buff[9];

  Store_LE_16(buff, (uint16_t)(HAL_GetTick() >> 3));
 8011266:	f7f3 fe0d 	bl	8004e84 <HAL_GetTick>
 801126a:	4603      	mov	r3, r0
 801126c:	08db      	lsrs	r3, r3, #3
 801126e:	b29a      	uxth	r2, r3
 8011270:	f107 030c 	add.w	r3, r7, #12
 8011274:	4611      	mov	r1, r2
 8011276:	4618      	mov	r0, r3
 8011278:	f7ff fe67 	bl	8010f4a <Store_LE_16>
  Store_LE_16(&buff[2], 0xFFFFu);
 801127c:	f107 030c 	add.w	r3, r7, #12
 8011280:	3302      	adds	r3, #2
 8011282:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8011286:	4618      	mov	r0, r3
 8011288:	f7ff fe5f 	bl	8010f4a <Store_LE_16>
  buff[4] = phase;
 801128c:	79fb      	ldrb	r3, [r7, #7]
 801128e:	743b      	strb	r3, [r7, #16]
  buff[5] = state;
 8011290:	79bb      	ldrb	r3, [r7, #6]
 8011292:	747b      	strb	r3, [r7, #17]
  buff[6] = progress;
 8011294:	797b      	ldrb	r3, [r7, #5]
 8011296:	74bb      	strb	r3, [r7, #18]
  buff[7] = status;
 8011298:	793b      	ldrb	r3, [r7, #4]
 801129a:	74fb      	strb	r3, [r7, #19]
  buff[8] = similarity;
 801129c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80112a0:	753b      	strb	r3, [r7, #20]

  if (s_ad_notify_enabled != 0u)
 80112a2:	4b0f      	ldr	r3, [pc, #60]	@ (80112e0 <BlueST_Update_AD+0x98>)
 80112a4:	781b      	ldrb	r3, [r3, #0]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d00b      	beq.n	80112c2 <BlueST_Update_AD+0x7a>
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_ad_char_hdle, 0, sizeof(buff), buff);
 80112aa:	4b0e      	ldr	r3, [pc, #56]	@ (80112e4 <BlueST_Update_AD+0x9c>)
 80112ac:	8818      	ldrh	r0, [r3, #0]
 80112ae:	4b0e      	ldr	r3, [pc, #56]	@ (80112e8 <BlueST_Update_AD+0xa0>)
 80112b0:	8819      	ldrh	r1, [r3, #0]
 80112b2:	f107 030c 	add.w	r3, r7, #12
 80112b6:	9300      	str	r3, [sp, #0]
 80112b8:	2309      	movs	r3, #9
 80112ba:	2200      	movs	r2, #0
 80112bc:	f7fd fe67 	bl	800ef8e <aci_gatt_update_char_value>
  }
  else
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_ad_char_hdle, 0, sizeof(buff), buff);
  }
}
 80112c0:	e00a      	b.n	80112d8 <BlueST_Update_AD+0x90>
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_ad_char_hdle, 0, sizeof(buff), buff);
 80112c2:	4b08      	ldr	r3, [pc, #32]	@ (80112e4 <BlueST_Update_AD+0x9c>)
 80112c4:	8818      	ldrh	r0, [r3, #0]
 80112c6:	4b08      	ldr	r3, [pc, #32]	@ (80112e8 <BlueST_Update_AD+0xa0>)
 80112c8:	8819      	ldrh	r1, [r3, #0]
 80112ca:	f107 030c 	add.w	r3, r7, #12
 80112ce:	9300      	str	r3, [sp, #0]
 80112d0:	2309      	movs	r3, #9
 80112d2:	2200      	movs	r2, #0
 80112d4:	f7fd fe5b 	bl	800ef8e <aci_gatt_update_char_value>
}
 80112d8:	bf00      	nop
 80112da:	371c      	adds	r7, #28
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd90      	pop	{r4, r7, pc}
 80112e0:	20000e27 	.word	0x20000e27
 80112e4:	20000e20 	.word	0x20000e20
 80112e8:	20000e24 	.word	0x20000e24

080112ec <stts22h_read_reg>:
  *
  */
int32_t __weak stts22h_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80112ec:	b590      	push	{r4, r7, lr}
 80112ee:	b087      	sub	sp, #28
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	60f8      	str	r0, [r7, #12]
 80112f4:	607a      	str	r2, [r7, #4]
 80112f6:	461a      	mov	r2, r3
 80112f8:	460b      	mov	r3, r1
 80112fa:	72fb      	strb	r3, [r7, #11]
 80112fc:	4613      	mov	r3, r2
 80112fe:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	685c      	ldr	r4, [r3, #4]
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	68d8      	ldr	r0, [r3, #12]
 8011308:	893b      	ldrh	r3, [r7, #8]
 801130a:	7af9      	ldrb	r1, [r7, #11]
 801130c:	687a      	ldr	r2, [r7, #4]
 801130e:	47a0      	blx	r4
 8011310:	6178      	str	r0, [r7, #20]

  return ret;
 8011312:	697b      	ldr	r3, [r7, #20]
}
 8011314:	4618      	mov	r0, r3
 8011316:	371c      	adds	r7, #28
 8011318:	46bd      	mov	sp, r7
 801131a:	bd90      	pop	{r4, r7, pc}

0801131c <stts22h_write_reg>:
  *
  */
int32_t __weak stts22h_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 801131c:	b590      	push	{r4, r7, lr}
 801131e:	b087      	sub	sp, #28
 8011320:	af00      	add	r7, sp, #0
 8011322:	60f8      	str	r0, [r7, #12]
 8011324:	607a      	str	r2, [r7, #4]
 8011326:	461a      	mov	r2, r3
 8011328:	460b      	mov	r3, r1
 801132a:	72fb      	strb	r3, [r7, #11]
 801132c:	4613      	mov	r3, r2
 801132e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	681c      	ldr	r4, [r3, #0]
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	68d8      	ldr	r0, [r3, #12]
 8011338:	893b      	ldrh	r3, [r7, #8]
 801133a:	7af9      	ldrb	r1, [r7, #11]
 801133c:	687a      	ldr	r2, [r7, #4]
 801133e:	47a0      	blx	r4
 8011340:	6178      	str	r0, [r7, #20]

  return ret;
 8011342:	697b      	ldr	r3, [r7, #20]
}
 8011344:	4618      	mov	r0, r3
 8011346:	371c      	adds	r7, #28
 8011348:	46bd      	mov	sp, r7
 801134a:	bd90      	pop	{r4, r7, pc}

0801134c <stts22h_from_lsb_to_celsius>:
  * @{
  *
  */

float_t stts22h_from_lsb_to_celsius(int16_t lsb)
{
 801134c:	b480      	push	{r7}
 801134e:	b083      	sub	sp, #12
 8011350:	af00      	add	r7, sp, #0
 8011352:	4603      	mov	r3, r0
 8011354:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 8011356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801135a:	ee07 3a90 	vmov	s15, r3
 801135e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011362:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 801137c <stts22h_from_lsb_to_celsius+0x30>
 8011366:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801136a:	eef0 7a66 	vmov.f32	s15, s13
}
 801136e:	eeb0 0a67 	vmov.f32	s0, s15
 8011372:	370c      	adds	r7, #12
 8011374:	46bd      	mov	sp, r7
 8011376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137a:	4770      	bx	lr
 801137c:	42c80000 	.word	0x42c80000

08011380 <stts22h_temp_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_set(stmdev_ctx_t *ctx,
                                   stts22h_odr_temp_t val)
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b086      	sub	sp, #24
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
 8011388:	460b      	mov	r3, r1
 801138a:	70fb      	strb	r3, [r7, #3]
  stts22h_software_reset_t software_reset;
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 801138c:	f107 020c 	add.w	r2, r7, #12
 8011390:	2301      	movs	r3, #1
 8011392:	2104      	movs	r1, #4
 8011394:	6878      	ldr	r0, [r7, #4]
 8011396:	f7ff ffa9 	bl	80112ec <stts22h_read_reg>
 801139a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 801139c:	697b      	ldr	r3, [r7, #20]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d107      	bne.n	80113b2 <stts22h_temp_data_rate_set+0x32>
  {
    ret = stts22h_read_reg(ctx, STTS22H_SOFTWARE_RESET,
 80113a2:	f107 0210 	add.w	r2, r7, #16
 80113a6:	2301      	movs	r3, #1
 80113a8:	210c      	movs	r1, #12
 80113aa:	6878      	ldr	r0, [r7, #4]
 80113ac:	f7ff ff9e 	bl	80112ec <stts22h_read_reg>
 80113b0:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&software_reset, 1);
  }

  if ((val == STTS22H_ONE_SHOT) && (ret == 0))
 80113b2:	78fb      	ldrb	r3, [r7, #3]
 80113b4:	2b01      	cmp	r3, #1
 80113b6:	d11d      	bne.n	80113f4 <stts22h_temp_data_rate_set+0x74>
 80113b8:	697b      	ldr	r3, [r7, #20]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d11a      	bne.n	80113f4 <stts22h_temp_data_rate_set+0x74>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 80113be:	7c3b      	ldrb	r3, [r7, #16]
 80113c0:	f043 0302 	orr.w	r3, r3, #2
 80113c4:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 80113c6:	f107 0210 	add.w	r2, r7, #16
 80113ca:	2301      	movs	r3, #1
 80113cc:	210c      	movs	r1, #12
 80113ce:	6878      	ldr	r0, [r7, #4]
 80113d0:	f7ff ffa4 	bl	801131c <stts22h_write_reg>
 80113d4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 80113d6:	697b      	ldr	r3, [r7, #20]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d10b      	bne.n	80113f4 <stts22h_temp_data_rate_set+0x74>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 80113dc:	7c3b      	ldrb	r3, [r7, #16]
 80113de:	f023 0302 	bic.w	r3, r3, #2
 80113e2:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 80113e4:	f107 0210 	add.w	r2, r7, #16
 80113e8:	2301      	movs	r3, #1
 80113ea:	210c      	movs	r1, #12
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f7ff ff95 	bl	801131c <stts22h_write_reg>
 80113f2:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (((val == STTS22H_25Hz)  || (val == STTS22H_50Hz)   ||
 80113f4:	78fb      	ldrb	r3, [r7, #3]
 80113f6:	2b02      	cmp	r3, #2
 80113f8:	d008      	beq.n	801140c <stts22h_temp_data_rate_set+0x8c>
 80113fa:	78fb      	ldrb	r3, [r7, #3]
 80113fc:	2b12      	cmp	r3, #18
 80113fe:	d005      	beq.n	801140c <stts22h_temp_data_rate_set+0x8c>
 8011400:	78fb      	ldrb	r3, [r7, #3]
 8011402:	2b22      	cmp	r3, #34	@ 0x22
 8011404:	d002      	beq.n	801140c <stts22h_temp_data_rate_set+0x8c>
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 8011406:	78fb      	ldrb	r3, [r7, #3]
 8011408:	2b32      	cmp	r3, #50	@ 0x32
 801140a:	d123      	bne.n	8011454 <stts22h_temp_data_rate_set+0xd4>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 801140c:	7b3b      	ldrb	r3, [r7, #12]
 801140e:	f003 0304 	and.w	r3, r3, #4
 8011412:	b2db      	uxtb	r3, r3
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 8011414:	2b00      	cmp	r3, #0
 8011416:	d11d      	bne.n	8011454 <stts22h_temp_data_rate_set+0xd4>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 8011418:	697b      	ldr	r3, [r7, #20]
 801141a:	2b00      	cmp	r3, #0
 801141c:	d11a      	bne.n	8011454 <stts22h_temp_data_rate_set+0xd4>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 801141e:	7c3b      	ldrb	r3, [r7, #16]
 8011420:	f043 0302 	orr.w	r3, r3, #2
 8011424:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8011426:	f107 0210 	add.w	r2, r7, #16
 801142a:	2301      	movs	r3, #1
 801142c:	210c      	movs	r1, #12
 801142e:	6878      	ldr	r0, [r7, #4]
 8011430:	f7ff ff74 	bl	801131c <stts22h_write_reg>
 8011434:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d10b      	bne.n	8011454 <stts22h_temp_data_rate_set+0xd4>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 801143c:	7c3b      	ldrb	r3, [r7, #16]
 801143e:	f023 0302 	bic.w	r3, r3, #2
 8011442:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8011444:	f107 0210 	add.w	r2, r7, #16
 8011448:	2301      	movs	r3, #1
 801144a:	210c      	movs	r1, #12
 801144c:	6878      	ldr	r0, [r7, #4]
 801144e:	f7ff ff65 	bl	801131c <stts22h_write_reg>
 8011452:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if ((val == STTS22H_1Hz) && (ret == 0))
 8011454:	78fb      	ldrb	r3, [r7, #3]
 8011456:	2b04      	cmp	r3, #4
 8011458:	d125      	bne.n	80114a6 <stts22h_temp_data_rate_set+0x126>
 801145a:	697b      	ldr	r3, [r7, #20]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d122      	bne.n	80114a6 <stts22h_temp_data_rate_set+0x126>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 8011460:	7c3b      	ldrb	r3, [r7, #16]
 8011462:	f043 0302 	orr.w	r3, r3, #2
 8011466:	743b      	strb	r3, [r7, #16]
    software_reset.low_odr_enable = PROPERTY_ENABLE;
 8011468:	7c3b      	ldrb	r3, [r7, #16]
 801146a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801146e:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8011470:	f107 0210 	add.w	r2, r7, #16
 8011474:	2301      	movs	r3, #1
 8011476:	210c      	movs	r1, #12
 8011478:	6878      	ldr	r0, [r7, #4]
 801147a:	f7ff ff4f 	bl	801131c <stts22h_write_reg>
 801147e:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 8011480:	697b      	ldr	r3, [r7, #20]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d10f      	bne.n	80114a6 <stts22h_temp_data_rate_set+0x126>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8011486:	7c3b      	ldrb	r3, [r7, #16]
 8011488:	f023 0302 	bic.w	r3, r3, #2
 801148c:	743b      	strb	r3, [r7, #16]
      software_reset.low_odr_enable = PROPERTY_ENABLE;
 801148e:	7c3b      	ldrb	r3, [r7, #16]
 8011490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011494:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8011496:	f107 0210 	add.w	r2, r7, #16
 801149a:	2301      	movs	r3, #1
 801149c:	210c      	movs	r1, #12
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f7ff ff3c 	bl	801131c <stts22h_write_reg>
 80114a4:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (ret == 0)
 80114a6:	697b      	ldr	r3, [r7, #20]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d12a      	bne.n	8011502 <stts22h_temp_data_rate_set+0x182>
  {
    ctrl.one_shot = (uint8_t)val & 0x01U;
 80114ac:	78fb      	ldrb	r3, [r7, #3]
 80114ae:	f003 0301 	and.w	r3, r3, #1
 80114b2:	b2da      	uxtb	r2, r3
 80114b4:	7b3b      	ldrb	r3, [r7, #12]
 80114b6:	f362 0300 	bfi	r3, r2, #0, #1
 80114ba:	733b      	strb	r3, [r7, #12]
    ctrl.freerun = ((uint8_t)val & 0x02U) >> 1;
 80114bc:	78fb      	ldrb	r3, [r7, #3]
 80114be:	085b      	lsrs	r3, r3, #1
 80114c0:	f003 0301 	and.w	r3, r3, #1
 80114c4:	b2da      	uxtb	r2, r3
 80114c6:	7b3b      	ldrb	r3, [r7, #12]
 80114c8:	f362 0382 	bfi	r3, r2, #2, #1
 80114cc:	733b      	strb	r3, [r7, #12]
    ctrl.low_odr_start = ((uint8_t)val & 0x04U) >> 2;
 80114ce:	78fb      	ldrb	r3, [r7, #3]
 80114d0:	089b      	lsrs	r3, r3, #2
 80114d2:	f003 0301 	and.w	r3, r3, #1
 80114d6:	b2da      	uxtb	r2, r3
 80114d8:	7b3b      	ldrb	r3, [r7, #12]
 80114da:	f362 13c7 	bfi	r3, r2, #7, #1
 80114de:	733b      	strb	r3, [r7, #12]
    ctrl.avg = ((uint8_t)val & 0x30U) >> 4;
 80114e0:	78fb      	ldrb	r3, [r7, #3]
 80114e2:	091b      	lsrs	r3, r3, #4
 80114e4:	f003 0303 	and.w	r3, r3, #3
 80114e8:	b2da      	uxtb	r2, r3
 80114ea:	7b3b      	ldrb	r3, [r7, #12]
 80114ec:	f362 1305 	bfi	r3, r2, #4, #2
 80114f0:	733b      	strb	r3, [r7, #12]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 80114f2:	f107 020c 	add.w	r2, r7, #12
 80114f6:	2301      	movs	r3, #1
 80114f8:	2104      	movs	r1, #4
 80114fa:	6878      	ldr	r0, [r7, #4]
 80114fc:	f7ff ff0e 	bl	801131c <stts22h_write_reg>
 8011500:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8011502:	697b      	ldr	r3, [r7, #20]
}
 8011504:	4618      	mov	r0, r3
 8011506:	3718      	adds	r7, #24
 8011508:	46bd      	mov	sp, r7
 801150a:	bd80      	pop	{r7, pc}

0801150c <stts22h_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 801150c:	b580      	push	{r7, lr}
 801150e:	b084      	sub	sp, #16
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
 8011514:	460b      	mov	r3, r1
 8011516:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8011518:	f107 0208 	add.w	r2, r7, #8
 801151c:	2301      	movs	r3, #1
 801151e:	2104      	movs	r1, #4
 8011520:	6878      	ldr	r0, [r7, #4]
 8011522:	f7ff fee3 	bl	80112ec <stts22h_read_reg>
 8011526:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	2b00      	cmp	r3, #0
 801152c:	d10f      	bne.n	801154e <stts22h_block_data_update_set+0x42>
  {
    ctrl.bdu = val;
 801152e:	78fb      	ldrb	r3, [r7, #3]
 8011530:	f003 0301 	and.w	r3, r3, #1
 8011534:	b2da      	uxtb	r2, r3
 8011536:	7a3b      	ldrb	r3, [r7, #8]
 8011538:	f362 1386 	bfi	r3, r2, #6, #1
 801153c:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 801153e:	f107 0208 	add.w	r2, r7, #8
 8011542:	2301      	movs	r3, #1
 8011544:	2104      	movs	r1, #4
 8011546:	6878      	ldr	r0, [r7, #4]
 8011548:	f7ff fee8 	bl	801131c <stts22h_write_reg>
 801154c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 801154e:	68fb      	ldr	r3, [r7, #12]
}
 8011550:	4618      	mov	r0, r3
 8011552:	3710      	adds	r7, #16
 8011554:	46bd      	mov	sp, r7
 8011556:	bd80      	pop	{r7, pc}

08011558 <stts22h_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b084      	sub	sp, #16
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
 8011560:	6039      	str	r1, [r7, #0]
  stts22h_status_t status;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_STATUS, (uint8_t *)&status, 1);
 8011562:	f107 0208 	add.w	r2, r7, #8
 8011566:	2301      	movs	r3, #1
 8011568:	2105      	movs	r1, #5
 801156a:	6878      	ldr	r0, [r7, #4]
 801156c:	f7ff febe 	bl	80112ec <stts22h_read_reg>
 8011570:	60f8      	str	r0, [r7, #12]

  if (status.busy == PROPERTY_DISABLE)
 8011572:	7a3b      	ldrb	r3, [r7, #8]
 8011574:	f003 0301 	and.w	r3, r3, #1
 8011578:	b2db      	uxtb	r3, r3
 801157a:	2b00      	cmp	r3, #0
 801157c:	d103      	bne.n	8011586 <stts22h_temp_flag_data_ready_get+0x2e>
  {
    *val = PROPERTY_ENABLE;
 801157e:	683b      	ldr	r3, [r7, #0]
 8011580:	2201      	movs	r2, #1
 8011582:	701a      	strb	r2, [r3, #0]
 8011584:	e002      	b.n	801158c <stts22h_temp_flag_data_ready_get+0x34>
  }

  else
  {
    *val = PROPERTY_DISABLE;
 8011586:	683b      	ldr	r3, [r7, #0]
 8011588:	2200      	movs	r2, #0
 801158a:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 801158c:	68fb      	ldr	r3, [r7, #12]
}
 801158e:	4618      	mov	r0, r3
 8011590:	3710      	adds	r7, #16
 8011592:	46bd      	mov	sp, r7
 8011594:	bd80      	pop	{r7, pc}

08011596 <stts22h_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8011596:	b580      	push	{r7, lr}
 8011598:	b084      	sub	sp, #16
 801159a:	af00      	add	r7, sp, #0
 801159c:	6078      	str	r0, [r7, #4]
 801159e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_TEMP_L_OUT, buff, 2);
 80115a0:	f107 0208 	add.w	r2, r7, #8
 80115a4:	2302      	movs	r3, #2
 80115a6:	2106      	movs	r1, #6
 80115a8:	6878      	ldr	r0, [r7, #4]
 80115aa:	f7ff fe9f 	bl	80112ec <stts22h_read_reg>
 80115ae:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 80115b0:	7a7b      	ldrb	r3, [r7, #9]
 80115b2:	b21a      	sxth	r2, r3
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 80115b8:	683b      	ldr	r3, [r7, #0]
 80115ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80115be:	b29b      	uxth	r3, r3
 80115c0:	021b      	lsls	r3, r3, #8
 80115c2:	b29b      	uxth	r3, r3
 80115c4:	7a3a      	ldrb	r2, [r7, #8]
 80115c6:	4413      	add	r3, r2
 80115c8:	b29b      	uxth	r3, r3
 80115ca:	b21a      	sxth	r2, r3
 80115cc:	683b      	ldr	r3, [r7, #0]
 80115ce:	801a      	strh	r2, [r3, #0]

  return ret;
 80115d0:	68fb      	ldr	r3, [r7, #12]
}
 80115d2:	4618      	mov	r0, r3
 80115d4:	3710      	adds	r7, #16
 80115d6:	46bd      	mov	sp, r7
 80115d8:	bd80      	pop	{r7, pc}

080115da <stts22h_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_dev_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80115da:	b580      	push	{r7, lr}
 80115dc:	b084      	sub	sp, #16
 80115de:	af00      	add	r7, sp, #0
 80115e0:	6078      	str	r0, [r7, #4]
 80115e2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_WHOAMI, buff, 1);
 80115e4:	2301      	movs	r3, #1
 80115e6:	683a      	ldr	r2, [r7, #0]
 80115e8:	2101      	movs	r1, #1
 80115ea:	6878      	ldr	r0, [r7, #4]
 80115ec:	f7ff fe7e 	bl	80112ec <stts22h_read_reg>
 80115f0:	60f8      	str	r0, [r7, #12]

  return ret;
 80115f2:	68fb      	ldr	r3, [r7, #12]
}
 80115f4:	4618      	mov	r0, r3
 80115f6:	3710      	adds	r7, #16
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bd80      	pop	{r7, pc}

080115fc <stts22h_auto_increment_set>:
  * @param  val    Change the values of "if_add_inc" in reg STTS22H.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80115fc:	b580      	push	{r7, lr}
 80115fe:	b084      	sub	sp, #16
 8011600:	af00      	add	r7, sp, #0
 8011602:	6078      	str	r0, [r7, #4]
 8011604:	460b      	mov	r3, r1
 8011606:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8011608:	f107 0208 	add.w	r2, r7, #8
 801160c:	2301      	movs	r3, #1
 801160e:	2104      	movs	r1, #4
 8011610:	6878      	ldr	r0, [r7, #4]
 8011612:	f7ff fe6b 	bl	80112ec <stts22h_read_reg>
 8011616:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8011618:	68fb      	ldr	r3, [r7, #12]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d10f      	bne.n	801163e <stts22h_auto_increment_set+0x42>
  {
    ctrl.if_add_inc = (uint8_t)val;
 801161e:	78fb      	ldrb	r3, [r7, #3]
 8011620:	f003 0301 	and.w	r3, r3, #1
 8011624:	b2da      	uxtb	r2, r3
 8011626:	7a3b      	ldrb	r3, [r7, #8]
 8011628:	f362 03c3 	bfi	r3, r2, #3, #1
 801162c:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 801162e:	f107 0208 	add.w	r2, r7, #8
 8011632:	2301      	movs	r3, #1
 8011634:	2104      	movs	r1, #4
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f7ff fe70 	bl	801131c <stts22h_write_reg>
 801163c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 801163e:	68fb      	ldr	r3, [r7, #12]
}
 8011640:	4618      	mov	r0, r3
 8011642:	3710      	adds	r7, #16
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}

08011648 <Custom_STM_App_Notification>:

/* Functions Definition ------------------------------------------------------*/


void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b082      	sub	sp, #8
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
  switch (pNotification->Custom_Evt_Opcode)
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	781b      	ldrb	r3, [r3, #0]
 8011654:	2b05      	cmp	r3, #5
 8011656:	d829      	bhi.n	80116ac <Custom_STM_App_Notification+0x64>
 8011658:	a201      	add	r2, pc, #4	@ (adr r2, 8011660 <Custom_STM_App_Notification+0x18>)
 801165a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801165e:	bf00      	nop
 8011660:	08011679 	.word	0x08011679
 8011664:	0801167f 	.word	0x0801167f
 8011668:	0801168b 	.word	0x0801168b
 801166c:	08011693 	.word	0x08011693
 8011670:	08011699 	.word	0x08011699
 8011674:	080116a5 	.word	0x080116a5
  {
    case CUSTOM_STM_TEMP_VAL_READ_EVT:
      Custom_Temp_val_Update_Char();
 8011678:	f000 f8c4 	bl	8011804 <Custom_Temp_val_Update_Char>
      break;
 801167c:	e017      	b.n	80116ae <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_TEMP_VAL_NOTIFY_ENABLED_EVT:
      Custom_App_Context.Temp_val_Notification_Status = 1;
 801167e:	4b0e      	ldr	r3, [pc, #56]	@ (80116b8 <Custom_STM_App_Notification+0x70>)
 8011680:	2201      	movs	r2, #1
 8011682:	701a      	strb	r2, [r3, #0]
      Custom_Temp_val_Send_Notification();
 8011684:	f000 f8e0 	bl	8011848 <Custom_Temp_val_Send_Notification>
      break;
 8011688:	e011      	b.n	80116ae <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_TEMP_VAL_NOTIFY_DISABLED_EVT:
      Custom_App_Context.Temp_val_Notification_Status = 0;
 801168a:	4b0b      	ldr	r3, [pc, #44]	@ (80116b8 <Custom_STM_App_Notification+0x70>)
 801168c:	2200      	movs	r2, #0
 801168e:	701a      	strb	r2, [r3, #0]
      break;
 8011690:	e00d      	b.n	80116ae <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_EQ_ANOM_READ_EVT:
      Custom_Eq_anom_Update_Char();
 8011692:	f000 f901 	bl	8011898 <Custom_Eq_anom_Update_Char>
      break;
 8011696:	e00a      	b.n	80116ae <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_EQ_ANOM_NOTIFY_ENABLED_EVT:
      Custom_App_Context.Eq_anom_Notification_Status = 1;
 8011698:	4b07      	ldr	r3, [pc, #28]	@ (80116b8 <Custom_STM_App_Notification+0x70>)
 801169a:	2201      	movs	r2, #1
 801169c:	705a      	strb	r2, [r3, #1]
      Custom_Eq_anom_Send_Notification();
 801169e:	f000 f911 	bl	80118c4 <Custom_Eq_anom_Send_Notification>
      break;
 80116a2:	e004      	b.n	80116ae <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_EQ_ANOM_NOTIFY_DISABLED_EVT:
      Custom_App_Context.Eq_anom_Notification_Status = 0;
 80116a4:	4b04      	ldr	r3, [pc, #16]	@ (80116b8 <Custom_STM_App_Notification+0x70>)
 80116a6:	2200      	movs	r2, #0
 80116a8:	705a      	strb	r2, [r3, #1]
      break;
 80116aa:	e000      	b.n	80116ae <Custom_STM_App_Notification+0x66>

    default:
      break;
 80116ac:	bf00      	nop
  }
}
 80116ae:	bf00      	nop
 80116b0:	3708      	adds	r7, #8
 80116b2:	46bd      	mov	sp, r7
 80116b4:	bd80      	pop	{r7, pc}
 80116b6:	bf00      	nop
 80116b8:	20000e54 	.word	0x20000e54

080116bc <Custom_APP_Notification>:


void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b082      	sub	sp, #8
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	6078      	str	r0, [r7, #4]
  switch (pNotification->Custom_Evt_Opcode)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	781b      	ldrb	r3, [r3, #0]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d002      	beq.n	80116d2 <Custom_APP_Notification+0x16>
 80116cc:	2b01      	cmp	r3, #1
 80116ce:	d010      	beq.n	80116f2 <Custom_APP_Notification+0x36>
      Custom_App_Context.Temp_val_Notification_Status = 0;
      Custom_App_Context.Eq_anom_Notification_Status  = 0;
      break;

    default:
      break;
 80116d0:	e01c      	b.n	801170c <Custom_APP_Notification+0x50>
      Custom_App_Context.ConnectionHandle = pNotification->ConnectionHandle;
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	885a      	ldrh	r2, [r3, #2]
 80116d6:	4b0f      	ldr	r3, [pc, #60]	@ (8011714 <Custom_APP_Notification+0x58>)
 80116d8:	805a      	strh	r2, [r3, #2]
      Connection_Handle = pNotification->ConnectionHandle;
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	885a      	ldrh	r2, [r3, #2]
 80116de:	4b0e      	ldr	r3, [pc, #56]	@ (8011718 <Custom_APP_Notification+0x5c>)
 80116e0:	801a      	strh	r2, [r3, #0]
      s_last_temp_notify_ms = HAL_GetTick();
 80116e2:	f7f3 fbcf 	bl	8004e84 <HAL_GetTick>
 80116e6:	4603      	mov	r3, r0
 80116e8:	4a0c      	ldr	r2, [pc, #48]	@ (801171c <Custom_APP_Notification+0x60>)
 80116ea:	6013      	str	r3, [r2, #0]
      STTS22H_InitOnce();
 80116ec:	f000 f918 	bl	8011920 <STTS22H_InitOnce>
      break;
 80116f0:	e00c      	b.n	801170c <Custom_APP_Notification+0x50>
      Custom_App_Context.ConnectionHandle = 0;
 80116f2:	4b08      	ldr	r3, [pc, #32]	@ (8011714 <Custom_APP_Notification+0x58>)
 80116f4:	2200      	movs	r2, #0
 80116f6:	805a      	strh	r2, [r3, #2]
      Connection_Handle = 0;
 80116f8:	4b07      	ldr	r3, [pc, #28]	@ (8011718 <Custom_APP_Notification+0x5c>)
 80116fa:	2200      	movs	r2, #0
 80116fc:	801a      	strh	r2, [r3, #0]
      Custom_App_Context.Temp_val_Notification_Status = 0;
 80116fe:	4b05      	ldr	r3, [pc, #20]	@ (8011714 <Custom_APP_Notification+0x58>)
 8011700:	2200      	movs	r2, #0
 8011702:	701a      	strb	r2, [r3, #0]
      Custom_App_Context.Eq_anom_Notification_Status  = 0;
 8011704:	4b03      	ldr	r3, [pc, #12]	@ (8011714 <Custom_APP_Notification+0x58>)
 8011706:	2200      	movs	r2, #0
 8011708:	705a      	strb	r2, [r3, #1]
      break;
 801170a:	bf00      	nop
  }
}
 801170c:	bf00      	nop
 801170e:	3708      	adds	r7, #8
 8011710:	46bd      	mov	sp, r7
 8011712:	bd80      	pop	{r7, pc}
 8011714:	20000e54 	.word	0x20000e54
 8011718:	20000e58 	.word	0x20000e58
 801171c:	20000e44 	.word	0x20000e44

08011720 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 8011720:	b580      	push	{r7, lr}
 8011722:	af00      	add	r7, sp, #0
  Custom_App_Context.Temp_val_Notification_Status = 0;
 8011724:	4b0c      	ldr	r3, [pc, #48]	@ (8011758 <Custom_APP_Init+0x38>)
 8011726:	2200      	movs	r2, #0
 8011728:	701a      	strb	r2, [r3, #0]
  Custom_App_Context.Eq_anom_Notification_Status  = 0;
 801172a:	4b0b      	ldr	r3, [pc, #44]	@ (8011758 <Custom_APP_Init+0x38>)
 801172c:	2200      	movs	r2, #0
 801172e:	705a      	strb	r2, [r3, #1]
  Custom_App_Context.ConnectionHandle             = 0;
 8011730:	4b09      	ldr	r3, [pc, #36]	@ (8011758 <Custom_APP_Init+0x38>)
 8011732:	2200      	movs	r2, #0
 8011734:	805a      	strh	r2, [r3, #2]
  Connection_Handle                               = 0;
 8011736:	4b09      	ldr	r3, [pc, #36]	@ (801175c <Custom_APP_Init+0x3c>)
 8011738:	2200      	movs	r2, #0
 801173a:	801a      	strh	r2, [r3, #0]

  s_last_temp_notify_ms = HAL_GetTick();
 801173c:	f7f3 fba2 	bl	8004e84 <HAL_GetTick>
 8011740:	4603      	mov	r3, r0
 8011742:	4a07      	ldr	r2, [pc, #28]	@ (8011760 <Custom_APP_Init+0x40>)
 8011744:	6013      	str	r3, [r2, #0]
  STTS22H_InitOnce();
 8011746:	f000 f8eb 	bl	8011920 <STTS22H_InitOnce>
  Custom_STM_Init();
 801174a:	f000 fb8f 	bl	8011e6c <Custom_STM_Init>
  BlueST_Init();
 801174e:	f7ff fc83 	bl	8011058 <BlueST_Init>
}
 8011752:	bf00      	nop
 8011754:	bd80      	pop	{r7, pc}
 8011756:	bf00      	nop
 8011758:	20000e54 	.word	0x20000e54
 801175c:	20000e58 	.word	0x20000e58
 8011760:	20000e44 	.word	0x20000e44

08011764 <Custom_APP_Process>:

/* USER CODE BEGIN FD */
void Custom_APP_Process(void)
{
 8011764:	b580      	push	{r7, lr}
 8011766:	af00      	add	r7, sp, #0
  Custom_TempNotify_Second();
 8011768:	f000 f8c2 	bl	80118f0 <Custom_TempNotify_Second>
  NEAI_Process();
 801176c:	f7f0 fda6 	bl	80022bc <NEAI_Process>
}
 8011770:	bf00      	nop
 8011772:	bd80      	pop	{r7, pc}

08011774 <Custom_APP_Send_Anomaly>:
 *        Payload: [0]=is_anom (0=ok, 1=terremoto rilevato), [1]=similarity (0..100).
 *        Se similarity=100 in learn = apprendimento completato. Se is_anom=1 = anomalia (terremoto).
 *        Si invia sempre update + notify esplicita al client connesso cos lapp riceve subito il valore.
 */
void Custom_APP_Send_Anomaly(uint8_t is_anom, uint8_t similarity, uint8_t dyn_scaled)
{
 8011774:	b580      	push	{r7, lr}
 8011776:	b084      	sub	sp, #16
 8011778:	af02      	add	r7, sp, #8
 801177a:	4603      	mov	r3, r0
 801177c:	71fb      	strb	r3, [r7, #7]
 801177e:	460b      	mov	r3, r1
 8011780:	71bb      	strb	r3, [r7, #6]
 8011782:	4613      	mov	r3, r2
 8011784:	717b      	strb	r3, [r7, #5]
  s_last_anom = is_anom;
 8011786:	4a1b      	ldr	r2, [pc, #108]	@ (80117f4 <Custom_APP_Send_Anomaly+0x80>)
 8011788:	79fb      	ldrb	r3, [r7, #7]
 801178a:	7013      	strb	r3, [r2, #0]
  s_last_sim  = similarity;
 801178c:	4a1a      	ldr	r2, [pc, #104]	@ (80117f8 <Custom_APP_Send_Anomaly+0x84>)
 801178e:	79bb      	ldrb	r3, [r7, #6]
 8011790:	7013      	strb	r3, [r2, #0]

  // Red LED on if an anomaly is detected
  if (is_anom != 0u)
 8011792:	79fb      	ldrb	r3, [r7, #7]
 8011794:	2b00      	cmp	r3, #0
 8011796:	d006      	beq.n	80117a6 <Custom_APP_Send_Anomaly+0x32>
  {
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8011798:	2201      	movs	r2, #1
 801179a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801179e:	4817      	ldr	r0, [pc, #92]	@ (80117fc <Custom_APP_Send_Anomaly+0x88>)
 80117a0:	f7f5 fe02 	bl	80073a8 <HAL_GPIO_WritePin>
 80117a4:	e005      	b.n	80117b2 <Custom_APP_Send_Anomaly+0x3e>
  }
  else
  {
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80117a6:	2200      	movs	r2, #0
 80117a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80117ac:	4813      	ldr	r0, [pc, #76]	@ (80117fc <Custom_APP_Send_Anomaly+0x88>)
 80117ae:	f7f5 fdfb 	bl	80073a8 <HAL_GPIO_WritePin>
  }

  (void)dyn_scaled;
  s_anom_buf[0] = s_last_anom;
 80117b2:	4b10      	ldr	r3, [pc, #64]	@ (80117f4 <Custom_APP_Send_Anomaly+0x80>)
 80117b4:	781a      	ldrb	r2, [r3, #0]
 80117b6:	4b12      	ldr	r3, [pc, #72]	@ (8011800 <Custom_APP_Send_Anomaly+0x8c>)
 80117b8:	701a      	strb	r2, [r3, #0]
  s_anom_buf[1] = s_last_sim;
 80117ba:	4b0f      	ldr	r3, [pc, #60]	@ (80117f8 <Custom_APP_Send_Anomaly+0x84>)
 80117bc:	781a      	ldrb	r2, [r3, #0]
 80117be:	4b10      	ldr	r3, [pc, #64]	@ (8011800 <Custom_APP_Send_Anomaly+0x8c>)
 80117c0:	705a      	strb	r2, [r3, #1]

  (void)Custom_STM_Update_Char(CUSTOM_STM_EQ_ANOM, s_anom_buf);
 80117c2:	490f      	ldr	r1, [pc, #60]	@ (8011800 <Custom_APP_Send_Anomaly+0x8c>)
 80117c4:	2001      	movs	r0, #1
 80117c6:	f000 fc93 	bl	80120f0 <Custom_STM_Update_Char>

  // BlueST AD feature 
  BlueST_Update_AD(0x02u, 0x00u, 0x64u, s_last_anom ? 0x01u : 0x00u, s_last_sim);
 80117ca:	4b0a      	ldr	r3, [pc, #40]	@ (80117f4 <Custom_APP_Send_Anomaly+0x80>)
 80117cc:	781b      	ldrb	r3, [r3, #0]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d001      	beq.n	80117d6 <Custom_APP_Send_Anomaly+0x62>
 80117d2:	2201      	movs	r2, #1
 80117d4:	e000      	b.n	80117d8 <Custom_APP_Send_Anomaly+0x64>
 80117d6:	2200      	movs	r2, #0
 80117d8:	4b07      	ldr	r3, [pc, #28]	@ (80117f8 <Custom_APP_Send_Anomaly+0x84>)
 80117da:	781b      	ldrb	r3, [r3, #0]
 80117dc:	9300      	str	r3, [sp, #0]
 80117de:	4613      	mov	r3, r2
 80117e0:	2264      	movs	r2, #100	@ 0x64
 80117e2:	2100      	movs	r1, #0
 80117e4:	2002      	movs	r0, #2
 80117e6:	f7ff fd2f 	bl	8011248 <BlueST_Update_AD>

}
 80117ea:	bf00      	nop
 80117ec:	3708      	adds	r7, #8
 80117ee:	46bd      	mov	sp, r7
 80117f0:	bd80      	pop	{r7, pc}
 80117f2:	bf00      	nop
 80117f4:	20000e48 	.word	0x20000e48
 80117f8:	20000e49 	.word	0x20000e49
 80117fc:	48000c00 	.word	0x48000c00
 8011800:	20000e50 	.word	0x20000e50

08011804 <Custom_Temp_val_Update_Char>:
/*************************************************************
 * LOCAL FUNCTIONS
 *************************************************************/

__USED void Custom_Temp_val_Update_Char(void)
{
 8011804:	b580      	push	{r7, lr}
 8011806:	b082      	sub	sp, #8
 8011808:	af00      	add	r7, sp, #0
  float tC = STTS22H_ReadTempC();
 801180a:	f000 f8d9 	bl	80119c0 <STTS22H_ReadTempC>
 801180e:	ed87 0a01 	vstr	s0, [r7, #4]
  int16_t t10 = (int16_t)(tC * 10.0f);
 8011812:	edd7 7a01 	vldr	s15, [r7, #4]
 8011816:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 801181a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801181e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011822:	ee17 3a90 	vmov	r3, s15
 8011826:	807b      	strh	r3, [r7, #2]

  // Custom GATT + BlueST use 0.1C
  pack_i16_be(s_temp_buf, t10);
 8011828:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801182c:	4619      	mov	r1, r3
 801182e:	4805      	ldr	r0, [pc, #20]	@ (8011844 <Custom_Temp_val_Update_Char+0x40>)
 8011830:	f000 f9c5 	bl	8011bbe <pack_i16_be>
  (void)Custom_STM_Update_Char(CUSTOM_STM_TEMP_VAL, s_temp_buf);
 8011834:	4903      	ldr	r1, [pc, #12]	@ (8011844 <Custom_Temp_val_Update_Char+0x40>)
 8011836:	2000      	movs	r0, #0
 8011838:	f000 fc5a 	bl	80120f0 <Custom_STM_Update_Char>
}
 801183c:	bf00      	nop
 801183e:	3708      	adds	r7, #8
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}
 8011844:	20000e4c 	.word	0x20000e4c

08011848 <Custom_Temp_val_Send_Notification>:

void Custom_Temp_val_Send_Notification(void)
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b082      	sub	sp, #8
 801184c:	af00      	add	r7, sp, #0
  float tC = STTS22H_ReadTempC();
 801184e:	f000 f8b7 	bl	80119c0 <STTS22H_ReadTempC>
 8011852:	ed87 0a01 	vstr	s0, [r7, #4]
  int16_t t10 = (int16_t)(tC * 10.0f);
 8011856:	edd7 7a01 	vldr	s15, [r7, #4]
 801185a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 801185e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011866:	ee17 3a90 	vmov	r3, s15
 801186a:	807b      	strh	r3, [r7, #2]

  // Custom GATT + BlueST use 0.1C
  pack_i16_be(s_temp_buf, t10);
 801186c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011870:	4619      	mov	r1, r3
 8011872:	4808      	ldr	r0, [pc, #32]	@ (8011894 <Custom_Temp_val_Send_Notification+0x4c>)
 8011874:	f000 f9a3 	bl	8011bbe <pack_i16_be>
  (void)Custom_STM_Update_Char(CUSTOM_STM_TEMP_VAL, s_temp_buf);
 8011878:	4906      	ldr	r1, [pc, #24]	@ (8011894 <Custom_Temp_val_Send_Notification+0x4c>)
 801187a:	2000      	movs	r0, #0
 801187c:	f000 fc38 	bl	80120f0 <Custom_STM_Update_Char>
  // BlueST Environmental: Temp in 0.1C
  BlueST_Update_Env(t10);
 8011880:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011884:	4618      	mov	r0, r3
 8011886:	f7ff fc9d 	bl	80111c4 <BlueST_Update_Env>
}
 801188a:	bf00      	nop
 801188c:	3708      	adds	r7, #8
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	20000e4c 	.word	0x20000e4c

08011898 <Custom_Eq_anom_Update_Char>:

__USED void Custom_Eq_anom_Update_Char(void)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	af00      	add	r7, sp, #0
  s_anom_buf[0] = s_last_anom;
 801189c:	4b06      	ldr	r3, [pc, #24]	@ (80118b8 <Custom_Eq_anom_Update_Char+0x20>)
 801189e:	781a      	ldrb	r2, [r3, #0]
 80118a0:	4b06      	ldr	r3, [pc, #24]	@ (80118bc <Custom_Eq_anom_Update_Char+0x24>)
 80118a2:	701a      	strb	r2, [r3, #0]
  s_anom_buf[1] = s_last_sim;
 80118a4:	4b06      	ldr	r3, [pc, #24]	@ (80118c0 <Custom_Eq_anom_Update_Char+0x28>)
 80118a6:	781a      	ldrb	r2, [r3, #0]
 80118a8:	4b04      	ldr	r3, [pc, #16]	@ (80118bc <Custom_Eq_anom_Update_Char+0x24>)
 80118aa:	705a      	strb	r2, [r3, #1]

  (void)Custom_STM_Update_Char(CUSTOM_STM_EQ_ANOM, s_anom_buf);
 80118ac:	4903      	ldr	r1, [pc, #12]	@ (80118bc <Custom_Eq_anom_Update_Char+0x24>)
 80118ae:	2001      	movs	r0, #1
 80118b0:	f000 fc1e 	bl	80120f0 <Custom_STM_Update_Char>
}
 80118b4:	bf00      	nop
 80118b6:	bd80      	pop	{r7, pc}
 80118b8:	20000e48 	.word	0x20000e48
 80118bc:	20000e50 	.word	0x20000e50
 80118c0:	20000e49 	.word	0x20000e49

080118c4 <Custom_Eq_anom_Send_Notification>:

void Custom_Eq_anom_Send_Notification(void)
{
 80118c4:	b580      	push	{r7, lr}
 80118c6:	af00      	add	r7, sp, #0
  s_anom_buf[0] = s_last_anom;
 80118c8:	4b06      	ldr	r3, [pc, #24]	@ (80118e4 <Custom_Eq_anom_Send_Notification+0x20>)
 80118ca:	781a      	ldrb	r2, [r3, #0]
 80118cc:	4b06      	ldr	r3, [pc, #24]	@ (80118e8 <Custom_Eq_anom_Send_Notification+0x24>)
 80118ce:	701a      	strb	r2, [r3, #0]
  s_anom_buf[1] = s_last_sim;
 80118d0:	4b06      	ldr	r3, [pc, #24]	@ (80118ec <Custom_Eq_anom_Send_Notification+0x28>)
 80118d2:	781a      	ldrb	r2, [r3, #0]
 80118d4:	4b04      	ldr	r3, [pc, #16]	@ (80118e8 <Custom_Eq_anom_Send_Notification+0x24>)
 80118d6:	705a      	strb	r2, [r3, #1]
  (void)Custom_STM_Update_Char(CUSTOM_STM_EQ_ANOM, s_anom_buf);
 80118d8:	4903      	ldr	r1, [pc, #12]	@ (80118e8 <Custom_Eq_anom_Send_Notification+0x24>)
 80118da:	2001      	movs	r0, #1
 80118dc:	f000 fc08 	bl	80120f0 <Custom_STM_Update_Char>
}
 80118e0:	bf00      	nop
 80118e2:	bd80      	pop	{r7, pc}
 80118e4:	20000e48 	.word	0x20000e48
 80118e8:	20000e50 	.word	0x20000e50
 80118ec:	20000e49 	.word	0x20000e49

080118f0 <Custom_TempNotify_Second>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Custom_TempNotify_Second(void)
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b082      	sub	sp, #8
 80118f4:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 80118f6:	f7f3 fac5 	bl	8004e84 <HAL_GetTick>
 80118fa:	6078      	str	r0, [r7, #4]
  if ((now - s_last_temp_notify_ms) >= TEMP_NOTIFY_PERIOD_MS)
 80118fc:	4b07      	ldr	r3, [pc, #28]	@ (801191c <Custom_TempNotify_Second+0x2c>)
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	687a      	ldr	r2, [r7, #4]
 8011902:	1ad3      	subs	r3, r2, r3
 8011904:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011908:	d304      	bcc.n	8011914 <Custom_TempNotify_Second+0x24>
  {
    s_last_temp_notify_ms = now;
 801190a:	4a04      	ldr	r2, [pc, #16]	@ (801191c <Custom_TempNotify_Second+0x2c>)
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	6013      	str	r3, [r2, #0]
    Custom_Temp_val_Send_Notification();
 8011910:	f7ff ff9a 	bl	8011848 <Custom_Temp_val_Send_Notification>
  }
}
 8011914:	bf00      	nop
 8011916:	3708      	adds	r7, #8
 8011918:	46bd      	mov	sp, r7
 801191a:	bd80      	pop	{r7, pc}
 801191c:	20000e44 	.word	0x20000e44

08011920 <STTS22H_InitOnce>:

/* ---- STTS22H low-level ---- */
static void STTS22H_InitOnce(void)
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b082      	sub	sp, #8
 8011924:	af00      	add	r7, sp, #0
  if (s_stts22h_inited)
 8011926:	4b1f      	ldr	r3, [pc, #124]	@ (80119a4 <STTS22H_InitOnce+0x84>)
 8011928:	781b      	ldrb	r3, [r3, #0]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d134      	bne.n	8011998 <STTS22H_InitOnce+0x78>
  {
    return;
  }

  if (STTS22H_Probe() != 0)
 801192e:	f000 f9a1 	bl	8011c74 <STTS22H_Probe>
 8011932:	4603      	mov	r3, r0
 8011934:	2b00      	cmp	r3, #0
 8011936:	d131      	bne.n	801199c <STTS22H_InitOnce+0x7c>
  {
    return;
  }

  s_stts22h_ctx.write_reg = stts22h_platform_write;
 8011938:	4b1b      	ldr	r3, [pc, #108]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 801193a:	4a1c      	ldr	r2, [pc, #112]	@ (80119ac <STTS22H_InitOnce+0x8c>)
 801193c:	601a      	str	r2, [r3, #0]
  s_stts22h_ctx.read_reg  = stts22h_platform_read;
 801193e:	4b1a      	ldr	r3, [pc, #104]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 8011940:	4a1b      	ldr	r2, [pc, #108]	@ (80119b0 <STTS22H_InitOnce+0x90>)
 8011942:	605a      	str	r2, [r3, #4]
  s_stts22h_ctx.mdelay    = stts22h_platform_delay;
 8011944:	4b18      	ldr	r3, [pc, #96]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 8011946:	4a1b      	ldr	r2, [pc, #108]	@ (80119b4 <STTS22H_InitOnce+0x94>)
 8011948:	609a      	str	r2, [r3, #8]
  s_stts22h_ctx.handle    = &s_stts22h_bus;
 801194a:	4b17      	ldr	r3, [pc, #92]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 801194c:	4a1a      	ldr	r2, [pc, #104]	@ (80119b8 <STTS22H_InitOnce+0x98>)
 801194e:	60da      	str	r2, [r3, #12]

  uint8_t id = 0;
 8011950:	2300      	movs	r3, #0
 8011952:	71fb      	strb	r3, [r7, #7]
  (void)stts22h_dev_id_get(&s_stts22h_ctx, &id);
 8011954:	1dfb      	adds	r3, r7, #7
 8011956:	4619      	mov	r1, r3
 8011958:	4813      	ldr	r0, [pc, #76]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 801195a:	f7ff fe3e 	bl	80115da <stts22h_dev_id_get>
  if (id != STTS22H_ID)
 801195e:	79fb      	ldrb	r3, [r7, #7]
 8011960:	2ba0      	cmp	r3, #160	@ 0xa0
 8011962:	d006      	beq.n	8011972 <STTS22H_InitOnce+0x52>
  {
    s_stts22h_inited = 0;
 8011964:	4b0f      	ldr	r3, [pc, #60]	@ (80119a4 <STTS22H_InitOnce+0x84>)
 8011966:	2200      	movs	r2, #0
 8011968:	701a      	strb	r2, [r3, #0]
    s_stts22h_found  = 0;
 801196a:	4b14      	ldr	r3, [pc, #80]	@ (80119bc <STTS22H_InitOnce+0x9c>)
 801196c:	2200      	movs	r2, #0
 801196e:	701a      	strb	r2, [r3, #0]
    return;
 8011970:	e015      	b.n	801199e <STTS22H_InitOnce+0x7e>
  }

  (void)stts22h_block_data_update_set(&s_stts22h_ctx, PROPERTY_ENABLE);
 8011972:	2101      	movs	r1, #1
 8011974:	480c      	ldr	r0, [pc, #48]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 8011976:	f7ff fdc9 	bl	801150c <stts22h_block_data_update_set>
  (void)stts22h_auto_increment_set(&s_stts22h_ctx, PROPERTY_ENABLE);
 801197a:	2101      	movs	r1, #1
 801197c:	480a      	ldr	r0, [pc, #40]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 801197e:	f7ff fe3d 	bl	80115fc <stts22h_auto_increment_set>

  (void)stts22h_temp_data_rate_set(&s_stts22h_ctx, STTS22H_25Hz);
 8011982:	2102      	movs	r1, #2
 8011984:	4808      	ldr	r0, [pc, #32]	@ (80119a8 <STTS22H_InitOnce+0x88>)
 8011986:	f7ff fcfb 	bl	8011380 <stts22h_temp_data_rate_set>

  stts22h_platform_delay(20);
 801198a:	2014      	movs	r0, #20
 801198c:	f000 f90c 	bl	8011ba8 <stts22h_platform_delay>

  s_stts22h_inited = 1;
 8011990:	4b04      	ldr	r3, [pc, #16]	@ (80119a4 <STTS22H_InitOnce+0x84>)
 8011992:	2201      	movs	r2, #1
 8011994:	701a      	strb	r2, [r3, #0]
 8011996:	e002      	b.n	801199e <STTS22H_InitOnce+0x7e>
    return;
 8011998:	bf00      	nop
 801199a:	e000      	b.n	801199e <STTS22H_InitOnce+0x7e>
    return;
 801199c:	bf00      	nop
} // Taken from FP-AI-PDMWBSOC2 firmware (drivers)
 801199e:	3708      	adds	r7, #8
 80119a0:	46bd      	mov	sp, r7
 80119a2:	bd80      	pop	{r7, pc}
 80119a4:	20000e40 	.word	0x20000e40
 80119a8:	20000e28 	.word	0x20000e28
 80119ac:	08011abd 	.word	0x08011abd
 80119b0:	08011b33 	.word	0x08011b33
 80119b4:	08011ba9 	.word	0x08011ba9
 80119b8:	20000e38 	.word	0x20000e38
 80119bc:	20000e41 	.word	0x20000e41

080119c0 <STTS22H_ReadTempC>:

static float STTS22H_ReadTempC(void)
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b086      	sub	sp, #24
 80119c4:	af00      	add	r7, sp, #0
  if (!s_stts22h_inited)
 80119c6:	4b38      	ldr	r3, [pc, #224]	@ (8011aa8 <STTS22H_ReadTempC+0xe8>)
 80119c8:	781b      	ldrb	r3, [r3, #0]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d101      	bne.n	80119d2 <STTS22H_ReadTempC+0x12>
  {
    STTS22H_InitOnce();
 80119ce:	f7ff ffa7 	bl	8011920 <STTS22H_InitOnce>
  }

  if (s_stts22h_bus.hi2c == NULL)
 80119d2:	4b36      	ldr	r3, [pc, #216]	@ (8011aac <STTS22H_ReadTempC+0xec>)
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d102      	bne.n	80119e0 <STTS22H_ReadTempC+0x20>
  {
    return s_last_tempC;
 80119da:	4b35      	ldr	r3, [pc, #212]	@ (8011ab0 <STTS22H_ReadTempC+0xf0>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	e05c      	b.n	8011a9a <STTS22H_ReadTempC+0xda>
  } // Check for the bus to be free, otherwise default to last value

  for (uint32_t i = 0; i < 10; i++)
 80119e0:	2300      	movs	r3, #0
 80119e2:	617b      	str	r3, [r7, #20]
 80119e4:	e00d      	b.n	8011a02 <STTS22H_ReadTempC+0x42>
  {
    if (HAL_I2C_GetState(s_stts22h_bus.hi2c) == HAL_I2C_STATE_READY)
 80119e6:	4b31      	ldr	r3, [pc, #196]	@ (8011aac <STTS22H_ReadTempC+0xec>)
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	4618      	mov	r0, r3
 80119ec:	f7f6 f820 	bl	8007a30 <HAL_I2C_GetState>
 80119f0:	4603      	mov	r3, r0
 80119f2:	2b20      	cmp	r3, #32
 80119f4:	d009      	beq.n	8011a0a <STTS22H_ReadTempC+0x4a>
      break;
    HAL_Delay(1);
 80119f6:	2001      	movs	r0, #1
 80119f8:	f7f0 fe60 	bl	80026bc <HAL_Delay>
  for (uint32_t i = 0; i < 10; i++)
 80119fc:	697b      	ldr	r3, [r7, #20]
 80119fe:	3301      	adds	r3, #1
 8011a00:	617b      	str	r3, [r7, #20]
 8011a02:	697b      	ldr	r3, [r7, #20]
 8011a04:	2b09      	cmp	r3, #9
 8011a06:	d9ee      	bls.n	80119e6 <STTS22H_ReadTempC+0x26>
 8011a08:	e000      	b.n	8011a0c <STTS22H_ReadTempC+0x4c>
      break;
 8011a0a:	bf00      	nop
  } // Check for the bus to be free, otherwise default to last value

  if (HAL_I2C_GetState(s_stts22h_bus.hi2c) != HAL_I2C_STATE_READY)
 8011a0c:	4b27      	ldr	r3, [pc, #156]	@ (8011aac <STTS22H_ReadTempC+0xec>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	4618      	mov	r0, r3
 8011a12:	f7f6 f80d 	bl	8007a30 <HAL_I2C_GetState>
 8011a16:	4603      	mov	r3, r0
 8011a18:	2b20      	cmp	r3, #32
 8011a1a:	d002      	beq.n	8011a22 <STTS22H_ReadTempC+0x62>
  {
    return s_last_tempC;
 8011a1c:	4b24      	ldr	r3, [pc, #144]	@ (8011ab0 <STTS22H_ReadTempC+0xf0>)
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	e03b      	b.n	8011a9a <STTS22H_ReadTempC+0xda>
  }

  int16_t raw = 0;
 8011a22:	2300      	movs	r3, #0
 8011a24:	80fb      	strh	r3, [r7, #6]
  uint8_t drdy = 0;
 8011a26:	2300      	movs	r3, #0
 8011a28:	717b      	strb	r3, [r7, #5]

  // wait for a new sample (max ~50ms)
  for (uint32_t i = 0; i < 50; i++)
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	613b      	str	r3, [r7, #16]
 8011a2e:	e010      	b.n	8011a52 <STTS22H_ReadTempC+0x92>
  {
    if (stts22h_temp_flag_data_ready_get(&s_stts22h_ctx, &drdy) == 0 && drdy != 0)
 8011a30:	1d7b      	adds	r3, r7, #5
 8011a32:	4619      	mov	r1, r3
 8011a34:	481f      	ldr	r0, [pc, #124]	@ (8011ab4 <STTS22H_ReadTempC+0xf4>)
 8011a36:	f7ff fd8f 	bl	8011558 <stts22h_temp_flag_data_ready_get>
 8011a3a:	4603      	mov	r3, r0
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d102      	bne.n	8011a46 <STTS22H_ReadTempC+0x86>
 8011a40:	797b      	ldrb	r3, [r7, #5]
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d109      	bne.n	8011a5a <STTS22H_ReadTempC+0x9a>
    {
      break;
    }
    HAL_Delay(1);
 8011a46:	2001      	movs	r0, #1
 8011a48:	f7f0 fe38 	bl	80026bc <HAL_Delay>
  for (uint32_t i = 0; i < 50; i++)
 8011a4c:	693b      	ldr	r3, [r7, #16]
 8011a4e:	3301      	adds	r3, #1
 8011a50:	613b      	str	r3, [r7, #16]
 8011a52:	693b      	ldr	r3, [r7, #16]
 8011a54:	2b31      	cmp	r3, #49	@ 0x31
 8011a56:	d9eb      	bls.n	8011a30 <STTS22H_ReadTempC+0x70>
 8011a58:	e000      	b.n	8011a5c <STTS22H_ReadTempC+0x9c>
      break;
 8011a5a:	bf00      	nop
  }

  int32_t ret = stts22h_temperature_raw_get(&s_stts22h_ctx, &raw);
 8011a5c:	1dbb      	adds	r3, r7, #6
 8011a5e:	4619      	mov	r1, r3
 8011a60:	4814      	ldr	r0, [pc, #80]	@ (8011ab4 <STTS22H_ReadTempC+0xf4>)
 8011a62:	f7ff fd98 	bl	8011596 <stts22h_temperature_raw_get>
 8011a66:	60f8      	str	r0, [r7, #12]

  if (ret != 0)
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d00a      	beq.n	8011a84 <STTS22H_ReadTempC+0xc4>
  {
    /* recovery: re-init */
    s_stts22h_inited = 0;
 8011a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8011aa8 <STTS22H_ReadTempC+0xe8>)
 8011a70:	2200      	movs	r2, #0
 8011a72:	701a      	strb	r2, [r3, #0]
    s_stts22h_found  = 0;
 8011a74:	4b10      	ldr	r3, [pc, #64]	@ (8011ab8 <STTS22H_ReadTempC+0xf8>)
 8011a76:	2200      	movs	r2, #0
 8011a78:	701a      	strb	r2, [r3, #0]
    STTS22H_InitOnce();
 8011a7a:	f7ff ff51 	bl	8011920 <STTS22H_InitOnce>
    return s_last_tempC;
 8011a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab0 <STTS22H_ReadTempC+0xf0>)
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	e00a      	b.n	8011a9a <STTS22H_ReadTempC+0xda>
  }

  float t = stts22h_from_lsb_to_celsius(raw);
 8011a84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011a88:	4618      	mov	r0, r3
 8011a8a:	f7ff fc5f 	bl	801134c <stts22h_from_lsb_to_celsius>
 8011a8e:	ed87 0a02 	vstr	s0, [r7, #8]
  s_last_tempC = t;
 8011a92:	4a07      	ldr	r2, [pc, #28]	@ (8011ab0 <STTS22H_ReadTempC+0xf0>)
 8011a94:	68bb      	ldr	r3, [r7, #8]
 8011a96:	6013      	str	r3, [r2, #0]
  return t;
 8011a98:	68bb      	ldr	r3, [r7, #8]
}
 8011a9a:	ee07 3a90 	vmov	s15, r3
 8011a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8011aa2:	3718      	adds	r7, #24
 8011aa4:	46bd      	mov	sp, r7
 8011aa6:	bd80      	pop	{r7, pc}
 8011aa8:	20000e40 	.word	0x20000e40
 8011aac:	20000e38 	.word	0x20000e38
 8011ab0:	20000018 	.word	0x20000018
 8011ab4:	20000e28 	.word	0x20000e28
 8011ab8:	20000e41 	.word	0x20000e41

08011abc <stts22h_platform_write>:

static int32_t stts22h_platform_write(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	b08a      	sub	sp, #40	@ 0x28
 8011ac0:	af04      	add	r7, sp, #16
 8011ac2:	60f8      	str	r0, [r7, #12]
 8011ac4:	607a      	str	r2, [r7, #4]
 8011ac6:	461a      	mov	r2, r3
 8011ac8:	460b      	mov	r3, r1
 8011aca:	72fb      	strb	r3, [r7, #11]
 8011acc:	4613      	mov	r3, r2
 8011ace:	813b      	strh	r3, [r7, #8]
  stts22h_bus_t *bus = (stts22h_bus_t *)handle;
 8011ad0:	68fb      	ldr	r3, [r7, #12]
 8011ad2:	617b      	str	r3, [r7, #20]
  if (bus == NULL || bus->hi2c == NULL)
 8011ad4:	697b      	ldr	r3, [r7, #20]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d003      	beq.n	8011ae2 <stts22h_platform_write+0x26>
 8011ada:	697b      	ldr	r3, [r7, #20]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d102      	bne.n	8011ae8 <stts22h_platform_write+0x2c>
  {
    return -1;
 8011ae2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011ae6:	e020      	b.n	8011b2a <stts22h_platform_write+0x6e>
  }
  I2C_HandleTypeDef *hi2c = bus->hi2c;
 8011ae8:	697b      	ldr	r3, [r7, #20]
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	613b      	str	r3, [r7, #16]

  if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY)
 8011aee:	6938      	ldr	r0, [r7, #16]
 8011af0:	f7f5 ff9e 	bl	8007a30 <HAL_I2C_GetState>
 8011af4:	4603      	mov	r3, r0
 8011af6:	2b20      	cmp	r3, #32
 8011af8:	d002      	beq.n	8011b00 <stts22h_platform_write+0x44>
  {
    return -1;
 8011afa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011afe:	e014      	b.n	8011b2a <stts22h_platform_write+0x6e>
  }

  if (HAL_I2C_Mem_Write(hi2c, bus->addr, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 100) == HAL_OK)
 8011b00:	697b      	ldr	r3, [r7, #20]
 8011b02:	8899      	ldrh	r1, [r3, #4]
 8011b04:	7afb      	ldrb	r3, [r7, #11]
 8011b06:	b29a      	uxth	r2, r3
 8011b08:	2364      	movs	r3, #100	@ 0x64
 8011b0a:	9302      	str	r3, [sp, #8]
 8011b0c:	893b      	ldrh	r3, [r7, #8]
 8011b0e:	9301      	str	r3, [sp, #4]
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	9300      	str	r3, [sp, #0]
 8011b14:	2301      	movs	r3, #1
 8011b16:	6938      	ldr	r0, [r7, #16]
 8011b18:	f7f5 fd5c 	bl	80075d4 <HAL_I2C_Mem_Write>
 8011b1c:	4603      	mov	r3, r0
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d101      	bne.n	8011b26 <stts22h_platform_write+0x6a>
  {
    return 0;
 8011b22:	2300      	movs	r3, #0
 8011b24:	e001      	b.n	8011b2a <stts22h_platform_write+0x6e>
  }
  return -1;
 8011b26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8011b2a:	4618      	mov	r0, r3
 8011b2c:	3718      	adds	r7, #24
 8011b2e:	46bd      	mov	sp, r7
 8011b30:	bd80      	pop	{r7, pc}

08011b32 <stts22h_platform_read>:

static int32_t stts22h_platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8011b32:	b580      	push	{r7, lr}
 8011b34:	b08a      	sub	sp, #40	@ 0x28
 8011b36:	af04      	add	r7, sp, #16
 8011b38:	60f8      	str	r0, [r7, #12]
 8011b3a:	607a      	str	r2, [r7, #4]
 8011b3c:	461a      	mov	r2, r3
 8011b3e:	460b      	mov	r3, r1
 8011b40:	72fb      	strb	r3, [r7, #11]
 8011b42:	4613      	mov	r3, r2
 8011b44:	813b      	strh	r3, [r7, #8]
  stts22h_bus_t *bus = (stts22h_bus_t *)handle;
 8011b46:	68fb      	ldr	r3, [r7, #12]
 8011b48:	617b      	str	r3, [r7, #20]
  if (bus == NULL || bus->hi2c == NULL)
 8011b4a:	697b      	ldr	r3, [r7, #20]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d003      	beq.n	8011b58 <stts22h_platform_read+0x26>
 8011b50:	697b      	ldr	r3, [r7, #20]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d102      	bne.n	8011b5e <stts22h_platform_read+0x2c>
  {
    return -1;
 8011b58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011b5c:	e020      	b.n	8011ba0 <stts22h_platform_read+0x6e>
  }
  I2C_HandleTypeDef *hi2c = bus->hi2c;
 8011b5e:	697b      	ldr	r3, [r7, #20]
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	613b      	str	r3, [r7, #16]

  if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY)
 8011b64:	6938      	ldr	r0, [r7, #16]
 8011b66:	f7f5 ff63 	bl	8007a30 <HAL_I2C_GetState>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	2b20      	cmp	r3, #32
 8011b6e:	d002      	beq.n	8011b76 <stts22h_platform_read+0x44>
  {
    return -1;
 8011b70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011b74:	e014      	b.n	8011ba0 <stts22h_platform_read+0x6e>
  }

  if (HAL_I2C_Mem_Read(hi2c, bus->addr, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 100) == HAL_OK)
 8011b76:	697b      	ldr	r3, [r7, #20]
 8011b78:	8899      	ldrh	r1, [r3, #4]
 8011b7a:	7afb      	ldrb	r3, [r7, #11]
 8011b7c:	b29a      	uxth	r2, r3
 8011b7e:	2364      	movs	r3, #100	@ 0x64
 8011b80:	9302      	str	r3, [sp, #8]
 8011b82:	893b      	ldrh	r3, [r7, #8]
 8011b84:	9301      	str	r3, [sp, #4]
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	9300      	str	r3, [sp, #0]
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	6938      	ldr	r0, [r7, #16]
 8011b8e:	f7f5 fe35 	bl	80077fc <HAL_I2C_Mem_Read>
 8011b92:	4603      	mov	r3, r0
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d101      	bne.n	8011b9c <stts22h_platform_read+0x6a>
  {
    return 0;
 8011b98:	2300      	movs	r3, #0
 8011b9a:	e001      	b.n	8011ba0 <stts22h_platform_read+0x6e>
  }
  return -1;
 8011b9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	3718      	adds	r7, #24
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	bd80      	pop	{r7, pc}

08011ba8 <stts22h_platform_delay>:

static void stts22h_platform_delay(uint32_t ms)
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	b082      	sub	sp, #8
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8011bb0:	6878      	ldr	r0, [r7, #4]
 8011bb2:	f7f0 fd83 	bl	80026bc <HAL_Delay>
}
 8011bb6:	bf00      	nop
 8011bb8:	3708      	adds	r7, #8
 8011bba:	46bd      	mov	sp, r7
 8011bbc:	bd80      	pop	{r7, pc}

08011bbe <pack_i16_be>:
  out[0] = (uint8_t)(v & 0xFF);
  out[1] = (uint8_t)((v >> 8) & 0xFF);
}

static void pack_i16_be(uint8_t out[2], int16_t v)
{
 8011bbe:	b480      	push	{r7}
 8011bc0:	b083      	sub	sp, #12
 8011bc2:	af00      	add	r7, sp, #0
 8011bc4:	6078      	str	r0, [r7, #4]
 8011bc6:	460b      	mov	r3, r1
 8011bc8:	807b      	strh	r3, [r7, #2]
  out[0] = (uint8_t)((v >> 8) & 0xFF);
 8011bca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011bce:	121b      	asrs	r3, r3, #8
 8011bd0:	b21b      	sxth	r3, r3
 8011bd2:	b2da      	uxtb	r2, r3
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	701a      	strb	r2, [r3, #0]
  out[1] = (uint8_t)(v & 0xFF);
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	3301      	adds	r3, #1
 8011bdc:	887a      	ldrh	r2, [r7, #2]
 8011bde:	b2d2      	uxtb	r2, r2
 8011be0:	701a      	strb	r2, [r3, #0]
}
 8011be2:	bf00      	nop
 8011be4:	370c      	adds	r7, #12
 8011be6:	46bd      	mov	sp, r7
 8011be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bec:	4770      	bx	lr
	...

08011bf0 <STTS22H_TryBusAddr>:

static int32_t STTS22H_TryBusAddr(I2C_HandleTypeDef *hi2c, uint16_t addr)
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	b088      	sub	sp, #32
 8011bf4:	af04      	add	r7, sp, #16
 8011bf6:	6078      	str	r0, [r7, #4]
 8011bf8:	460b      	mov	r3, r1
 8011bfa:	807b      	strh	r3, [r7, #2]
  uint8_t id = 0;
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	73fb      	strb	r3, [r7, #15]

  if (hi2c == NULL)
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d102      	bne.n	8011c0c <STTS22H_TryBusAddr+0x1c>
  {
    return -1;
 8011c06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011c0a:	e02b      	b.n	8011c64 <STTS22H_TryBusAddr+0x74>
  }

  if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY)
 8011c0c:	6878      	ldr	r0, [r7, #4]
 8011c0e:	f7f5 ff0f 	bl	8007a30 <HAL_I2C_GetState>
 8011c12:	4603      	mov	r3, r0
 8011c14:	2b20      	cmp	r3, #32
 8011c16:	d002      	beq.n	8011c1e <STTS22H_TryBusAddr+0x2e>
  {
    return -1;
 8011c18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011c1c:	e022      	b.n	8011c64 <STTS22H_TryBusAddr+0x74>
  }

  if (HAL_I2C_Mem_Read(hi2c, addr, STTS22H_WHOAMI, I2C_MEMADD_SIZE_8BIT, &id, 1, 100) != HAL_OK)
 8011c1e:	8879      	ldrh	r1, [r7, #2]
 8011c20:	2364      	movs	r3, #100	@ 0x64
 8011c22:	9302      	str	r3, [sp, #8]
 8011c24:	2301      	movs	r3, #1
 8011c26:	9301      	str	r3, [sp, #4]
 8011c28:	f107 030f 	add.w	r3, r7, #15
 8011c2c:	9300      	str	r3, [sp, #0]
 8011c2e:	2301      	movs	r3, #1
 8011c30:	2201      	movs	r2, #1
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f7f5 fde2 	bl	80077fc <HAL_I2C_Mem_Read>
 8011c38:	4603      	mov	r3, r0
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d002      	beq.n	8011c44 <STTS22H_TryBusAddr+0x54>
  {
    return -1;
 8011c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011c42:	e00f      	b.n	8011c64 <STTS22H_TryBusAddr+0x74>
  }

  if (id != STTS22H_ID)
 8011c44:	7bfb      	ldrb	r3, [r7, #15]
 8011c46:	2ba0      	cmp	r3, #160	@ 0xa0
 8011c48:	d002      	beq.n	8011c50 <STTS22H_TryBusAddr+0x60>
  {
    return -1;
 8011c4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011c4e:	e009      	b.n	8011c64 <STTS22H_TryBusAddr+0x74>
  }

  s_stts22h_bus.hi2c = hi2c;
 8011c50:	4a06      	ldr	r2, [pc, #24]	@ (8011c6c <STTS22H_TryBusAddr+0x7c>)
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	6013      	str	r3, [r2, #0]
  s_stts22h_bus.addr = addr;
 8011c56:	4a05      	ldr	r2, [pc, #20]	@ (8011c6c <STTS22H_TryBusAddr+0x7c>)
 8011c58:	887b      	ldrh	r3, [r7, #2]
 8011c5a:	8093      	strh	r3, [r2, #4]
  s_stts22h_found = 1;
 8011c5c:	4b04      	ldr	r3, [pc, #16]	@ (8011c70 <STTS22H_TryBusAddr+0x80>)
 8011c5e:	2201      	movs	r2, #1
 8011c60:	701a      	strb	r2, [r3, #0]
  return 0;
 8011c62:	2300      	movs	r3, #0
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	3710      	adds	r7, #16
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	bd80      	pop	{r7, pc}
 8011c6c:	20000e38 	.word	0x20000e38
 8011c70:	20000e41 	.word	0x20000e41

08011c74 <STTS22H_Probe>:

static int32_t STTS22H_Probe(void)
{
 8011c74:	b580      	push	{r7, lr}
 8011c76:	b086      	sub	sp, #24
 8011c78:	af00      	add	r7, sp, #0
    STTS22H_I2C_ADD_56K,
    0x3Cu,
    0x3Du
  };

  I2C_HandleTypeDef *buses[] = { &hi2c1, &hi2c3 };
 8011c7a:	4a25      	ldr	r2, [pc, #148]	@ (8011d10 <STTS22H_Probe+0x9c>)
 8011c7c:	1d3b      	adds	r3, r7, #4
 8011c7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011c82:	e883 0003 	stmia.w	r3, {r0, r1}

  if (s_stts22h_found != 0)
 8011c86:	4b23      	ldr	r3, [pc, #140]	@ (8011d14 <STTS22H_Probe+0xa0>)
 8011c88:	781b      	ldrb	r3, [r3, #0]
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d001      	beq.n	8011c92 <STTS22H_Probe+0x1e>
  {
    return 0;
 8011c8e:	2300      	movs	r3, #0
 8011c90:	e03a      	b.n	8011d08 <STTS22H_Probe+0x94>
  }

  for (uint32_t b = 0; b < (sizeof(buses) / sizeof(buses[0])); b++)
 8011c92:	2300      	movs	r3, #0
 8011c94:	617b      	str	r3, [r7, #20]
 8011c96:	e032      	b.n	8011cfe <STTS22H_Probe+0x8a>
  {
    for (uint32_t i = 0; i < (sizeof(addr_candidates) / sizeof(addr_candidates[0])); i++)
 8011c98:	2300      	movs	r3, #0
 8011c9a:	613b      	str	r3, [r7, #16]
 8011c9c:	e029      	b.n	8011cf2 <STTS22H_Probe+0x7e>
    {
      uint16_t addr7 = addr_candidates[i];
 8011c9e:	4a1e      	ldr	r2, [pc, #120]	@ (8011d18 <STTS22H_Probe+0xa4>)
 8011ca0:	693b      	ldr	r3, [r7, #16]
 8011ca2:	4413      	add	r3, r2
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	81fb      	strh	r3, [r7, #14]

      if (STTS22H_TryBusAddr(buses[b], (uint16_t)(addr7 << 1)) == 0)
 8011ca8:	697b      	ldr	r3, [r7, #20]
 8011caa:	009b      	lsls	r3, r3, #2
 8011cac:	3318      	adds	r3, #24
 8011cae:	443b      	add	r3, r7
 8011cb0:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8011cb4:	89fb      	ldrh	r3, [r7, #14]
 8011cb6:	005b      	lsls	r3, r3, #1
 8011cb8:	b29b      	uxth	r3, r3
 8011cba:	4619      	mov	r1, r3
 8011cbc:	4610      	mov	r0, r2
 8011cbe:	f7ff ff97 	bl	8011bf0 <STTS22H_TryBusAddr>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d101      	bne.n	8011ccc <STTS22H_Probe+0x58>
      {
        return 0;
 8011cc8:	2300      	movs	r3, #0
 8011cca:	e01d      	b.n	8011d08 <STTS22H_Probe+0x94>
      }
      if (STTS22H_TryBusAddr(buses[b], addr7) == 0)
 8011ccc:	697b      	ldr	r3, [r7, #20]
 8011cce:	009b      	lsls	r3, r3, #2
 8011cd0:	3318      	adds	r3, #24
 8011cd2:	443b      	add	r3, r7
 8011cd4:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8011cd8:	89fa      	ldrh	r2, [r7, #14]
 8011cda:	4611      	mov	r1, r2
 8011cdc:	4618      	mov	r0, r3
 8011cde:	f7ff ff87 	bl	8011bf0 <STTS22H_TryBusAddr>
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d101      	bne.n	8011cec <STTS22H_Probe+0x78>
      {
        return 0;
 8011ce8:	2300      	movs	r3, #0
 8011cea:	e00d      	b.n	8011d08 <STTS22H_Probe+0x94>
    for (uint32_t i = 0; i < (sizeof(addr_candidates) / sizeof(addr_candidates[0])); i++)
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	3301      	adds	r3, #1
 8011cf0:	613b      	str	r3, [r7, #16]
 8011cf2:	693b      	ldr	r3, [r7, #16]
 8011cf4:	2b05      	cmp	r3, #5
 8011cf6:	d9d2      	bls.n	8011c9e <STTS22H_Probe+0x2a>
  for (uint32_t b = 0; b < (sizeof(buses) / sizeof(buses[0])); b++)
 8011cf8:	697b      	ldr	r3, [r7, #20]
 8011cfa:	3301      	adds	r3, #1
 8011cfc:	617b      	str	r3, [r7, #20]
 8011cfe:	697b      	ldr	r3, [r7, #20]
 8011d00:	2b01      	cmp	r3, #1
 8011d02:	d9c9      	bls.n	8011c98 <STTS22H_Probe+0x24>
      }
    }
  }

  return -1;
 8011d04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8011d08:	4618      	mov	r0, r3
 8011d0a:	3718      	adds	r7, #24
 8011d0c:	46bd      	mov	sp, r7
 8011d0e:	bd80      	pop	{r7, pc}
 8011d10:	08015040 	.word	0x08015040
 8011d14:	20000e41 	.word	0x20000e41
 8011d18:	08015288 	.word	0x08015288

08011d1c <aci_gatt_allow_read>:
{
 8011d1c:	b580      	push	{r7, lr}
 8011d1e:	b082      	sub	sp, #8
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	4603      	mov	r3, r0
 8011d24:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 8011d26:	88f8      	ldrh	r0, [r7, #6]
 8011d28:	2300      	movs	r3, #0
 8011d2a:	2200      	movs	r2, #0
 8011d2c:	2100      	movs	r1, #0
 8011d2e:	f7fd fa2c 	bl	800f18a <aci_gatt_permit_read>
 8011d32:	4603      	mov	r3, r0
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3708      	adds	r7, #8
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}

08011d3c <Custom_STM_Event_Handler>:
} CustomContext_t;

static CustomContext_t s_custom_ctx;

static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b08a      	sub	sp, #40	@ 0x28
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
  SVCCTL_EvtAckStatus_t return_value = SVCCTL_EvtNotAck;
 8011d44:	2300      	movs	r3, #0
 8011d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  hci_event_pckt *event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	3301      	adds	r3, #1
 8011d4e:	623b      	str	r3, [r7, #32]
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0 *attribute_modified;
  aci_gatt_read_permit_req_event_rp0 *read_req;
  Custom_STM_App_Notification_evt_t notification;

  if (event_pckt->evt != HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE)
 8011d50:	6a3b      	ldr	r3, [r7, #32]
 8011d52:	781b      	ldrb	r3, [r3, #0]
 8011d54:	2bff      	cmp	r3, #255	@ 0xff
 8011d56:	d002      	beq.n	8011d5e <Custom_STM_Event_Handler+0x22>
  {
    return return_value;
 8011d58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011d5c:	e07f      	b.n	8011e5e <Custom_STM_Event_Handler+0x122>
  }

  blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8011d5e:	6a3b      	ldr	r3, [r7, #32]
 8011d60:	3302      	adds	r3, #2
 8011d62:	61fb      	str	r3, [r7, #28]
  switch (blecore_evt->ecode)
 8011d64:	69fb      	ldr	r3, [r7, #28]
 8011d66:	881b      	ldrh	r3, [r3, #0]
 8011d68:	b29b      	uxth	r3, r3
 8011d6a:	f640 4201 	movw	r2, #3073	@ 0xc01
 8011d6e:	4293      	cmp	r3, r2
 8011d70:	d004      	beq.n	8011d7c <Custom_STM_Event_Handler+0x40>
 8011d72:	f640 4214 	movw	r2, #3092	@ 0xc14
 8011d76:	4293      	cmp	r3, r2
 8011d78:	d049      	beq.n	8011e0e <Custom_STM_Event_Handler+0xd2>
        return_value = SVCCTL_EvtAckFlowEnable;
      }
      break;

    default:
      break;
 8011d7a:	e06e      	b.n	8011e5a <Custom_STM_Event_Handler+0x11e>
      attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8011d7c:	69fb      	ldr	r3, [r7, #28]
 8011d7e:	3302      	adds	r3, #2
 8011d80:	617b      	str	r3, [r7, #20]
      if (attribute_modified->Attr_Handle == (s_custom_ctx.TempCharHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	885b      	ldrh	r3, [r3, #2]
 8011d86:	b29b      	uxth	r3, r3
 8011d88:	461a      	mov	r2, r3
 8011d8a:	4b37      	ldr	r3, [pc, #220]	@ (8011e68 <Custom_STM_Event_Handler+0x12c>)
 8011d8c:	885b      	ldrh	r3, [r3, #2]
 8011d8e:	3302      	adds	r3, #2
 8011d90:	429a      	cmp	r2, r3
 8011d92:	d119      	bne.n	8011dc8 <Custom_STM_Event_Handler+0x8c>
        if (attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8011d94:	697b      	ldr	r3, [r7, #20]
 8011d96:	7a1b      	ldrb	r3, [r3, #8]
 8011d98:	f003 0301 	and.w	r3, r3, #1
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d002      	beq.n	8011da6 <Custom_STM_Event_Handler+0x6a>
          notification.Custom_Evt_Opcode = CUSTOM_STM_TEMP_VAL_NOTIFY_ENABLED_EVT;
 8011da0:	2301      	movs	r3, #1
 8011da2:	733b      	strb	r3, [r7, #12]
 8011da4:	e001      	b.n	8011daa <Custom_STM_Event_Handler+0x6e>
          notification.Custom_Evt_Opcode = CUSTOM_STM_TEMP_VAL_NOTIFY_DISABLED_EVT;
 8011da6:	2302      	movs	r3, #2
 8011da8:	733b      	strb	r3, [r7, #12]
        notification.ConnectionHandle = attribute_modified->Connection_Handle;
 8011daa:	697b      	ldr	r3, [r7, #20]
 8011dac:	881b      	ldrh	r3, [r3, #0]
 8011dae:	b29b      	uxth	r3, r3
 8011db0:	81fb      	strh	r3, [r7, #14]
        notification.DataTransferedLength = 0u;
 8011db2:	2300      	movs	r3, #0
 8011db4:	74bb      	strb	r3, [r7, #18]
        Custom_STM_App_Notification(&notification);
 8011db6:	f107 030c 	add.w	r3, r7, #12
 8011dba:	4618      	mov	r0, r3
 8011dbc:	f7ff fc44 	bl	8011648 <Custom_STM_App_Notification>
        return_value = SVCCTL_EvtAckFlowEnable;
 8011dc0:	2301      	movs	r3, #1
 8011dc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8011dc6:	e045      	b.n	8011e54 <Custom_STM_Event_Handler+0x118>
      else if (attribute_modified->Attr_Handle == (s_custom_ctx.EqAnomCharHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	885b      	ldrh	r3, [r3, #2]
 8011dcc:	b29b      	uxth	r3, r3
 8011dce:	461a      	mov	r2, r3
 8011dd0:	4b25      	ldr	r3, [pc, #148]	@ (8011e68 <Custom_STM_Event_Handler+0x12c>)
 8011dd2:	889b      	ldrh	r3, [r3, #4]
 8011dd4:	3302      	adds	r3, #2
 8011dd6:	429a      	cmp	r2, r3
 8011dd8:	d13c      	bne.n	8011e54 <Custom_STM_Event_Handler+0x118>
        if (attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	7a1b      	ldrb	r3, [r3, #8]
 8011dde:	f003 0301 	and.w	r3, r3, #1
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d002      	beq.n	8011dec <Custom_STM_Event_Handler+0xb0>
          notification.Custom_Evt_Opcode = CUSTOM_STM_EQ_ANOM_NOTIFY_ENABLED_EVT;
 8011de6:	2304      	movs	r3, #4
 8011de8:	733b      	strb	r3, [r7, #12]
 8011dea:	e001      	b.n	8011df0 <Custom_STM_Event_Handler+0xb4>
          notification.Custom_Evt_Opcode = CUSTOM_STM_EQ_ANOM_NOTIFY_DISABLED_EVT;
 8011dec:	2305      	movs	r3, #5
 8011dee:	733b      	strb	r3, [r7, #12]
        notification.ConnectionHandle = attribute_modified->Connection_Handle;
 8011df0:	697b      	ldr	r3, [r7, #20]
 8011df2:	881b      	ldrh	r3, [r3, #0]
 8011df4:	b29b      	uxth	r3, r3
 8011df6:	81fb      	strh	r3, [r7, #14]
        notification.DataTransferedLength = 0u;
 8011df8:	2300      	movs	r3, #0
 8011dfa:	74bb      	strb	r3, [r7, #18]
        Custom_STM_App_Notification(&notification);
 8011dfc:	f107 030c 	add.w	r3, r7, #12
 8011e00:	4618      	mov	r0, r3
 8011e02:	f7ff fc21 	bl	8011648 <Custom_STM_App_Notification>
        return_value = SVCCTL_EvtAckFlowEnable;
 8011e06:	2301      	movs	r3, #1
 8011e08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8011e0c:	e022      	b.n	8011e54 <Custom_STM_Event_Handler+0x118>
      read_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 8011e0e:	69fb      	ldr	r3, [r7, #28]
 8011e10:	3302      	adds	r3, #2
 8011e12:	61bb      	str	r3, [r7, #24]
      if (read_req->Attribute_Handle == (s_custom_ctx.TempCharHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8011e14:	69bb      	ldr	r3, [r7, #24]
 8011e16:	885b      	ldrh	r3, [r3, #2]
 8011e18:	b29b      	uxth	r3, r3
 8011e1a:	461a      	mov	r2, r3
 8011e1c:	4b12      	ldr	r3, [pc, #72]	@ (8011e68 <Custom_STM_Event_Handler+0x12c>)
 8011e1e:	885b      	ldrh	r3, [r3, #2]
 8011e20:	3301      	adds	r3, #1
 8011e22:	429a      	cmp	r2, r3
 8011e24:	d118      	bne.n	8011e58 <Custom_STM_Event_Handler+0x11c>
        notification.Custom_Evt_Opcode = CUSTOM_STM_TEMP_VAL_READ_EVT;
 8011e26:	2300      	movs	r3, #0
 8011e28:	733b      	strb	r3, [r7, #12]
        notification.ConnectionHandle = read_req->Connection_Handle;
 8011e2a:	69bb      	ldr	r3, [r7, #24]
 8011e2c:	881b      	ldrh	r3, [r3, #0]
 8011e2e:	b29b      	uxth	r3, r3
 8011e30:	81fb      	strh	r3, [r7, #14]
        notification.DataTransferedLength = 0u;
 8011e32:	2300      	movs	r3, #0
 8011e34:	74bb      	strb	r3, [r7, #18]
        Custom_STM_App_Notification(&notification);
 8011e36:	f107 030c 	add.w	r3, r7, #12
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	f7ff fc04 	bl	8011648 <Custom_STM_App_Notification>
        aci_gatt_allow_read(read_req->Connection_Handle);
 8011e40:	69bb      	ldr	r3, [r7, #24]
 8011e42:	881b      	ldrh	r3, [r3, #0]
 8011e44:	b29b      	uxth	r3, r3
 8011e46:	4618      	mov	r0, r3
 8011e48:	f7ff ff68 	bl	8011d1c <aci_gatt_allow_read>
        return_value = SVCCTL_EvtAckFlowEnable;
 8011e4c:	2301      	movs	r3, #1
 8011e4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8011e52:	e001      	b.n	8011e58 <Custom_STM_Event_Handler+0x11c>
      break;
 8011e54:	bf00      	nop
 8011e56:	e000      	b.n	8011e5a <Custom_STM_Event_Handler+0x11e>
      break;
 8011e58:	bf00      	nop
  }

  return return_value;
 8011e5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8011e5e:	4618      	mov	r0, r3
 8011e60:	3728      	adds	r7, #40	@ 0x28
 8011e62:	46bd      	mov	sp, r7
 8011e64:	bd80      	pop	{r7, pc}
 8011e66:	bf00      	nop
 8011e68:	20000e5c 	.word	0x20000e5c

08011e6c <Custom_STM_Init>:

void Custom_STM_Init(void) //Here the Characteristics are set
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b09a      	sub	sp, #104	@ 0x68
 8011e70:	af0a      	add	r7, sp, #40	@ 0x28
  Char_UUID_t uuid;
  Char_Desc_Uuid_t desc_uuid;
  tBleStatus ret;
  uint16_t desc_handle;
  const uint8_t temp_desc[] = "Temperature";
 8011e72:	4a99      	ldr	r2, [pc, #612]	@ (80120d8 <Custom_STM_Init+0x26c>)
 8011e74:	f107 030c 	add.w	r3, r7, #12
 8011e78:	ca07      	ldmia	r2, {r0, r1, r2}
 8011e7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const uint8_t eq_desc[] = "Earthquake";
 8011e7e:	4a97      	ldr	r2, [pc, #604]	@ (80120dc <Custom_STM_Init+0x270>)
 8011e80:	463b      	mov	r3, r7
 8011e82:	ca07      	ldmia	r2, {r0, r1, r2}
 8011e84:	c303      	stmia	r3!, {r0, r1}
 8011e86:	801a      	strh	r2, [r3, #0]
 8011e88:	3302      	adds	r3, #2
 8011e8a:	0c12      	lsrs	r2, r2, #16
 8011e8c:	701a      	strb	r2, [r3, #0]

  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8011e8e:	4894      	ldr	r0, [pc, #592]	@ (80120e0 <Custom_STM_Init+0x274>)
 8011e90:	f7fd fc68 	bl	800f764 <SVCCTL_RegisterSvcHandler>

  COPY_TMPEQ_SERVICE_UUID(uuid.Char_UUID_128);
 8011e94:	2319      	movs	r3, #25
 8011e96:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011e9a:	23ed      	movs	r3, #237	@ 0xed
 8011e9c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8011ea0:	2382      	movs	r3, #130	@ 0x82
 8011ea2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8011ea6:	23ae      	movs	r3, #174	@ 0xae
 8011ea8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8011eac:	23ed      	movs	r3, #237	@ 0xed
 8011eae:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8011eb2:	2321      	movs	r3, #33	@ 0x21
 8011eb4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8011eb8:	234c      	movs	r3, #76	@ 0x4c
 8011eba:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8011ebe:	239d      	movs	r3, #157	@ 0x9d
 8011ec0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8011ec4:	2341      	movs	r3, #65	@ 0x41
 8011ec6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8011eca:	2345      	movs	r3, #69	@ 0x45
 8011ecc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8011ed0:	2322      	movs	r3, #34	@ 0x22
 8011ed2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8011ed6:	238e      	movs	r3, #142	@ 0x8e
 8011ed8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011edc:	2301      	movs	r3, #1
 8011ede:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8011ee8:	2300      	movs	r3, #0
 8011eea:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8011eee:	2300      	movs	r3, #0
 8011ef0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8011ef4:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8011ef8:	4b7a      	ldr	r3, [pc, #488]	@ (80120e4 <Custom_STM_Init+0x278>)
 8011efa:	9300      	str	r3, [sp, #0]
 8011efc:	230c      	movs	r3, #12
 8011efe:	2201      	movs	r2, #1
 8011f00:	2002      	movs	r0, #2
 8011f02:	f7fc fd1e 	bl	800e942 <aci_gatt_add_service>
 8011f06:	4603      	mov	r3, r0
 8011f08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                             (Service_UUID_t *)&uuid,
                             PRIMARY_SERVICE,
                             12,
                             &s_custom_ctx.ServiceHdle);
  if (ret != BLE_STATUS_SUCCESS)
 8011f0c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	f040 80d9 	bne.w	80120c8 <Custom_STM_Init+0x25c>
  {
    return;
  }

  COPY_TEMP_CHAR_UUID(uuid.Char_UUID_128);
 8011f16:	2319      	movs	r3, #25
 8011f18:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011f1c:	23ed      	movs	r3, #237	@ 0xed
 8011f1e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8011f22:	2382      	movs	r3, #130	@ 0x82
 8011f24:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8011f28:	23ae      	movs	r3, #174	@ 0xae
 8011f2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8011f2e:	23ed      	movs	r3, #237	@ 0xed
 8011f30:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8011f34:	2321      	movs	r3, #33	@ 0x21
 8011f36:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8011f3a:	234c      	movs	r3, #76	@ 0x4c
 8011f3c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8011f40:	239d      	movs	r3, #157	@ 0x9d
 8011f42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8011f46:	2341      	movs	r3, #65	@ 0x41
 8011f48:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8011f4c:	2345      	movs	r3, #69	@ 0x45
 8011f4e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8011f52:	2322      	movs	r3, #34	@ 0x22
 8011f54:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8011f58:	238e      	movs	r3, #142	@ 0x8e
 8011f5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011f5e:	2302      	movs	r3, #2
 8011f60:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8011f64:	2300      	movs	r3, #0
 8011f66:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8011f70:	2300      	movs	r3, #0
 8011f72:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  ret = aci_gatt_add_char(s_custom_ctx.ServiceHdle,
 8011f76:	4b5b      	ldr	r3, [pc, #364]	@ (80120e4 <Custom_STM_Init+0x278>)
 8011f78:	8818      	ldrh	r0, [r3, #0]
 8011f7a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011f7e:	4b5a      	ldr	r3, [pc, #360]	@ (80120e8 <Custom_STM_Init+0x27c>)
 8011f80:	9305      	str	r3, [sp, #20]
 8011f82:	2300      	movs	r3, #0
 8011f84:	9304      	str	r3, [sp, #16]
 8011f86:	2310      	movs	r3, #16
 8011f88:	9303      	str	r3, [sp, #12]
 8011f8a:	2304      	movs	r3, #4
 8011f8c:	9302      	str	r3, [sp, #8]
 8011f8e:	2300      	movs	r3, #0
 8011f90:	9301      	str	r3, [sp, #4]
 8011f92:	2312      	movs	r3, #18
 8011f94:	9300      	str	r3, [sp, #0]
 8011f96:	2302      	movs	r3, #2
 8011f98:	2102      	movs	r1, #2
 8011f9a:	f7fc fda8 	bl	800eaee <aci_gatt_add_char>
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_custom_ctx.TempCharHdle);
  if (ret != BLE_STATUS_SUCCESS)
 8011fa4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	f040 808f 	bne.w	80120cc <Custom_STM_Init+0x260>
  {
    return;
  }

  desc_uuid.Char_UUID_16 = UUID_CHAR_USER_DESC;
 8011fae:	f642 1301 	movw	r3, #10497	@ 0x2901
 8011fb2:	83bb      	strh	r3, [r7, #28]
  (void)aci_gatt_add_char_desc(s_custom_ctx.ServiceHdle,
 8011fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80120e4 <Custom_STM_Init+0x278>)
 8011fb6:	8818      	ldrh	r0, [r3, #0]
 8011fb8:	4b4a      	ldr	r3, [pc, #296]	@ (80120e4 <Custom_STM_Init+0x278>)
 8011fba:	8859      	ldrh	r1, [r3, #2]
 8011fbc:	f107 021c 	add.w	r2, r7, #28
 8011fc0:	f107 031a 	add.w	r3, r7, #26
 8011fc4:	9308      	str	r3, [sp, #32]
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	9307      	str	r3, [sp, #28]
 8011fca:	2310      	movs	r3, #16
 8011fcc:	9306      	str	r3, [sp, #24]
 8011fce:	2300      	movs	r3, #0
 8011fd0:	9305      	str	r3, [sp, #20]
 8011fd2:	2301      	movs	r3, #1
 8011fd4:	9304      	str	r3, [sp, #16]
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	9303      	str	r3, [sp, #12]
 8011fda:	f107 030c 	add.w	r3, r7, #12
 8011fde:	9302      	str	r3, [sp, #8]
 8011fe0:	230b      	movs	r3, #11
 8011fe2:	9301      	str	r3, [sp, #4]
 8011fe4:	230b      	movs	r3, #11
 8011fe6:	9300      	str	r3, [sp, #0]
 8011fe8:	4613      	mov	r3, r2
 8011fea:	2201      	movs	r2, #1
 8011fec:	f7fc fe87 	bl	800ecfe <aci_gatt_add_char_desc>
                               GATT_DONT_NOTIFY_EVENTS,
                               0x10,
                               CHAR_VALUE_LEN_CONSTANT,
                               &desc_handle);

  COPY_EQ_ANOM_CHAR_UUID(uuid.Char_UUID_128);
 8011ff0:	2319      	movs	r3, #25
 8011ff2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011ff6:	23ed      	movs	r3, #237	@ 0xed
 8011ff8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8011ffc:	2382      	movs	r3, #130	@ 0x82
 8011ffe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8012002:	23ae      	movs	r3, #174	@ 0xae
 8012004:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012008:	23ed      	movs	r3, #237	@ 0xed
 801200a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 801200e:	2321      	movs	r3, #33	@ 0x21
 8012010:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8012014:	234c      	movs	r3, #76	@ 0x4c
 8012016:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 801201a:	239d      	movs	r3, #157	@ 0x9d
 801201c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8012020:	2341      	movs	r3, #65	@ 0x41
 8012022:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8012026:	2345      	movs	r3, #69	@ 0x45
 8012028:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 801202c:	2322      	movs	r3, #34	@ 0x22
 801202e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8012032:	238e      	movs	r3, #142	@ 0x8e
 8012034:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012038:	2303      	movs	r3, #3
 801203a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 801203e:	2300      	movs	r3, #0
 8012040:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8012044:	2300      	movs	r3, #0
 8012046:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 801204a:	2300      	movs	r3, #0
 801204c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  ret = aci_gatt_add_char(s_custom_ctx.ServiceHdle,
 8012050:	4b24      	ldr	r3, [pc, #144]	@ (80120e4 <Custom_STM_Init+0x278>)
 8012052:	8818      	ldrh	r0, [r3, #0]
 8012054:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8012058:	4b24      	ldr	r3, [pc, #144]	@ (80120ec <Custom_STM_Init+0x280>)
 801205a:	9305      	str	r3, [sp, #20]
 801205c:	2300      	movs	r3, #0
 801205e:	9304      	str	r3, [sp, #16]
 8012060:	2310      	movs	r3, #16
 8012062:	9303      	str	r3, [sp, #12]
 8012064:	2301      	movs	r3, #1
 8012066:	9302      	str	r3, [sp, #8]
 8012068:	2300      	movs	r3, #0
 801206a:	9301      	str	r3, [sp, #4]
 801206c:	2310      	movs	r3, #16
 801206e:	9300      	str	r3, [sp, #0]
 8012070:	2302      	movs	r3, #2
 8012072:	2102      	movs	r1, #2
 8012074:	f7fc fd3b 	bl	800eaee <aci_gatt_add_char>
 8012078:	4603      	mov	r3, r0
 801207a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_custom_ctx.EqAnomCharHdle);
  if (ret != BLE_STATUS_SUCCESS)
 801207e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012082:	2b00      	cmp	r3, #0
 8012084:	d124      	bne.n	80120d0 <Custom_STM_Init+0x264>
  {
    return;
  }

  desc_uuid.Char_UUID_16 = UUID_CHAR_USER_DESC;
 8012086:	f642 1301 	movw	r3, #10497	@ 0x2901
 801208a:	83bb      	strh	r3, [r7, #28]
  (void)aci_gatt_add_char_desc(s_custom_ctx.ServiceHdle,
 801208c:	4b15      	ldr	r3, [pc, #84]	@ (80120e4 <Custom_STM_Init+0x278>)
 801208e:	8818      	ldrh	r0, [r3, #0]
 8012090:	4b14      	ldr	r3, [pc, #80]	@ (80120e4 <Custom_STM_Init+0x278>)
 8012092:	8899      	ldrh	r1, [r3, #4]
 8012094:	f107 021c 	add.w	r2, r7, #28
 8012098:	f107 031a 	add.w	r3, r7, #26
 801209c:	9308      	str	r3, [sp, #32]
 801209e:	2300      	movs	r3, #0
 80120a0:	9307      	str	r3, [sp, #28]
 80120a2:	2310      	movs	r3, #16
 80120a4:	9306      	str	r3, [sp, #24]
 80120a6:	2300      	movs	r3, #0
 80120a8:	9305      	str	r3, [sp, #20]
 80120aa:	2301      	movs	r3, #1
 80120ac:	9304      	str	r3, [sp, #16]
 80120ae:	2300      	movs	r3, #0
 80120b0:	9303      	str	r3, [sp, #12]
 80120b2:	463b      	mov	r3, r7
 80120b4:	9302      	str	r3, [sp, #8]
 80120b6:	230a      	movs	r3, #10
 80120b8:	9301      	str	r3, [sp, #4]
 80120ba:	230a      	movs	r3, #10
 80120bc:	9300      	str	r3, [sp, #0]
 80120be:	4613      	mov	r3, r2
 80120c0:	2201      	movs	r2, #1
 80120c2:	f7fc fe1c 	bl	800ecfe <aci_gatt_add_char_desc>
 80120c6:	e004      	b.n	80120d2 <Custom_STM_Init+0x266>
    return;
 80120c8:	bf00      	nop
 80120ca:	e002      	b.n	80120d2 <Custom_STM_Init+0x266>
    return;
 80120cc:	bf00      	nop
 80120ce:	e000      	b.n	80120d2 <Custom_STM_Init+0x266>
    return;
 80120d0:	bf00      	nop
                               ATTR_ACCESS_READ_ONLY,
                               GATT_DONT_NOTIFY_EVENTS,
                               0x10,
                               CHAR_VALUE_LEN_CONSTANT,
                               &desc_handle);
}
 80120d2:	3740      	adds	r7, #64	@ 0x40
 80120d4:	46bd      	mov	sp, r7
 80120d6:	bd80      	pop	{r7, pc}
 80120d8:	08015048 	.word	0x08015048
 80120dc:	08015054 	.word	0x08015054
 80120e0:	08011d3d 	.word	0x08011d3d
 80120e4:	20000e5c 	.word	0x20000e5c
 80120e8:	20000e5e 	.word	0x20000e5e
 80120ec:	20000e60 	.word	0x20000e60

080120f0 <Custom_STM_Update_Char>:

tBleStatus Custom_STM_Update_Char(Custom_STM_Char_Opcode_t char_opcode, uint8_t *pPayload)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b086      	sub	sp, #24
 80120f4:	af02      	add	r7, sp, #8
 80120f6:	4603      	mov	r3, r0
 80120f8:	6039      	str	r1, [r7, #0]
 80120fa:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_FAILED;
 80120fc:	2391      	movs	r3, #145	@ 0x91
 80120fe:	73fb      	strb	r3, [r7, #15]

  switch (char_opcode)
 8012100:	79fb      	ldrb	r3, [r7, #7]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d002      	beq.n	801210c <Custom_STM_Update_Char+0x1c>
 8012106:	2b01      	cmp	r3, #1
 8012108:	d00d      	beq.n	8012126 <Custom_STM_Update_Char+0x36>
                                       2,
                                       pPayload);
      break;

    default:
      break;
 801210a:	e019      	b.n	8012140 <Custom_STM_Update_Char+0x50>
      ret = aci_gatt_update_char_value(s_custom_ctx.ServiceHdle,
 801210c:	4b0f      	ldr	r3, [pc, #60]	@ (801214c <Custom_STM_Update_Char+0x5c>)
 801210e:	8818      	ldrh	r0, [r3, #0]
 8012110:	4b0e      	ldr	r3, [pc, #56]	@ (801214c <Custom_STM_Update_Char+0x5c>)
 8012112:	8859      	ldrh	r1, [r3, #2]
 8012114:	683b      	ldr	r3, [r7, #0]
 8012116:	9300      	str	r3, [sp, #0]
 8012118:	2302      	movs	r3, #2
 801211a:	2200      	movs	r2, #0
 801211c:	f7fc ff37 	bl	800ef8e <aci_gatt_update_char_value>
 8012120:	4603      	mov	r3, r0
 8012122:	73fb      	strb	r3, [r7, #15]
      break;
 8012124:	e00c      	b.n	8012140 <Custom_STM_Update_Char+0x50>
      ret = aci_gatt_update_char_value(s_custom_ctx.ServiceHdle,
 8012126:	4b09      	ldr	r3, [pc, #36]	@ (801214c <Custom_STM_Update_Char+0x5c>)
 8012128:	8818      	ldrh	r0, [r3, #0]
 801212a:	4b08      	ldr	r3, [pc, #32]	@ (801214c <Custom_STM_Update_Char+0x5c>)
 801212c:	8899      	ldrh	r1, [r3, #4]
 801212e:	683b      	ldr	r3, [r7, #0]
 8012130:	9300      	str	r3, [sp, #0]
 8012132:	2302      	movs	r3, #2
 8012134:	2200      	movs	r2, #0
 8012136:	f7fc ff2a 	bl	800ef8e <aci_gatt_update_char_value>
 801213a:	4603      	mov	r3, r0
 801213c:	73fb      	strb	r3, [r7, #15]
      break;
 801213e:	bf00      	nop
  }

  return ret;
 8012140:	7bfb      	ldrb	r3, [r7, #15]
}
 8012142:	4618      	mov	r0, r3
 8012144:	3710      	adds	r7, #16
 8012146:	46bd      	mov	sp, r7
 8012148:	bd80      	pop	{r7, pc}
 801214a:	bf00      	nop
 801214c:	20000e5c 	.word	0x20000e5c

08012150 <LL_PWR_EnableBootC2>:
{
 8012150:	b480      	push	{r7}
 8012152:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8012154:	4b05      	ldr	r3, [pc, #20]	@ (801216c <LL_PWR_EnableBootC2+0x1c>)
 8012156:	68db      	ldr	r3, [r3, #12]
 8012158:	4a04      	ldr	r2, [pc, #16]	@ (801216c <LL_PWR_EnableBootC2+0x1c>)
 801215a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801215e:	60d3      	str	r3, [r2, #12]
}
 8012160:	bf00      	nop
 8012162:	46bd      	mov	sp, r7
 8012164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012168:	4770      	bx	lr
 801216a:	bf00      	nop
 801216c:	58000400 	.word	0x58000400

08012170 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8012170:	b480      	push	{r7}
 8012172:	b083      	sub	sp, #12
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8012178:	4b06      	ldr	r3, [pc, #24]	@ (8012194 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 801217a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 801217e:	4905      	ldr	r1, [pc, #20]	@ (8012194 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	4313      	orrs	r3, r2
 8012184:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8012188:	bf00      	nop
 801218a:	370c      	adds	r7, #12
 801218c:	46bd      	mov	sp, r7
 801218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012192:	4770      	bx	lr
 8012194:	58000800 	.word	0x58000800

08012198 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8012198:	b480      	push	{r7}
 801219a:	b083      	sub	sp, #12
 801219c:	af00      	add	r7, sp, #0
 801219e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80121a0:	4b05      	ldr	r3, [pc, #20]	@ (80121b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80121a2:	6a1a      	ldr	r2, [r3, #32]
 80121a4:	4904      	ldr	r1, [pc, #16]	@ (80121b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	4313      	orrs	r3, r2
 80121aa:	620b      	str	r3, [r1, #32]
}
 80121ac:	bf00      	nop
 80121ae:	370c      	adds	r7, #12
 80121b0:	46bd      	mov	sp, r7
 80121b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b6:	4770      	bx	lr
 80121b8:	58000800 	.word	0x58000800

080121bc <LL_AHB3_GRP1_EnableClock>:
{
 80121bc:	b480      	push	{r7}
 80121be:	b085      	sub	sp, #20
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80121c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80121c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80121ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	4313      	orrs	r3, r2
 80121d2:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80121d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80121d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	4013      	ands	r3, r2
 80121de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80121e0:	68fb      	ldr	r3, [r7, #12]
}
 80121e2:	bf00      	nop
 80121e4:	3714      	adds	r7, #20
 80121e6:	46bd      	mov	sp, r7
 80121e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ec:	4770      	bx	lr

080121ee <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80121ee:	b480      	push	{r7}
 80121f0:	b085      	sub	sp, #20
 80121f2:	af00      	add	r7, sp, #0
 80121f4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80121f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80121fa:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80121fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	4313      	orrs	r3, r2
 8012206:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 801220a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801220e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	4013      	ands	r3, r2
 8012216:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012218:	68fb      	ldr	r3, [r7, #12]
}
 801221a:	bf00      	nop
 801221c:	3714      	adds	r7, #20
 801221e:	46bd      	mov	sp, r7
 8012220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012224:	4770      	bx	lr

08012226 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8012226:	b480      	push	{r7}
 8012228:	b083      	sub	sp, #12
 801222a:	af00      	add	r7, sp, #0
 801222c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	601a      	str	r2, [r3, #0]
}
 801223a:	bf00      	nop
 801223c:	370c      	adds	r7, #12
 801223e:	46bd      	mov	sp, r7
 8012240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012244:	4770      	bx	lr

08012246 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8012246:	b480      	push	{r7}
 8012248:	b083      	sub	sp, #12
 801224a:	af00      	add	r7, sp, #0
 801224c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	681b      	ldr	r3, [r3, #0]
 8012252:	f043 0201 	orr.w	r2, r3, #1
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	601a      	str	r2, [r3, #0]
}
 801225a:	bf00      	nop
 801225c:	370c      	adds	r7, #12
 801225e:	46bd      	mov	sp, r7
 8012260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012264:	4770      	bx	lr

08012266 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8012266:	b480      	push	{r7}
 8012268:	b083      	sub	sp, #12
 801226a:	af00      	add	r7, sp, #0
 801226c:	6078      	str	r0, [r7, #4]
 801226e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	685a      	ldr	r2, [r3, #4]
 8012274:	683b      	ldr	r3, [r7, #0]
 8012276:	041b      	lsls	r3, r3, #16
 8012278:	43db      	mvns	r3, r3
 801227a:	401a      	ands	r2, r3
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	605a      	str	r2, [r3, #4]
}
 8012280:	bf00      	nop
 8012282:	370c      	adds	r7, #12
 8012284:	46bd      	mov	sp, r7
 8012286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801228a:	4770      	bx	lr

0801228c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801228c:	b480      	push	{r7}
 801228e:	b083      	sub	sp, #12
 8012290:	af00      	add	r7, sp, #0
 8012292:	6078      	str	r0, [r7, #4]
 8012294:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	685a      	ldr	r2, [r3, #4]
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	041b      	lsls	r3, r3, #16
 801229e:	431a      	orrs	r2, r3
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	605a      	str	r2, [r3, #4]
}
 80122a4:	bf00      	nop
 80122a6:	370c      	adds	r7, #12
 80122a8:	46bd      	mov	sp, r7
 80122aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ae:	4770      	bx	lr

080122b0 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80122b0:	b480      	push	{r7}
 80122b2:	b083      	sub	sp, #12
 80122b4:	af00      	add	r7, sp, #0
 80122b6:	6078      	str	r0, [r7, #4]
 80122b8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	685a      	ldr	r2, [r3, #4]
 80122be:	683b      	ldr	r3, [r7, #0]
 80122c0:	43db      	mvns	r3, r3
 80122c2:	401a      	ands	r2, r3
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	605a      	str	r2, [r3, #4]
}
 80122c8:	bf00      	nop
 80122ca:	370c      	adds	r7, #12
 80122cc:	46bd      	mov	sp, r7
 80122ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d2:	4770      	bx	lr

080122d4 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80122d4:	b480      	push	{r7}
 80122d6:	b083      	sub	sp, #12
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	683a      	ldr	r2, [r7, #0]
 80122e2:	609a      	str	r2, [r3, #8]
}
 80122e4:	bf00      	nop
 80122e6:	370c      	adds	r7, #12
 80122e8:	46bd      	mov	sp, r7
 80122ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ee:	4770      	bx	lr

080122f0 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80122f0:	b480      	push	{r7}
 80122f2:	b083      	sub	sp, #12
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	6078      	str	r0, [r7, #4]
 80122f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80122fa:	683b      	ldr	r3, [r7, #0]
 80122fc:	041a      	lsls	r2, r3, #16
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	609a      	str	r2, [r3, #8]
}
 8012302:	bf00      	nop
 8012304:	370c      	adds	r7, #12
 8012306:	46bd      	mov	sp, r7
 8012308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801230c:	4770      	bx	lr

0801230e <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 801230e:	b480      	push	{r7}
 8012310:	b083      	sub	sp, #12
 8012312:	af00      	add	r7, sp, #0
 8012314:	6078      	str	r0, [r7, #4]
 8012316:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	68da      	ldr	r2, [r3, #12]
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	4013      	ands	r3, r2
 8012320:	683a      	ldr	r2, [r7, #0]
 8012322:	429a      	cmp	r2, r3
 8012324:	d101      	bne.n	801232a <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8012326:	2301      	movs	r3, #1
 8012328:	e000      	b.n	801232c <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 801232a:	2300      	movs	r3, #0
}
 801232c:	4618      	mov	r0, r3
 801232e:	370c      	adds	r7, #12
 8012330:	46bd      	mov	sp, r7
 8012332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012336:	4770      	bx	lr

08012338 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8012338:	b480      	push	{r7}
 801233a:	b083      	sub	sp, #12
 801233c:	af00      	add	r7, sp, #0
 801233e:	6078      	str	r0, [r7, #4]
 8012340:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	69da      	ldr	r2, [r3, #28]
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	4013      	ands	r3, r2
 801234a:	683a      	ldr	r2, [r7, #0]
 801234c:	429a      	cmp	r2, r3
 801234e:	d101      	bne.n	8012354 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8012350:	2301      	movs	r3, #1
 8012352:	e000      	b.n	8012356 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8012354:	2300      	movs	r3, #0
}
 8012356:	4618      	mov	r0, r3
 8012358:	370c      	adds	r7, #12
 801235a:	46bd      	mov	sp, r7
 801235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012360:	4770      	bx	lr
	...

08012364 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8012364:	b580      	push	{r7, lr}
 8012366:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8012368:	2102      	movs	r1, #2
 801236a:	4818      	ldr	r0, [pc, #96]	@ (80123cc <HW_IPCC_Rx_Handler+0x68>)
 801236c:	f7ff ffe4 	bl	8012338 <LL_C2_IPCC_IsActiveFlag_CHx>
 8012370:	4603      	mov	r3, r0
 8012372:	2b00      	cmp	r3, #0
 8012374:	d008      	beq.n	8012388 <HW_IPCC_Rx_Handler+0x24>
 8012376:	4b15      	ldr	r3, [pc, #84]	@ (80123cc <HW_IPCC_Rx_Handler+0x68>)
 8012378:	685b      	ldr	r3, [r3, #4]
 801237a:	f003 0302 	and.w	r3, r3, #2
 801237e:	2b00      	cmp	r3, #0
 8012380:	d102      	bne.n	8012388 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8012382:	f000 f925 	bl	80125d0 <HW_IPCC_SYS_EvtHandler>
 8012386:	e01e      	b.n	80123c6 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8012388:	2101      	movs	r1, #1
 801238a:	4810      	ldr	r0, [pc, #64]	@ (80123cc <HW_IPCC_Rx_Handler+0x68>)
 801238c:	f7ff ffd4 	bl	8012338 <LL_C2_IPCC_IsActiveFlag_CHx>
 8012390:	4603      	mov	r3, r0
 8012392:	2b00      	cmp	r3, #0
 8012394:	d008      	beq.n	80123a8 <HW_IPCC_Rx_Handler+0x44>
 8012396:	4b0d      	ldr	r3, [pc, #52]	@ (80123cc <HW_IPCC_Rx_Handler+0x68>)
 8012398:	685b      	ldr	r3, [r3, #4]
 801239a:	f003 0301 	and.w	r3, r3, #1
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d102      	bne.n	80123a8 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 80123a2:	f000 f899 	bl	80124d8 <HW_IPCC_BLE_EvtHandler>
 80123a6:	e00e      	b.n	80123c6 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80123a8:	2108      	movs	r1, #8
 80123aa:	4808      	ldr	r0, [pc, #32]	@ (80123cc <HW_IPCC_Rx_Handler+0x68>)
 80123ac:	f7ff ffc4 	bl	8012338 <LL_C2_IPCC_IsActiveFlag_CHx>
 80123b0:	4603      	mov	r3, r0
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d008      	beq.n	80123c8 <HW_IPCC_Rx_Handler+0x64>
 80123b6:	4b05      	ldr	r3, [pc, #20]	@ (80123cc <HW_IPCC_Rx_Handler+0x68>)
 80123b8:	685b      	ldr	r3, [r3, #4]
 80123ba:	f003 0308 	and.w	r3, r3, #8
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d102      	bne.n	80123c8 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 80123c2:	f000 f97d 	bl	80126c0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80123c6:	bf00      	nop
 80123c8:	bf00      	nop
}
 80123ca:	bd80      	pop	{r7, pc}
 80123cc:	58000c00 	.word	0x58000c00

080123d0 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80123d0:	b580      	push	{r7, lr}
 80123d2:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80123d4:	2102      	movs	r1, #2
 80123d6:	4818      	ldr	r0, [pc, #96]	@ (8012438 <HW_IPCC_Tx_Handler+0x68>)
 80123d8:	f7ff ff99 	bl	801230e <LL_C1_IPCC_IsActiveFlag_CHx>
 80123dc:	4603      	mov	r3, r0
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d108      	bne.n	80123f4 <HW_IPCC_Tx_Handler+0x24>
 80123e2:	4b15      	ldr	r3, [pc, #84]	@ (8012438 <HW_IPCC_Tx_Handler+0x68>)
 80123e4:	685b      	ldr	r3, [r3, #4]
 80123e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d102      	bne.n	80123f4 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80123ee:	f000 f8d3 	bl	8012598 <HW_IPCC_SYS_CmdEvtHandler>
 80123f2:	e01e      	b.n	8012432 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80123f4:	2108      	movs	r1, #8
 80123f6:	4810      	ldr	r0, [pc, #64]	@ (8012438 <HW_IPCC_Tx_Handler+0x68>)
 80123f8:	f7ff ff89 	bl	801230e <LL_C1_IPCC_IsActiveFlag_CHx>
 80123fc:	4603      	mov	r3, r0
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d108      	bne.n	8012414 <HW_IPCC_Tx_Handler+0x44>
 8012402:	4b0d      	ldr	r3, [pc, #52]	@ (8012438 <HW_IPCC_Tx_Handler+0x68>)
 8012404:	685b      	ldr	r3, [r3, #4]
 8012406:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801240a:	2b00      	cmp	r3, #0
 801240c:	d102      	bne.n	8012414 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 801240e:	f000 f919 	bl	8012644 <HW_IPCC_MM_FreeBufHandler>
 8012412:	e00e      	b.n	8012432 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8012414:	2120      	movs	r1, #32
 8012416:	4808      	ldr	r0, [pc, #32]	@ (8012438 <HW_IPCC_Tx_Handler+0x68>)
 8012418:	f7ff ff79 	bl	801230e <LL_C1_IPCC_IsActiveFlag_CHx>
 801241c:	4603      	mov	r3, r0
 801241e:	2b00      	cmp	r3, #0
 8012420:	d108      	bne.n	8012434 <HW_IPCC_Tx_Handler+0x64>
 8012422:	4b05      	ldr	r3, [pc, #20]	@ (8012438 <HW_IPCC_Tx_Handler+0x68>)
 8012424:	685b      	ldr	r3, [r3, #4]
 8012426:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801242a:	2b00      	cmp	r3, #0
 801242c:	d102      	bne.n	8012434 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 801242e:	f000 f85f 	bl	80124f0 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8012432:	bf00      	nop
 8012434:	bf00      	nop
}
 8012436:	bd80      	pop	{r7, pc}
 8012438:	58000c00 	.word	0x58000c00

0801243c <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 801243c:	b580      	push	{r7, lr}
 801243e:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8012440:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8012444:	f7ff fed3 	bl	80121ee <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8012448:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801244c:	f7ff fea4 	bl	8012198 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8012450:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8012454:	f7ff fe8c 	bl	8012170 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8012458:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 801245a:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 801245c:	f7ff fe78 	bl	8012150 <LL_PWR_EnableBootC2>

  return;
 8012460:	bf00      	nop
}
 8012462:	bd80      	pop	{r7, pc}

08012464 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8012464:	b580      	push	{r7, lr}
 8012466:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8012468:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801246c:	f7ff fea6 	bl	80121bc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8012470:	4806      	ldr	r0, [pc, #24]	@ (801248c <HW_IPCC_Init+0x28>)
 8012472:	f7ff fee8 	bl	8012246 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8012476:	4805      	ldr	r0, [pc, #20]	@ (801248c <HW_IPCC_Init+0x28>)
 8012478:	f7ff fed5 	bl	8012226 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 801247c:	202c      	movs	r0, #44	@ 0x2c
 801247e:	f7f4 fb64 	bl	8006b4a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8012482:	202d      	movs	r0, #45	@ 0x2d
 8012484:	f7f4 fb61 	bl	8006b4a <HAL_NVIC_EnableIRQ>

  return;
 8012488:	bf00      	nop
}
 801248a:	bd80      	pop	{r7, pc}
 801248c:	58000c00 	.word	0x58000c00

08012490 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b084      	sub	sp, #16
 8012494:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012496:	f3ef 8310 	mrs	r3, PRIMASK
 801249a:	607b      	str	r3, [r7, #4]
  return(result);
 801249c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801249e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80124a0:	b672      	cpsid	i
}
 80124a2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80124a4:	2101      	movs	r1, #1
 80124a6:	4806      	ldr	r0, [pc, #24]	@ (80124c0 <HW_IPCC_BLE_Init+0x30>)
 80124a8:	f7ff ff02 	bl	80122b0 <LL_C1_IPCC_EnableReceiveChannel>
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80124b0:	68bb      	ldr	r3, [r7, #8]
 80124b2:	f383 8810 	msr	PRIMASK, r3
}
 80124b6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80124b8:	bf00      	nop
}
 80124ba:	3710      	adds	r7, #16
 80124bc:	46bd      	mov	sp, r7
 80124be:	bd80      	pop	{r7, pc}
 80124c0:	58000c00 	.word	0x58000c00

080124c4 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80124c8:	2101      	movs	r1, #1
 80124ca:	4802      	ldr	r0, [pc, #8]	@ (80124d4 <HW_IPCC_BLE_SendCmd+0x10>)
 80124cc:	f7ff ff10 	bl	80122f0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80124d0:	bf00      	nop
}
 80124d2:	bd80      	pop	{r7, pc}
 80124d4:	58000c00 	.word	0x58000c00

080124d8 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80124dc:	f7fd fe06 	bl	80100ec <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80124e0:	2101      	movs	r1, #1
 80124e2:	4802      	ldr	r0, [pc, #8]	@ (80124ec <HW_IPCC_BLE_EvtHandler+0x14>)
 80124e4:	f7ff fef6 	bl	80122d4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80124e8:	bf00      	nop
}
 80124ea:	bd80      	pop	{r7, pc}
 80124ec:	58000c00 	.word	0x58000c00

080124f0 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	b084      	sub	sp, #16
 80124f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80124f6:	f3ef 8310 	mrs	r3, PRIMASK
 80124fa:	607b      	str	r3, [r7, #4]
  return(result);
 80124fc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80124fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012500:	b672      	cpsid	i
}
 8012502:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8012504:	2120      	movs	r1, #32
 8012506:	4807      	ldr	r0, [pc, #28]	@ (8012524 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8012508:	f7ff fec0 	bl	801228c <LL_C1_IPCC_DisableTransmitChannel>
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012510:	68bb      	ldr	r3, [r7, #8]
 8012512:	f383 8810 	msr	PRIMASK, r3
}
 8012516:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8012518:	f7fd fe18 	bl	801014c <HW_IPCC_BLE_AclDataAckNot>

  return;
 801251c:	bf00      	nop
}
 801251e:	3710      	adds	r7, #16
 8012520:	46bd      	mov	sp, r7
 8012522:	bd80      	pop	{r7, pc}
 8012524:	58000c00 	.word	0x58000c00

08012528 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8012528:	b580      	push	{r7, lr}
 801252a:	b084      	sub	sp, #16
 801252c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801252e:	f3ef 8310 	mrs	r3, PRIMASK
 8012532:	607b      	str	r3, [r7, #4]
  return(result);
 8012534:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012536:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012538:	b672      	cpsid	i
}
 801253a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 801253c:	2102      	movs	r1, #2
 801253e:	4806      	ldr	r0, [pc, #24]	@ (8012558 <HW_IPCC_SYS_Init+0x30>)
 8012540:	f7ff feb6 	bl	80122b0 <LL_C1_IPCC_EnableReceiveChannel>
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012548:	68bb      	ldr	r3, [r7, #8]
 801254a:	f383 8810 	msr	PRIMASK, r3
}
 801254e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012550:	bf00      	nop
}
 8012552:	3710      	adds	r7, #16
 8012554:	46bd      	mov	sp, r7
 8012556:	bd80      	pop	{r7, pc}
 8012558:	58000c00 	.word	0x58000c00

0801255c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b084      	sub	sp, #16
 8012560:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8012562:	2102      	movs	r1, #2
 8012564:	480b      	ldr	r0, [pc, #44]	@ (8012594 <HW_IPCC_SYS_SendCmd+0x38>)
 8012566:	f7ff fec3 	bl	80122f0 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801256a:	f3ef 8310 	mrs	r3, PRIMASK
 801256e:	607b      	str	r3, [r7, #4]
  return(result);
 8012570:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012572:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012574:	b672      	cpsid	i
}
 8012576:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8012578:	2102      	movs	r1, #2
 801257a:	4806      	ldr	r0, [pc, #24]	@ (8012594 <HW_IPCC_SYS_SendCmd+0x38>)
 801257c:	f7ff fe73 	bl	8012266 <LL_C1_IPCC_EnableTransmitChannel>
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	f383 8810 	msr	PRIMASK, r3
}
 801258a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 801258c:	bf00      	nop
}
 801258e:	3710      	adds	r7, #16
 8012590:	46bd      	mov	sp, r7
 8012592:	bd80      	pop	{r7, pc}
 8012594:	58000c00 	.word	0x58000c00

08012598 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8012598:	b580      	push	{r7, lr}
 801259a:	b084      	sub	sp, #16
 801259c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801259e:	f3ef 8310 	mrs	r3, PRIMASK
 80125a2:	607b      	str	r3, [r7, #4]
  return(result);
 80125a4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80125a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80125a8:	b672      	cpsid	i
}
 80125aa:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80125ac:	2102      	movs	r1, #2
 80125ae:	4807      	ldr	r0, [pc, #28]	@ (80125cc <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 80125b0:	f7ff fe6c 	bl	801228c <LL_C1_IPCC_DisableTransmitChannel>
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80125b8:	68bb      	ldr	r3, [r7, #8]
 80125ba:	f383 8810 	msr	PRIMASK, r3
}
 80125be:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 80125c0:	f7fd fe18 	bl	80101f4 <HW_IPCC_SYS_CmdEvtNot>

  return;
 80125c4:	bf00      	nop
}
 80125c6:	3710      	adds	r7, #16
 80125c8:	46bd      	mov	sp, r7
 80125ca:	bd80      	pop	{r7, pc}
 80125cc:	58000c00 	.word	0x58000c00

080125d0 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80125d0:	b580      	push	{r7, lr}
 80125d2:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 80125d4:	f7fd fe24 	bl	8010220 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80125d8:	2102      	movs	r1, #2
 80125da:	4802      	ldr	r0, [pc, #8]	@ (80125e4 <HW_IPCC_SYS_EvtHandler+0x14>)
 80125dc:	f7ff fe7a 	bl	80122d4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80125e0:	bf00      	nop
}
 80125e2:	bd80      	pop	{r7, pc}
 80125e4:	58000c00 	.word	0x58000c00

080125e8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b086      	sub	sp, #24
 80125ec:	af00      	add	r7, sp, #0
 80125ee:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80125f0:	2108      	movs	r1, #8
 80125f2:	4812      	ldr	r0, [pc, #72]	@ (801263c <HW_IPCC_MM_SendFreeBuf+0x54>)
 80125f4:	f7ff fe8b 	bl	801230e <LL_C1_IPCC_IsActiveFlag_CHx>
 80125f8:	4603      	mov	r3, r0
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d013      	beq.n	8012626 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 80125fe:	4a10      	ldr	r2, [pc, #64]	@ (8012640 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012604:	f3ef 8310 	mrs	r3, PRIMASK
 8012608:	60fb      	str	r3, [r7, #12]
  return(result);
 801260a:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 801260c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801260e:	b672      	cpsid	i
}
 8012610:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012612:	2108      	movs	r1, #8
 8012614:	4809      	ldr	r0, [pc, #36]	@ (801263c <HW_IPCC_MM_SendFreeBuf+0x54>)
 8012616:	f7ff fe26 	bl	8012266 <LL_C1_IPCC_EnableTransmitChannel>
 801261a:	697b      	ldr	r3, [r7, #20]
 801261c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801261e:	693b      	ldr	r3, [r7, #16]
 8012620:	f383 8810 	msr	PRIMASK, r3
}
 8012624:	e005      	b.n	8012632 <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801262a:	2108      	movs	r1, #8
 801262c:	4803      	ldr	r0, [pc, #12]	@ (801263c <HW_IPCC_MM_SendFreeBuf+0x54>)
 801262e:	f7ff fe5f 	bl	80122f0 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8012632:	bf00      	nop
}
 8012634:	3718      	adds	r7, #24
 8012636:	46bd      	mov	sp, r7
 8012638:	bd80      	pop	{r7, pc}
 801263a:	bf00      	nop
 801263c:	58000c00 	.word	0x58000c00
 8012640:	20000e64 	.word	0x20000e64

08012644 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b084      	sub	sp, #16
 8012648:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801264a:	f3ef 8310 	mrs	r3, PRIMASK
 801264e:	607b      	str	r3, [r7, #4]
  return(result);
 8012650:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012652:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012654:	b672      	cpsid	i
}
 8012656:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012658:	2108      	movs	r1, #8
 801265a:	480a      	ldr	r0, [pc, #40]	@ (8012684 <HW_IPCC_MM_FreeBufHandler+0x40>)
 801265c:	f7ff fe16 	bl	801228c <LL_C1_IPCC_DisableTransmitChannel>
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012664:	68bb      	ldr	r3, [r7, #8]
 8012666:	f383 8810 	msr	PRIMASK, r3
}
 801266a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 801266c:	4b06      	ldr	r3, [pc, #24]	@ (8012688 <HW_IPCC_MM_FreeBufHandler+0x44>)
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012672:	2108      	movs	r1, #8
 8012674:	4803      	ldr	r0, [pc, #12]	@ (8012684 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8012676:	f7ff fe3b 	bl	80122f0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 801267a:	bf00      	nop
}
 801267c:	3710      	adds	r7, #16
 801267e:	46bd      	mov	sp, r7
 8012680:	bd80      	pop	{r7, pc}
 8012682:	bf00      	nop
 8012684:	58000c00 	.word	0x58000c00
 8012688:	20000e64 	.word	0x20000e64

0801268c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 801268c:	b580      	push	{r7, lr}
 801268e:	b084      	sub	sp, #16
 8012690:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012692:	f3ef 8310 	mrs	r3, PRIMASK
 8012696:	607b      	str	r3, [r7, #4]
  return(result);
 8012698:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801269a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801269c:	b672      	cpsid	i
}
 801269e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80126a0:	2108      	movs	r1, #8
 80126a2:	4806      	ldr	r0, [pc, #24]	@ (80126bc <HW_IPCC_TRACES_Init+0x30>)
 80126a4:	f7ff fe04 	bl	80122b0 <LL_C1_IPCC_EnableReceiveChannel>
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	f383 8810 	msr	PRIMASK, r3
}
 80126b2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80126b4:	bf00      	nop
}
 80126b6:	3710      	adds	r7, #16
 80126b8:	46bd      	mov	sp, r7
 80126ba:	bd80      	pop	{r7, pc}
 80126bc:	58000c00 	.word	0x58000c00

080126c0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80126c0:	b580      	push	{r7, lr}
 80126c2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80126c4:	f7fd fe54 	bl	8010370 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80126c8:	2108      	movs	r1, #8
 80126ca:	4802      	ldr	r0, [pc, #8]	@ (80126d4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80126cc:	f7ff fe02 	bl	80122d4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80126d0:	bf00      	nop
}
 80126d2:	bd80      	pop	{r7, pc}
 80126d4:	58000c00 	.word	0x58000c00

080126d8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80126d8:	b480      	push	{r7}
 80126da:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80126dc:	4b05      	ldr	r3, [pc, #20]	@ (80126f4 <UTIL_LPM_Init+0x1c>)
 80126de:	2200      	movs	r2, #0
 80126e0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80126e2:	4b05      	ldr	r3, [pc, #20]	@ (80126f8 <UTIL_LPM_Init+0x20>)
 80126e4:	2200      	movs	r2, #0
 80126e6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80126e8:	bf00      	nop
 80126ea:	46bd      	mov	sp, r7
 80126ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f0:	4770      	bx	lr
 80126f2:	bf00      	nop
 80126f4:	20000e68 	.word	0x20000e68
 80126f8:	20000e6c 	.word	0x20000e6c

080126fc <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80126fc:	b480      	push	{r7}
 80126fe:	b087      	sub	sp, #28
 8012700:	af00      	add	r7, sp, #0
 8012702:	6078      	str	r0, [r7, #4]
 8012704:	460b      	mov	r3, r1
 8012706:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012708:	f3ef 8310 	mrs	r3, PRIMASK
 801270c:	613b      	str	r3, [r7, #16]
  return(result);
 801270e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8012710:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012712:	b672      	cpsid	i
}
 8012714:	bf00      	nop
  
  switch(state)
 8012716:	78fb      	ldrb	r3, [r7, #3]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d008      	beq.n	801272e <UTIL_LPM_SetOffMode+0x32>
 801271c:	2b01      	cmp	r3, #1
 801271e:	d10e      	bne.n	801273e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8012720:	4b0d      	ldr	r3, [pc, #52]	@ (8012758 <UTIL_LPM_SetOffMode+0x5c>)
 8012722:	681a      	ldr	r2, [r3, #0]
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	4313      	orrs	r3, r2
 8012728:	4a0b      	ldr	r2, [pc, #44]	@ (8012758 <UTIL_LPM_SetOffMode+0x5c>)
 801272a:	6013      	str	r3, [r2, #0]
      break;
 801272c:	e008      	b.n	8012740 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	43da      	mvns	r2, r3
 8012732:	4b09      	ldr	r3, [pc, #36]	@ (8012758 <UTIL_LPM_SetOffMode+0x5c>)
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	4013      	ands	r3, r2
 8012738:	4a07      	ldr	r2, [pc, #28]	@ (8012758 <UTIL_LPM_SetOffMode+0x5c>)
 801273a:	6013      	str	r3, [r2, #0]
      break;
 801273c:	e000      	b.n	8012740 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801273e:	bf00      	nop
 8012740:	697b      	ldr	r3, [r7, #20]
 8012742:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	f383 8810 	msr	PRIMASK, r3
}
 801274a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801274c:	bf00      	nop
 801274e:	371c      	adds	r7, #28
 8012750:	46bd      	mov	sp, r7
 8012752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012756:	4770      	bx	lr
 8012758:	20000e6c 	.word	0x20000e6c

0801275c <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b094      	sub	sp, #80	@ 0x50
 8012760:	af00      	add	r7, sp, #0
 8012762:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8012764:	4b89      	ldr	r3, [pc, #548]	@ (801298c <UTIL_SEQ_Run+0x230>)
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 801276a:	4b88      	ldr	r3, [pc, #544]	@ (801298c <UTIL_SEQ_Run+0x230>)
 801276c:	681a      	ldr	r2, [r3, #0]
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	4013      	ands	r3, r2
 8012772:	4a86      	ldr	r2, [pc, #536]	@ (801298c <UTIL_SEQ_Run+0x230>)
 8012774:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 8012776:	4b86      	ldr	r3, [pc, #536]	@ (8012990 <UTIL_SEQ_Run+0x234>)
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 801277c:	4b85      	ldr	r3, [pc, #532]	@ (8012994 <UTIL_SEQ_Run+0x238>)
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 8012782:	4b85      	ldr	r3, [pc, #532]	@ (8012998 <UTIL_SEQ_Run+0x23c>)
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8012788:	4b84      	ldr	r3, [pc, #528]	@ (801299c <UTIL_SEQ_Run+0x240>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801278e:	e112      	b.n	80129b6 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8012790:	2300      	movs	r3, #0
 8012792:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8012794:	e002      	b.n	801279c <UTIL_SEQ_Run+0x40>
        {
            counter++;
 8012796:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012798:	3301      	adds	r3, #1
 801279a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801279c:	4a80      	ldr	r2, [pc, #512]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 801279e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127a0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80127a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127a6:	401a      	ands	r2, r3
 80127a8:	4b78      	ldr	r3, [pc, #480]	@ (801298c <UTIL_SEQ_Run+0x230>)
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	4013      	ands	r3, r2
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d0f1      	beq.n	8012796 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80127b2:	4a7b      	ldr	r2, [pc, #492]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80127b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127b6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80127ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127bc:	401a      	ands	r2, r3
 80127be:	4b73      	ldr	r3, [pc, #460]	@ (801298c <UTIL_SEQ_Run+0x230>)
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	4013      	ands	r3, r2
 80127c4:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80127c6:	4a76      	ldr	r2, [pc, #472]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80127c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127ca:	00db      	lsls	r3, r3, #3
 80127cc:	4413      	add	r3, r2
 80127ce:	685a      	ldr	r2, [r3, #4]
 80127d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80127d2:	4013      	ands	r3, r2
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d106      	bne.n	80127e6 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80127d8:	4a71      	ldr	r2, [pc, #452]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80127da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127dc:	00db      	lsls	r3, r3, #3
 80127de:	4413      	add	r3, r2
 80127e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80127e4:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 80127e6:	4b6a      	ldr	r3, [pc, #424]	@ (8012990 <UTIL_SEQ_Run+0x234>)
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 80127ec:	4a6c      	ldr	r2, [pc, #432]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80127ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127f0:	00db      	lsls	r3, r3, #3
 80127f2:	4413      	add	r3, r2
 80127f4:	685b      	ldr	r3, [r3, #4]
 80127f6:	43da      	mvns	r2, r3
 80127f8:	4b6a      	ldr	r3, [pc, #424]	@ (80129a4 <UTIL_SEQ_Run+0x248>)
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	4313      	orrs	r3, r2
 80127fe:	4a69      	ldr	r2, [pc, #420]	@ (80129a4 <UTIL_SEQ_Run+0x248>)
 8012800:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 8012802:	4b68      	ldr	r3, [pc, #416]	@ (80129a4 <UTIL_SEQ_Run+0x248>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	43db      	mvns	r3, r3
 8012808:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801280a:	4013      	ands	r3, r2
 801280c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 801280e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012810:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012812:	4013      	ands	r3, r2
 8012814:	2b00      	cmp	r3, #0
 8012816:	d003      	beq.n	8012820 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8012818:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801281a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801281c:	4013      	ands	r3, r2
 801281e:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8012820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012822:	2b00      	cmp	r3, #0
 8012824:	d102      	bne.n	801282c <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 8012826:	4b5f      	ldr	r3, [pc, #380]	@ (80129a4 <UTIL_SEQ_Run+0x248>)
 8012828:	2200      	movs	r2, #0
 801282a:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801282c:	4a5c      	ldr	r2, [pc, #368]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 801282e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012830:	00db      	lsls	r3, r3, #3
 8012832:	4413      	add	r3, r2
 8012834:	685a      	ldr	r2, [r3, #4]
 8012836:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012838:	4013      	ands	r3, r2
 801283a:	4618      	mov	r0, r3
 801283c:	f000 fa43 	bl	8012cc6 <SEQ_BitPosition>
 8012840:	4603      	mov	r3, r0
 8012842:	461a      	mov	r2, r3
 8012844:	4b58      	ldr	r3, [pc, #352]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 8012846:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012848:	f3ef 8310 	mrs	r3, PRIMASK
 801284c:	61fb      	str	r3, [r7, #28]
  return(result);
 801284e:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012850:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8012852:	b672      	cpsid	i
}
 8012854:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8012856:	4b54      	ldr	r3, [pc, #336]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	2201      	movs	r2, #1
 801285c:	fa02 f303 	lsl.w	r3, r2, r3
 8012860:	43da      	mvns	r2, r3
 8012862:	4b4b      	ldr	r3, [pc, #300]	@ (8012990 <UTIL_SEQ_Run+0x234>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	4013      	ands	r3, r2
 8012868:	4a49      	ldr	r2, [pc, #292]	@ (8012990 <UTIL_SEQ_Run+0x234>)
 801286a:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801286c:	2301      	movs	r3, #1
 801286e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012870:	e013      	b.n	801289a <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8012872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012874:	3b01      	subs	r3, #1
 8012876:	4a4a      	ldr	r2, [pc, #296]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 8012878:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801287c:	4b4a      	ldr	r3, [pc, #296]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	2201      	movs	r2, #1
 8012882:	fa02 f303 	lsl.w	r3, r2, r3
 8012886:	43da      	mvns	r2, r3
 8012888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801288a:	3b01      	subs	r3, #1
 801288c:	400a      	ands	r2, r1
 801288e:	4944      	ldr	r1, [pc, #272]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 8012890:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012896:	3b01      	subs	r3, #1
 8012898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801289a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801289c:	2b00      	cmp	r3, #0
 801289e:	d1e8      	bne.n	8012872 <UTIL_SEQ_Run+0x116>
 80128a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80128a4:	69bb      	ldr	r3, [r7, #24]
 80128a6:	f383 8810 	msr	PRIMASK, r3
}
 80128aa:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 80128ac:	4b3e      	ldr	r3, [pc, #248]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	4618      	mov	r0, r3
 80128b2:	f000 f9e9 	bl	8012c88 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 80128b6:	4b3c      	ldr	r3, [pc, #240]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	2b1f      	cmp	r3, #31
 80128bc:	d878      	bhi.n	80129b0 <UTIL_SEQ_Run+0x254>
 80128be:	4b3a      	ldr	r3, [pc, #232]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	4a3a      	ldr	r2, [pc, #232]	@ (80129ac <UTIL_SEQ_Run+0x250>)
 80128c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d071      	beq.n	80129b0 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 80128cc:	2300      	movs	r3, #0
 80128ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80128d0:	e01e      	b.n	8012910 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 80128d2:	4a33      	ldr	r2, [pc, #204]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80128d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128d6:	00db      	lsls	r3, r3, #3
 80128d8:	4413      	add	r3, r2
 80128da:	685a      	ldr	r2, [r3, #4]
 80128dc:	4b32      	ldr	r3, [pc, #200]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	2101      	movs	r1, #1
 80128e2:	fa01 f303 	lsl.w	r3, r1, r3
 80128e6:	43db      	mvns	r3, r3
 80128e8:	401a      	ands	r2, r3
 80128ea:	492d      	ldr	r1, [pc, #180]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80128ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128ee:	00db      	lsls	r3, r3, #3
 80128f0:	440b      	add	r3, r1
 80128f2:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 80128f4:	4a2a      	ldr	r2, [pc, #168]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 80128f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128f8:	00db      	lsls	r3, r3, #3
 80128fa:	4413      	add	r3, r2
 80128fc:	685a      	ldr	r2, [r3, #4]
 80128fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012900:	009b      	lsls	r3, r3, #2
 8012902:	3350      	adds	r3, #80	@ 0x50
 8012904:	443b      	add	r3, r7
 8012906:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801290a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801290c:	3301      	adds	r3, #1
 801290e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012912:	2b00      	cmp	r3, #0
 8012914:	d0dd      	beq.n	80128d2 <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8012916:	4b24      	ldr	r3, [pc, #144]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	4a24      	ldr	r2, [pc, #144]	@ (80129ac <UTIL_SEQ_Run+0x250>)
 801291c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012920:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8012922:	2300      	movs	r3, #0
 8012924:	633b      	str	r3, [r7, #48]	@ 0x30
 8012926:	e013      	b.n	8012950 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8012928:	4a1d      	ldr	r2, [pc, #116]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 801292a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801292c:	00db      	lsls	r3, r3, #3
 801292e:	4413      	add	r3, r2
 8012930:	685a      	ldr	r2, [r3, #4]
 8012932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012934:	009b      	lsls	r3, r3, #2
 8012936:	3350      	adds	r3, #80	@ 0x50
 8012938:	443b      	add	r3, r7
 801293a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801293e:	401a      	ands	r2, r3
 8012940:	4917      	ldr	r1, [pc, #92]	@ (80129a0 <UTIL_SEQ_Run+0x244>)
 8012942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012944:	00db      	lsls	r3, r3, #3
 8012946:	440b      	add	r3, r1
 8012948:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801294a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801294c:	3301      	adds	r3, #1
 801294e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012952:	2b00      	cmp	r3, #0
 8012954:	d0e8      	beq.n	8012928 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8012956:	4b14      	ldr	r3, [pc, #80]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	4618      	mov	r0, r3
 801295c:	f000 f99e 	bl	8012c9c <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8012960:	4b0b      	ldr	r3, [pc, #44]	@ (8012990 <UTIL_SEQ_Run+0x234>)
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8012966:	4b0b      	ldr	r3, [pc, #44]	@ (8012994 <UTIL_SEQ_Run+0x238>)
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 801296c:	4b0a      	ldr	r3, [pc, #40]	@ (8012998 <UTIL_SEQ_Run+0x23c>)
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8012972:	4b0a      	ldr	r3, [pc, #40]	@ (801299c <UTIL_SEQ_Run+0x240>)
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8012978:	4b0b      	ldr	r3, [pc, #44]	@ (80129a8 <UTIL_SEQ_Run+0x24c>)
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	2201      	movs	r2, #1
 801297e:	409a      	lsls	r2, r3
 8012980:	4b08      	ldr	r3, [pc, #32]	@ (80129a4 <UTIL_SEQ_Run+0x248>)
 8012982:	681b      	ldr	r3, [r3, #0]
 8012984:	4313      	orrs	r3, r2
 8012986:	4a07      	ldr	r2, [pc, #28]	@ (80129a4 <UTIL_SEQ_Run+0x248>)
 8012988:	6013      	str	r3, [r2, #0]
 801298a:	e014      	b.n	80129b6 <UTIL_SEQ_Run+0x25a>
 801298c:	20000020 	.word	0x20000020
 8012990:	20000e70 	.word	0x20000e70
 8012994:	20000e74 	.word	0x20000e74
 8012998:	2000001c 	.word	0x2000001c
 801299c:	20000e78 	.word	0x20000e78
 80129a0:	20000f00 	.word	0x20000f00
 80129a4:	20000f08 	.word	0x20000f08
 80129a8:	20000e7c 	.word	0x20000e7c
 80129ac:	20000e80 	.word	0x20000e80
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 80129b0:	2000      	movs	r0, #0
 80129b2:	f000 f97d 	bl	8012cb0 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80129b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80129b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80129ba:	401a      	ands	r2, r3
 80129bc:	4b22      	ldr	r3, [pc, #136]	@ (8012a48 <UTIL_SEQ_Run+0x2ec>)
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	4013      	ands	r3, r2
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d005      	beq.n	80129d2 <UTIL_SEQ_Run+0x276>
 80129c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80129c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129ca:	4013      	ands	r3, r2
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	f43f aedf 	beq.w	8012790 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80129d2:	4b1e      	ldr	r3, [pc, #120]	@ (8012a4c <UTIL_SEQ_Run+0x2f0>)
 80129d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80129d8:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 80129da:	4b1d      	ldr	r3, [pc, #116]	@ (8012a50 <UTIL_SEQ_Run+0x2f4>)
 80129dc:	681a      	ldr	r2, [r3, #0]
 80129de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80129e0:	4013      	ands	r3, r2
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d129      	bne.n	8012a3a <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 80129e6:	f000 f941 	bl	8012c6c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80129ea:	f3ef 8310 	mrs	r3, PRIMASK
 80129ee:	617b      	str	r3, [r7, #20]
  return(result);
 80129f0:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80129f2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80129f4:	b672      	cpsid	i
}
 80129f6:	bf00      	nop
        local_taskset = TaskSet;
 80129f8:	4b16      	ldr	r3, [pc, #88]	@ (8012a54 <UTIL_SEQ_Run+0x2f8>)
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 80129fe:	4b16      	ldr	r3, [pc, #88]	@ (8012a58 <UTIL_SEQ_Run+0x2fc>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8012a04:	4b15      	ldr	r3, [pc, #84]	@ (8012a5c <UTIL_SEQ_Run+0x300>)
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8012a0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a0e:	401a      	ands	r2, r3
 8012a10:	4b0d      	ldr	r3, [pc, #52]	@ (8012a48 <UTIL_SEQ_Run+0x2ec>)
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	4013      	ands	r3, r2
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d107      	bne.n	8012a2a <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 8012a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8012a50 <UTIL_SEQ_Run+0x2f4>)
 8012a1c:	681a      	ldr	r2, [r3, #0]
 8012a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012a20:	4013      	ands	r3, r2
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d101      	bne.n	8012a2a <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8012a26:	f7ef fe9d 	bl	8002764 <UTIL_SEQ_Idle>
 8012a2a:	6a3b      	ldr	r3, [r7, #32]
 8012a2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012a2e:	693b      	ldr	r3, [r7, #16]
 8012a30:	f383 8810 	msr	PRIMASK, r3
}
 8012a34:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 8012a36:	f000 f920 	bl	8012c7a <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 8012a3a:	4a03      	ldr	r2, [pc, #12]	@ (8012a48 <UTIL_SEQ_Run+0x2ec>)
 8012a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a3e:	6013      	str	r3, [r2, #0]

    return;
 8012a40:	bf00      	nop
}
 8012a42:	3750      	adds	r7, #80	@ 0x50
 8012a44:	46bd      	mov	sp, r7
 8012a46:	bd80      	pop	{r7, pc}
 8012a48:	20000020 	.word	0x20000020
 8012a4c:	20000e7c 	.word	0x20000e7c
 8012a50:	20000e78 	.word	0x20000e78
 8012a54:	20000e70 	.word	0x20000e70
 8012a58:	20000e74 	.word	0x20000e74
 8012a5c:	2000001c 	.word	0x2000001c

08012a60 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b088      	sub	sp, #32
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	60f8      	str	r0, [r7, #12]
 8012a68:	60b9      	str	r1, [r7, #8]
 8012a6a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012a6c:	f3ef 8310 	mrs	r3, PRIMASK
 8012a70:	617b      	str	r3, [r7, #20]
  return(result);
 8012a72:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8012a74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8012a76:	b672      	cpsid	i
}
 8012a78:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8012a7a:	68f8      	ldr	r0, [r7, #12]
 8012a7c:	f000 f923 	bl	8012cc6 <SEQ_BitPosition>
 8012a80:	4603      	mov	r3, r0
 8012a82:	4619      	mov	r1, r3
 8012a84:	4a06      	ldr	r2, [pc, #24]	@ (8012aa0 <UTIL_SEQ_RegTask+0x40>)
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8012a8c:	69fb      	ldr	r3, [r7, #28]
 8012a8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012a90:	69bb      	ldr	r3, [r7, #24]
 8012a92:	f383 8810 	msr	PRIMASK, r3
}
 8012a96:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8012a98:	bf00      	nop
}
 8012a9a:	3720      	adds	r7, #32
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}
 8012aa0:	20000e80 	.word	0x20000e80

08012aa4 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 8012aa4:	b480      	push	{r7}
 8012aa6:	b087      	sub	sp, #28
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	6078      	str	r0, [r7, #4]
 8012aac:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012aae:	f3ef 8310 	mrs	r3, PRIMASK
 8012ab2:	60fb      	str	r3, [r7, #12]
  return(result);
 8012ab4:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012ab6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012ab8:	b672      	cpsid	i
}
 8012aba:	bf00      	nop

    TaskSet |= TaskId_bm;
 8012abc:	4b0d      	ldr	r3, [pc, #52]	@ (8012af4 <UTIL_SEQ_SetTask+0x50>)
 8012abe:	681a      	ldr	r2, [r3, #0]
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	4313      	orrs	r3, r2
 8012ac4:	4a0b      	ldr	r2, [pc, #44]	@ (8012af4 <UTIL_SEQ_SetTask+0x50>)
 8012ac6:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8012ac8:	4a0b      	ldr	r2, [pc, #44]	@ (8012af8 <UTIL_SEQ_SetTask+0x54>)
 8012aca:	683b      	ldr	r3, [r7, #0]
 8012acc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	431a      	orrs	r2, r3
 8012ad4:	4908      	ldr	r1, [pc, #32]	@ (8012af8 <UTIL_SEQ_SetTask+0x54>)
 8012ad6:	683b      	ldr	r3, [r7, #0]
 8012ad8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8012adc:	697b      	ldr	r3, [r7, #20]
 8012ade:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012ae0:	693b      	ldr	r3, [r7, #16]
 8012ae2:	f383 8810 	msr	PRIMASK, r3
}
 8012ae6:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012ae8:	bf00      	nop
}
 8012aea:	371c      	adds	r7, #28
 8012aec:	46bd      	mov	sp, r7
 8012aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012af2:	4770      	bx	lr
 8012af4:	20000e70 	.word	0x20000e70
 8012af8:	20000f00 	.word	0x20000f00

08012afc <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8012afc:	b480      	push	{r7}
 8012afe:	b087      	sub	sp, #28
 8012b00:	af00      	add	r7, sp, #0
 8012b02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b04:	f3ef 8310 	mrs	r3, PRIMASK
 8012b08:	60fb      	str	r3, [r7, #12]
  return(result);
 8012b0a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012b0c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b0e:	b672      	cpsid	i
}
 8012b10:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	43da      	mvns	r2, r3
 8012b16:	4b08      	ldr	r3, [pc, #32]	@ (8012b38 <UTIL_SEQ_PauseTask+0x3c>)
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	4013      	ands	r3, r2
 8012b1c:	4a06      	ldr	r2, [pc, #24]	@ (8012b38 <UTIL_SEQ_PauseTask+0x3c>)
 8012b1e:	6013      	str	r3, [r2, #0]
 8012b20:	697b      	ldr	r3, [r7, #20]
 8012b22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012b24:	693b      	ldr	r3, [r7, #16]
 8012b26:	f383 8810 	msr	PRIMASK, r3
}
 8012b2a:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012b2c:	bf00      	nop
}
 8012b2e:	371c      	adds	r7, #28
 8012b30:	46bd      	mov	sp, r7
 8012b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b36:	4770      	bx	lr
 8012b38:	2000001c 	.word	0x2000001c

08012b3c <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8012b3c:	b480      	push	{r7}
 8012b3e:	b087      	sub	sp, #28
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b44:	f3ef 8310 	mrs	r3, PRIMASK
 8012b48:	60fb      	str	r3, [r7, #12]
  return(result);
 8012b4a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012b4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b4e:	b672      	cpsid	i
}
 8012b50:	bf00      	nop

    TaskMask |= TaskId_bm;
 8012b52:	4b09      	ldr	r3, [pc, #36]	@ (8012b78 <UTIL_SEQ_ResumeTask+0x3c>)
 8012b54:	681a      	ldr	r2, [r3, #0]
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	4313      	orrs	r3, r2
 8012b5a:	4a07      	ldr	r2, [pc, #28]	@ (8012b78 <UTIL_SEQ_ResumeTask+0x3c>)
 8012b5c:	6013      	str	r3, [r2, #0]
 8012b5e:	697b      	ldr	r3, [r7, #20]
 8012b60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012b62:	693b      	ldr	r3, [r7, #16]
 8012b64:	f383 8810 	msr	PRIMASK, r3
}
 8012b68:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012b6a:	bf00      	nop
}
 8012b6c:	371c      	adds	r7, #28
 8012b6e:	46bd      	mov	sp, r7
 8012b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b74:	4770      	bx	lr
 8012b76:	bf00      	nop
 8012b78:	2000001c 	.word	0x2000001c

08012b7c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b087      	sub	sp, #28
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b84:	f3ef 8310 	mrs	r3, PRIMASK
 8012b88:	60fb      	str	r3, [r7, #12]
  return(result);
 8012b8a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012b8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b8e:	b672      	cpsid	i
}
 8012b90:	bf00      	nop

    EvtSet |= EvtId_bm;
 8012b92:	4b09      	ldr	r3, [pc, #36]	@ (8012bb8 <UTIL_SEQ_SetEvt+0x3c>)
 8012b94:	681a      	ldr	r2, [r3, #0]
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	4313      	orrs	r3, r2
 8012b9a:	4a07      	ldr	r2, [pc, #28]	@ (8012bb8 <UTIL_SEQ_SetEvt+0x3c>)
 8012b9c:	6013      	str	r3, [r2, #0]
 8012b9e:	697b      	ldr	r3, [r7, #20]
 8012ba0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012ba2:	693b      	ldr	r3, [r7, #16]
 8012ba4:	f383 8810 	msr	PRIMASK, r3
}
 8012ba8:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012baa:	bf00      	nop
}
 8012bac:	371c      	adds	r7, #28
 8012bae:	46bd      	mov	sp, r7
 8012bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb4:	4770      	bx	lr
 8012bb6:	bf00      	nop
 8012bb8:	20000e74 	.word	0x20000e74

08012bbc <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b088      	sub	sp, #32
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8012bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8012c44 <UTIL_SEQ_WaitEvt+0x88>)
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8012bca:	4b1e      	ldr	r3, [pc, #120]	@ (8012c44 <UTIL_SEQ_WaitEvt+0x88>)
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012bd2:	d102      	bne.n	8012bda <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	61fb      	str	r3, [r7, #28]
 8012bd8:	e005      	b.n	8012be6 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8012bda:	4b1a      	ldr	r3, [pc, #104]	@ (8012c44 <UTIL_SEQ_WaitEvt+0x88>)
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	2201      	movs	r2, #1
 8012be0:	fa02 f303 	lsl.w	r3, r2, r3
 8012be4:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 8012be6:	4b18      	ldr	r3, [pc, #96]	@ (8012c48 <UTIL_SEQ_WaitEvt+0x8c>)
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 8012bec:	4a16      	ldr	r2, [pc, #88]	@ (8012c48 <UTIL_SEQ_WaitEvt+0x8c>)
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 8012bf2:	e003      	b.n	8012bfc <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8012bf4:	6879      	ldr	r1, [r7, #4]
 8012bf6:	69f8      	ldr	r0, [r7, #28]
 8012bf8:	f000 f82a 	bl	8012c50 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 8012bfc:	4b13      	ldr	r3, [pc, #76]	@ (8012c4c <UTIL_SEQ_WaitEvt+0x90>)
 8012bfe:	681a      	ldr	r2, [r3, #0]
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	4013      	ands	r3, r2
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d0f5      	beq.n	8012bf4 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 8012c08:	4a0e      	ldr	r2, [pc, #56]	@ (8012c44 <UTIL_SEQ_WaitEvt+0x88>)
 8012c0a:	69bb      	ldr	r3, [r7, #24]
 8012c0c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8012c12:	60bb      	str	r3, [r7, #8]
  return(result);
 8012c14:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012c16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8012c18:	b672      	cpsid	i
}
 8012c1a:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	43da      	mvns	r2, r3
 8012c20:	4b0a      	ldr	r3, [pc, #40]	@ (8012c4c <UTIL_SEQ_WaitEvt+0x90>)
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	4013      	ands	r3, r2
 8012c26:	4a09      	ldr	r2, [pc, #36]	@ (8012c4c <UTIL_SEQ_WaitEvt+0x90>)
 8012c28:	6013      	str	r3, [r2, #0]
 8012c2a:	693b      	ldr	r3, [r7, #16]
 8012c2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	f383 8810 	msr	PRIMASK, r3
}
 8012c34:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8012c36:	4a04      	ldr	r2, [pc, #16]	@ (8012c48 <UTIL_SEQ_WaitEvt+0x8c>)
 8012c38:	697b      	ldr	r3, [r7, #20]
 8012c3a:	6013      	str	r3, [r2, #0]
    return;
 8012c3c:	bf00      	nop
}
 8012c3e:	3720      	adds	r7, #32
 8012c40:	46bd      	mov	sp, r7
 8012c42:	bd80      	pop	{r7, pc}
 8012c44:	20000e7c 	.word	0x20000e7c
 8012c48:	20000e78 	.word	0x20000e78
 8012c4c:	20000e74 	.word	0x20000e74

08012c50 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8012c50:	b580      	push	{r7, lr}
 8012c52:	b082      	sub	sp, #8
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	6078      	str	r0, [r7, #4]
 8012c58:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	43db      	mvns	r3, r3
 8012c5e:	4618      	mov	r0, r3
 8012c60:	f7ff fd7c 	bl	801275c <UTIL_SEQ_Run>
    return;
 8012c64:	bf00      	nop
}
 8012c66:	3708      	adds	r7, #8
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}

08012c6c <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8012c6c:	b480      	push	{r7}
 8012c6e:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8012c70:	bf00      	nop
}
 8012c72:	46bd      	mov	sp, r7
 8012c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c78:	4770      	bx	lr

08012c7a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8012c7a:	b480      	push	{r7}
 8012c7c:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8012c7e:	bf00      	nop
}
 8012c80:	46bd      	mov	sp, r7
 8012c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c86:	4770      	bx	lr

08012c88 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8012c88:	b480      	push	{r7}
 8012c8a:	b083      	sub	sp, #12
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8012c90:	bf00      	nop
}
 8012c92:	370c      	adds	r7, #12
 8012c94:	46bd      	mov	sp, r7
 8012c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c9a:	4770      	bx	lr

08012c9c <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8012c9c:	b480      	push	{r7}
 8012c9e:	b083      	sub	sp, #12
 8012ca0:	af00      	add	r7, sp, #0
 8012ca2:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8012ca4:	bf00      	nop
}
 8012ca6:	370c      	adds	r7, #12
 8012ca8:	46bd      	mov	sp, r7
 8012caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cae:	4770      	bx	lr

08012cb0 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8012cb0:	b480      	push	{r7}
 8012cb2:	b083      	sub	sp, #12
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	4603      	mov	r3, r0
 8012cb8:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8012cba:	bf00      	nop
}
 8012cbc:	370c      	adds	r7, #12
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc4:	4770      	bx	lr

08012cc6 <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8012cc6:	b480      	push	{r7}
 8012cc8:	b085      	sub	sp, #20
 8012cca:	af00      	add	r7, sp, #0
 8012ccc:	6078      	str	r0, [r7, #4]
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d101      	bne.n	8012cdc <SEQ_BitPosition+0x16>
    return 32U;
 8012cd8:	2320      	movs	r3, #32
 8012cda:	e003      	b.n	8012ce4 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	fab3 f383 	clz	r3, r3
 8012ce2:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 8012ce4:	f1c3 031f 	rsb	r3, r3, #31
 8012ce8:	b2db      	uxtb	r3, r3
}
 8012cea:	4618      	mov	r0, r3
 8012cec:	3714      	adds	r7, #20
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf4:	4770      	bx	lr
	...

08012cf8 <neai_anomalydetection_init>:
 8012cf8:	b510      	push	{r4, lr}
 8012cfa:	4907      	ldr	r1, [pc, #28]	@ (8012d18 <neai_anomalydetection_init+0x20>)
 8012cfc:	4604      	mov	r4, r0
 8012cfe:	4807      	ldr	r0, [pc, #28]	@ (8012d1c <neai_anomalydetection_init+0x24>)
 8012d00:	f000 f872 	bl	8012de8 <preprocessing_context_init>
 8012d04:	4622      	mov	r2, r4
 8012d06:	4906      	ldr	r1, [pc, #24]	@ (8012d20 <neai_anomalydetection_init+0x28>)
 8012d08:	4806      	ldr	r0, [pc, #24]	@ (8012d24 <neai_anomalydetection_init+0x2c>)
 8012d0a:	f000 f91b 	bl	8012f44 <zsm_init>
 8012d0e:	4b06      	ldr	r3, [pc, #24]	@ (8012d28 <neai_anomalydetection_init+0x30>)
 8012d10:	2201      	movs	r2, #1
 8012d12:	701a      	strb	r2, [r3, #0]
 8012d14:	2000      	movs	r0, #0
 8012d16:	bd10      	pop	{r4, pc}
 8012d18:	08015290 	.word	0x08015290
 8012d1c:	20000f0c 	.word	0x20000f0c
 8012d20:	080153b4 	.word	0x080153b4
 8012d24:	200019b8 	.word	0x200019b8
 8012d28:	20001a98 	.word	0x20001a98

08012d2c <neai_anomalydetection_learn>:
 8012d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8012d58 <neai_anomalydetection_learn+0x2c>)
 8012d2e:	781b      	ldrb	r3, [r3, #0]
 8012d30:	b90b      	cbnz	r3, 8012d36 <neai_anomalydetection_learn+0xa>
 8012d32:	2002      	movs	r0, #2
 8012d34:	4770      	bx	lr
 8012d36:	b510      	push	{r4, lr}
 8012d38:	4601      	mov	r1, r0
 8012d3a:	4808      	ldr	r0, [pc, #32]	@ (8012d5c <neai_anomalydetection_learn+0x30>)
 8012d3c:	4c08      	ldr	r4, [pc, #32]	@ (8012d60 <neai_anomalydetection_learn+0x34>)
 8012d3e:	f000 f855 	bl	8012dec <preprocessing_chain_execute>
 8012d42:	4601      	mov	r1, r0
 8012d44:	4620      	mov	r0, r4
 8012d46:	f000 f93b 	bl	8012fc0 <zsm_learn>
 8012d4a:	6963      	ldr	r3, [r4, #20]
 8012d4c:	2b09      	cmp	r3, #9
 8012d4e:	bfcc      	ite	gt
 8012d50:	2005      	movgt	r0, #5
 8012d52:	2006      	movle	r0, #6
 8012d54:	bd10      	pop	{r4, pc}
 8012d56:	bf00      	nop
 8012d58:	20001a98 	.word	0x20001a98
 8012d5c:	20000f0c 	.word	0x20000f0c
 8012d60:	200019b8 	.word	0x200019b8

08012d64 <neai_anomalydetection_detect>:
 8012d64:	b3a0      	cbz	r0, 8012dd0 <neai_anomalydetection_detect+0x6c>
 8012d66:	b530      	push	{r4, r5, lr}
 8012d68:	460c      	mov	r4, r1
 8012d6a:	b083      	sub	sp, #12
 8012d6c:	b391      	cbz	r1, 8012dd4 <neai_anomalydetection_detect+0x70>
 8012d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8012dd8 <neai_anomalydetection_detect+0x74>)
 8012d70:	781b      	ldrb	r3, [r3, #0]
 8012d72:	22ff      	movs	r2, #255	@ 0xff
 8012d74:	700a      	strb	r2, [r1, #0]
 8012d76:	b333      	cbz	r3, 8012dc6 <neai_anomalydetection_detect+0x62>
 8012d78:	4d18      	ldr	r5, [pc, #96]	@ (8012ddc <neai_anomalydetection_detect+0x78>)
 8012d7a:	696b      	ldr	r3, [r5, #20]
 8012d7c:	2b09      	cmp	r3, #9
 8012d7e:	dd1d      	ble.n	8012dbc <neai_anomalydetection_detect+0x58>
 8012d80:	4601      	mov	r1, r0
 8012d82:	4817      	ldr	r0, [pc, #92]	@ (8012de0 <neai_anomalydetection_detect+0x7c>)
 8012d84:	f000 f832 	bl	8012dec <preprocessing_chain_execute>
 8012d88:	4601      	mov	r1, r0
 8012d8a:	4628      	mov	r0, r5
 8012d8c:	f000 f9f8 	bl	8013180 <zsm_detect>
 8012d90:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d98:	d418      	bmi.n	8012dcc <neai_anomalydetection_detect+0x68>
 8012d9a:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8012de4 <neai_anomalydetection_detect+0x80>
 8012d9e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8012da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012da6:	dc0c      	bgt.n	8012dc2 <neai_anomalydetection_detect+0x5e>
 8012da8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8012dac:	edcd 7a01 	vstr	s15, [sp, #4]
 8012db0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012db4:	7023      	strb	r3, [r4, #0]
 8012db6:	2000      	movs	r0, #0
 8012db8:	b003      	add	sp, #12
 8012dba:	bd30      	pop	{r4, r5, pc}
 8012dbc:	2006      	movs	r0, #6
 8012dbe:	b003      	add	sp, #12
 8012dc0:	bd30      	pop	{r4, r5, pc}
 8012dc2:	2364      	movs	r3, #100	@ 0x64
 8012dc4:	e7f6      	b.n	8012db4 <neai_anomalydetection_detect+0x50>
 8012dc6:	2002      	movs	r0, #2
 8012dc8:	b003      	add	sp, #12
 8012dca:	bd30      	pop	{r4, r5, pc}
 8012dcc:	2300      	movs	r3, #0
 8012dce:	e7f1      	b.n	8012db4 <neai_anomalydetection_detect+0x50>
 8012dd0:	2003      	movs	r0, #3
 8012dd2:	4770      	bx	lr
 8012dd4:	2003      	movs	r0, #3
 8012dd6:	e7f2      	b.n	8012dbe <neai_anomalydetection_detect+0x5a>
 8012dd8:	20001a98 	.word	0x20001a98
 8012ddc:	200019b8 	.word	0x200019b8
 8012de0:	20000f0c 	.word	0x20000f0c
 8012de4:	42c80000 	.word	0x42c80000

08012de8 <preprocessing_context_init>:
 8012de8:	6001      	str	r1, [r0, #0]
 8012dea:	4770      	bx	lr

08012dec <preprocessing_chain_execute>:
 8012dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012dee:	b083      	sub	sp, #12
 8012df0:	1d05      	adds	r5, r0, #4
 8012df2:	4604      	mov	r4, r0
 8012df4:	2601      	movs	r6, #1
 8012df6:	462a      	mov	r2, r5
 8012df8:	f504 7721 	add.w	r7, r4, #644	@ 0x284
 8012dfc:	9600      	str	r6, [sp, #0]
 8012dfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012e02:	f000 f811 	bl	8012e28 <apply_stft_from_interleaved>
 8012e06:	4620      	mov	r0, r4
 8012e08:	463a      	mov	r2, r7
 8012e0a:	4629      	mov	r1, r5
 8012e0c:	23a0      	movs	r3, #160	@ 0xa0
 8012e0e:	9600      	str	r6, [sp, #0]
 8012e10:	f000 fa4a 	bl	80132a8 <apply_feature_extraction>
 8012e14:	4638      	mov	r0, r7
 8012e16:	4633      	mov	r3, r6
 8012e18:	2216      	movs	r2, #22
 8012e1a:	4629      	mov	r1, r5
 8012e1c:	f000 f876 	bl	8012f0c <apply_absolute>
 8012e20:	4628      	mov	r0, r5
 8012e22:	b003      	add	sp, #12
 8012e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e26:	bf00      	nop

08012e28 <apply_stft_from_interleaved>:
 8012e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e2c:	ed2d 8b02 	vpush	{d8}
 8012e30:	b089      	sub	sp, #36	@ 0x24
 8012e32:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8012e36:	9005      	str	r0, [sp, #20]
 8012e38:	f1b9 0f00 	cmp.w	r9, #0
 8012e3c:	9107      	str	r1, [sp, #28]
 8012e3e:	dd51      	ble.n	8012ee4 <apply_stft_from_interleaved+0xbc>
 8012e40:	2100      	movs	r1, #0
 8012e42:	4613      	mov	r3, r2
 8012e44:	ea4f 0589 	mov.w	r5, r9, lsl #2
 8012e48:	9103      	str	r1, [sp, #12]
 8012e4a:	f500 7a37 	add.w	sl, r0, #732	@ 0x2dc
 8012e4e:	f500 7477 	add.w	r4, r0, #988	@ 0x3dc
 8012e52:	f200 4bdc 	addw	fp, r0, #1244	@ 0x4dc
 8012e56:	f200 575c 	addw	r7, r0, #1372	@ 0x55c
 8012e5a:	9a05      	ldr	r2, [sp, #20]
 8012e5c:	6812      	ldr	r2, [r2, #0]
 8012e5e:	9206      	str	r2, [sp, #24]
 8012e60:	e9d2 6200 	ldrd	r6, r2, [r2]
 8012e64:	2100      	movs	r1, #0
 8012e66:	ed92 8a00 	vldr	s16, [r2]
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012e70:	f001 fda0 	bl	80149b4 <memset>
 8012e74:	f1a6 0804 	sub.w	r8, r6, #4
 8012e78:	9004      	str	r0, [sp, #16]
 8012e7a:	2600      	movs	r6, #0
 8012e7c:	f1b9 0f01 	cmp.w	r9, #1
 8012e80:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8012e84:	d133      	bne.n	8012eee <apply_stft_from_interleaved+0xc6>
 8012e86:	9b03      	ldr	r3, [sp, #12]
 8012e88:	bb8b      	cbnz	r3, 8012eee <apply_stft_from_interleaved+0xc6>
 8012e8a:	9b07      	ldr	r3, [sp, #28]
 8012e8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012e90:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8012e94:	4650      	mov	r0, sl
 8012e96:	f001 fdbf 	bl	8014a18 <memcpy>
 8012e9a:	2340      	movs	r3, #64	@ 0x40
 8012e9c:	2201      	movs	r2, #1
 8012e9e:	e9cd 3200 	strd	r3, r2, [sp]
 8012ea2:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8012ea6:	4623      	mov	r3, r4
 8012ea8:	4652      	mov	r2, sl
 8012eaa:	f000 f833 	bl	8012f14 <apply_window_function>
 8012eae:	4659      	mov	r1, fp
 8012eb0:	eeb0 0a48 	vmov.f32	s0, s16
 8012eb4:	4620      	mov	r0, r4
 8012eb6:	f000 fc25 	bl	8013704 <convert_to_frequency_domain_normalized>
 8012eba:	9b04      	ldr	r3, [sp, #16]
 8012ebc:	465a      	mov	r2, fp
 8012ebe:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 8012ec2:	f852 3b04 	ldr.w	r3, [r2], #4
 8012ec6:	f841 3b04 	str.w	r3, [r1], #4
 8012eca:	4297      	cmp	r7, r2
 8012ecc:	d1f9      	bne.n	8012ec2 <apply_stft_from_interleaved+0x9a>
 8012ece:	3620      	adds	r6, #32
 8012ed0:	2ea0      	cmp	r6, #160	@ 0xa0
 8012ed2:	d1d3      	bne.n	8012e7c <apply_stft_from_interleaved+0x54>
 8012ed4:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8012ed8:	3201      	adds	r2, #1
 8012eda:	4591      	cmp	r9, r2
 8012edc:	9203      	str	r2, [sp, #12]
 8012ede:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8012ee2:	d1ba      	bne.n	8012e5a <apply_stft_from_interleaved+0x32>
 8012ee4:	b009      	add	sp, #36	@ 0x24
 8012ee6:	ecbd 8b02 	vpop	{d8}
 8012eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012eee:	9b03      	ldr	r3, [sp, #12]
 8012ef0:	fb01 3209 	mla	r2, r1, r9, r3
 8012ef4:	9b07      	ldr	r3, [sp, #28]
 8012ef6:	4651      	mov	r1, sl
 8012ef8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8012efc:	6813      	ldr	r3, [r2, #0]
 8012efe:	f841 3b04 	str.w	r3, [r1], #4
 8012f02:	428c      	cmp	r4, r1
 8012f04:	442a      	add	r2, r5
 8012f06:	d1f9      	bne.n	8012efc <apply_stft_from_interleaved+0xd4>
 8012f08:	e7c7      	b.n	8012e9a <apply_stft_from_interleaved+0x72>
 8012f0a:	bf00      	nop

08012f0c <apply_absolute>:
 8012f0c:	fb03 f202 	mul.w	r2, r3, r2
 8012f10:	f000 b9c8 	b.w	80132a4 <signal_abs_f32>

08012f14 <apply_window_function>:
 8012f14:	b430      	push	{r4, r5}
 8012f16:	f89d 400c 	ldrb.w	r4, [sp, #12]
 8012f1a:	9d02      	ldr	r5, [sp, #8]
 8012f1c:	4610      	mov	r0, r2
 8012f1e:	469c      	mov	ip, r3
 8012f20:	b94c      	cbnz	r4, 8012f36 <apply_window_function+0x22>
 8012f22:	429a      	cmp	r2, r3
 8012f24:	d005      	beq.n	8012f32 <apply_window_function+0x1e>
 8012f26:	00aa      	lsls	r2, r5, #2
 8012f28:	4601      	mov	r1, r0
 8012f2a:	bc30      	pop	{r4, r5}
 8012f2c:	4618      	mov	r0, r3
 8012f2e:	f001 bd73 	b.w	8014a18 <memcpy>
 8012f32:	bc30      	pop	{r4, r5}
 8012f34:	4770      	bx	lr
 8012f36:	462b      	mov	r3, r5
 8012f38:	6889      	ldr	r1, [r1, #8]
 8012f3a:	bc30      	pop	{r4, r5}
 8012f3c:	4662      	mov	r2, ip
 8012f3e:	f000 b9af 	b.w	80132a0 <signal_mult_f32>
 8012f42:	bf00      	nop

08012f44 <zsm_init>:
 8012f44:	b570      	push	{r4, r5, r6, lr}
 8012f46:	4604      	mov	r4, r0
 8012f48:	f8c0 10dc 	str.w	r1, [r0, #220]	@ 0xdc
 8012f4c:	b1f2      	cbz	r2, 8012f8c <zsm_init+0x48>
 8012f4e:	460e      	mov	r6, r1
 8012f50:	2258      	movs	r2, #88	@ 0x58
 8012f52:	3120      	adds	r1, #32
 8012f54:	302c      	adds	r0, #44	@ 0x2c
 8012f56:	f001 fd5f 	bl	8014a18 <memcpy>
 8012f5a:	2258      	movs	r2, #88	@ 0x58
 8012f5c:	f106 0178 	add.w	r1, r6, #120	@ 0x78
 8012f60:	f104 0084 	add.w	r0, r4, #132	@ 0x84
 8012f64:	f001 fd58 	bl	8014a18 <memcpy>
 8012f68:	6973      	ldr	r3, [r6, #20]
 8012f6a:	6932      	ldr	r2, [r6, #16]
 8012f6c:	69b1      	ldr	r1, [r6, #24]
 8012f6e:	6223      	str	r3, [r4, #32]
 8012f70:	e9d6 5302 	ldrd	r5, r3, [r6, #8]
 8012f74:	61e2      	str	r2, [r4, #28]
 8012f76:	69f2      	ldr	r2, [r6, #28]
 8012f78:	62a2      	str	r2, [r4, #40]	@ 0x28
 8012f7a:	6261      	str	r1, [r4, #36]	@ 0x24
 8012f7c:	61a3      	str	r3, [r4, #24]
 8012f7e:	2300      	movs	r3, #0
 8012f80:	2201      	movs	r2, #1
 8012f82:	6165      	str	r5, [r4, #20]
 8012f84:	6063      	str	r3, [r4, #4]
 8012f86:	60a3      	str	r3, [r4, #8]
 8012f88:	6022      	str	r2, [r4, #0]
 8012f8a:	bd70      	pop	{r4, r5, r6, pc}
 8012f8c:	4615      	mov	r5, r2
 8012f8e:	4629      	mov	r1, r5
 8012f90:	2258      	movs	r2, #88	@ 0x58
 8012f92:	302c      	adds	r0, #44	@ 0x2c
 8012f94:	f001 fd0e 	bl	80149b4 <memset>
 8012f98:	2258      	movs	r2, #88	@ 0x58
 8012f9a:	4629      	mov	r1, r5
 8012f9c:	f104 0084 	add.w	r0, r4, #132	@ 0x84
 8012fa0:	f001 fd08 	bl	80149b4 <memset>
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	4a04      	ldr	r2, [pc, #16]	@ (8012fb8 <zsm_init+0x74>)
 8012fa8:	61e3      	str	r3, [r4, #28]
 8012faa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8012fae:	6223      	str	r3, [r4, #32]
 8012fb0:	6261      	str	r1, [r4, #36]	@ 0x24
 8012fb2:	62a2      	str	r2, [r4, #40]	@ 0x28
 8012fb4:	61a5      	str	r5, [r4, #24]
 8012fb6:	e7e2      	b.n	8012f7e <zsm_init+0x3a>
 8012fb8:	40400000 	.word	0x40400000
 8012fbc:	00000000 	.word	0x00000000

08012fc0 <zsm_learn>:
 8012fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fc4:	f8d0 8014 	ldr.w	r8, [r0, #20]
 8012fc8:	ed2d 8b02 	vpush	{d8}
 8012fcc:	f1b8 0f01 	cmp.w	r8, #1
 8012fd0:	b086      	sub	sp, #24
 8012fd2:	4607      	mov	r7, r0
 8012fd4:	460d      	mov	r5, r1
 8012fd6:	f100 0684 	add.w	r6, r0, #132	@ 0x84
 8012fda:	f100 042c 	add.w	r4, r0, #44	@ 0x2c
 8012fde:	dd7e      	ble.n	80130de <zsm_learn+0x11e>
 8012fe0:	2316      	movs	r3, #22
 8012fe2:	4632      	mov	r2, r6
 8012fe4:	9300      	str	r3, [sp, #0]
 8012fe6:	2002      	movs	r0, #2
 8012fe8:	460b      	mov	r3, r1
 8012fea:	4621      	mov	r1, r4
 8012fec:	f000 fca6 	bl	801393c <get_z_score_mean_max>
 8012ff0:	edd7 7a06 	vldr	s15, [r7, #24]
 8012ff4:	69bb      	ldr	r3, [r7, #24]
 8012ff6:	ed97 6a08 	vldr	s12, [r7, #32]
 8012ffa:	edd7 6a07 	vldr	s13, [r7, #28]
 8012ffe:	f8d7 8014 	ldr.w	r8, [r7, #20]
 8013002:	ed97 7a01 	vldr	s14, [r7, #4]
 8013006:	edd7 5a02 	vldr	s11, [r7, #8]
 801300a:	ed9f 8a5b 	vldr	s16, [pc, #364]	@ 8013178 <zsm_learn+0x1b8>
 801300e:	ed8d 0a04 	vstr	s0, [sp, #16]
 8013012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013016:	3301      	adds	r3, #1
 8013018:	ee67 6aa6 	vmul.f32	s13, s15, s13
 801301c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8013020:	ee06 3a10 	vmov	s12, r3
 8013024:	ee76 6a80 	vadd.f32	s13, s13, s0
 8013028:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801302c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8013030:	61bb      	str	r3, [r7, #24]
 8013032:	ee86 5a86 	vdiv.f32	s10, s13, s12
 8013036:	f1a8 0302 	sub.w	r3, r8, #2
 801303a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 801303e:	ee07 3a90 	vmov	s15, r3
 8013042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013046:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801304a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801304e:	edc7 6a08 	vstr	s13, [r7, #32]
 8013052:	ee06 3a90 	vmov	s13, r3
 8013056:	ee37 7a00 	vadd.f32	s14, s14, s0
 801305a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801305e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8013062:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8013066:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801306a:	ed87 5a07 	vstr	s10, [r7, #28]
 801306e:	eec7 8aa6 	vdiv.f32	s17, s15, s13
 8013072:	ee66 7a08 	vmul.f32	s15, s12, s16
 8013076:	ed87 6a01 	vstr	s12, [r7, #4]
 801307a:	ee17 0a90 	vmov	r0, s15
 801307e:	edc7 8a02 	vstr	s17, [r7, #8]
 8013082:	edcd 0a05 	vstr	s1, [sp, #20]
 8013086:	f7ed f9e7 	bl	8000458 <__aeabi_f2d>
 801308a:	ed9f 1b37 	vldr	d1, [pc, #220]	@ 8013168 <zsm_learn+0x1a8>
 801308e:	ec41 0b10 	vmov	d0, r0, r1
 8013092:	f001 fe26 	bl	8014ce2 <fmax>
 8013096:	ec51 0b10 	vmov	r0, r1, d0
 801309a:	f7ed fce5 	bl	8000a68 <__aeabi_d2f>
 801309e:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 80130a2:	ee00 0a10 	vmov	s0, r0
 80130a6:	f001 fe46 	bl	8014d36 <fminf>
 80130aa:	ee68 7a88 	vmul.f32	s15, s17, s16
 80130ae:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 80130b2:	ee17 0a90 	vmov	r0, s15
 80130b6:	f7ed f9cf 	bl	8000458 <__aeabi_f2d>
 80130ba:	ed9f 1b2d 	vldr	d1, [pc, #180]	@ 8013170 <zsm_learn+0x1b0>
 80130be:	ec41 0b10 	vmov	d0, r0, r1
 80130c2:	f001 fe0e 	bl	8014ce2 <fmax>
 80130c6:	ec51 0b10 	vmov	r0, r1, d0
 80130ca:	f7ed fccd 	bl	8000a68 <__aeabi_d2f>
 80130ce:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 801317c <zsm_learn+0x1bc>
 80130d2:	ee00 0a10 	vmov	s0, r0
 80130d6:	f001 fe2e 	bl	8014d36 <fminf>
 80130da:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
 80130de:	ee07 8a90 	vmov	s15, r8
 80130e2:	f108 0301 	add.w	r3, r8, #1
 80130e6:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 80130ea:	ee07 3a90 	vmov	s15, r3
 80130ee:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80130f2:	46a8      	mov	r8, r5
 80130f4:	4635      	mov	r5, r6
 80130f6:	edd4 7a00 	vldr	s15, [r4]
 80130fa:	edd8 6a00 	vldr	s13, [r8]
 80130fe:	ee27 7aa8 	vmul.f32	s14, s15, s17
 8013102:	ee37 7a26 	vadd.f32	s14, s14, s13
 8013106:	ee87 6a08 	vdiv.f32	s12, s14, s16
 801310a:	eca4 6a01 	vstmia	r4!, {s12}
 801310e:	ecf8 6a01 	vldmia	r8!, {s13}
 8013112:	ecb5 7a01 	vldmia	r5!, {s14}
 8013116:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801311a:	ee27 7a07 	vmul.f32	s14, s14, s14
 801311e:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8013122:	ee27 7a28 	vmul.f32	s14, s14, s17
 8013126:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801312a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801312e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8013132:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8013136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801313a:	d40b      	bmi.n	8013154 <zsm_learn+0x194>
 801313c:	eef1 7ac0 	vsqrt.f32	s15, s0
 8013140:	42a6      	cmp	r6, r4
 8013142:	ed45 7a01 	vstr	s15, [r5, #-4]
 8013146:	d1d6      	bne.n	80130f6 <zsm_learn+0x136>
 8013148:	617b      	str	r3, [r7, #20]
 801314a:	b006      	add	sp, #24
 801314c:	ecbd 8b02 	vpop	{d8}
 8013150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013154:	9303      	str	r3, [sp, #12]
 8013156:	f001 fc9b 	bl	8014a90 <sqrtf>
 801315a:	42a6      	cmp	r6, r4
 801315c:	9b03      	ldr	r3, [sp, #12]
 801315e:	ed05 0a01 	vstr	s0, [r5, #-4]
 8013162:	d1c8      	bne.n	80130f6 <zsm_learn+0x136>
 8013164:	e7f0      	b.n	8013148 <zsm_learn+0x188>
 8013166:	bf00      	nop
 8013168:	00000000 	.word	0x00000000
 801316c:	3ff00000 	.word	0x3ff00000
 8013170:	00000000 	.word	0x00000000
 8013174:	40080000 	.word	0x40080000
 8013178:	3f91eb85 	.word	0x3f91eb85
 801317c:	42c80000 	.word	0x42c80000

08013180 <zsm_detect>:
 8013180:	6943      	ldr	r3, [r0, #20]
 8013182:	b913      	cbnz	r3, 801318a <zsm_detect+0xa>
 8013184:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8013258 <zsm_detect+0xd8>
 8013188:	4770      	bx	lr
 801318a:	b510      	push	{r4, lr}
 801318c:	ed2d 8b02 	vpush	{d8}
 8013190:	b084      	sub	sp, #16
 8013192:	2316      	movs	r3, #22
 8013194:	f100 0284 	add.w	r2, r0, #132	@ 0x84
 8013198:	4604      	mov	r4, r0
 801319a:	9300      	str	r3, [sp, #0]
 801319c:	460b      	mov	r3, r1
 801319e:	f100 012c 	add.w	r1, r0, #44	@ 0x2c
 80131a2:	2002      	movs	r0, #2
 80131a4:	f000 fbca 	bl	801393c <get_z_score_mean_max>
 80131a8:	edd4 6a0a 	vldr	s13, [r4, #40]	@ 0x28
 80131ac:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 801325c <zsm_detect+0xdc>
 80131b0:	eec0 7aa6 	vdiv.f32	s15, s1, s13
 80131b4:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80131b8:	ee77 7ae8 	vsub.f32	s15, s15, s17
 80131bc:	eeb0 8a40 	vmov.f32	s16, s0
 80131c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80131c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80131c8:	ee17 0a90 	vmov	r0, s15
 80131cc:	f7ed f944 	bl	8000458 <__aeabi_f2d>
 80131d0:	ed9f 1b1f 	vldr	d1, [pc, #124]	@ 8013250 <zsm_detect+0xd0>
 80131d4:	ec41 0b10 	vmov	d0, r0, r1
 80131d8:	f001 fd83 	bl	8014ce2 <fmax>
 80131dc:	ec51 0b10 	vmov	r0, r1, d0
 80131e0:	f7ed fc42 	bl	8000a68 <__aeabi_d2f>
 80131e4:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80131e8:	ee00 0a10 	vmov	s0, r0
 80131ec:	f001 fda3 	bl	8014d36 <fminf>
 80131f0:	ed94 6a09 	vldr	s12, [r4, #36]	@ 0x24
 80131f4:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8013260 <zsm_detect+0xe0>
 80131f8:	eec8 7a06 	vdiv.f32	s15, s16, s12
 80131fc:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8013200:	ee77 7ae8 	vsub.f32	s15, s15, s17
 8013204:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8013208:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801320c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013214:	ee17 0a90 	vmov	r0, s15
 8013218:	f7ed f91e 	bl	8000458 <__aeabi_f2d>
 801321c:	ed9f 1b0c 	vldr	d1, [pc, #48]	@ 8013250 <zsm_detect+0xd0>
 8013220:	ec41 0b10 	vmov	d0, r0, r1
 8013224:	f001 fd5d 	bl	8014ce2 <fmax>
 8013228:	ec51 0b10 	vmov	r0, r1, d0
 801322c:	f7ed fc1c 	bl	8000a68 <__aeabi_d2f>
 8013230:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8013234:	ee00 0a10 	vmov	s0, r0
 8013238:	f001 fd7d 	bl	8014d36 <fminf>
 801323c:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8013240:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013244:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013248:	b004      	add	sp, #16
 801324a:	ecbd 8b02 	vpop	{d8}
 801324e:	bd10      	pop	{r4, pc}
	...
 801325c:	3f7ae148 	.word	0x3f7ae148
 8013260:	3f5eb852 	.word	0x3f5eb852

08013264 <signal_rfft_f32>:
 8013264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013268:	4f09      	ldr	r7, [pc, #36]	@ (8013290 <signal_rfft_f32+0x2c>)
 801326a:	683b      	ldr	r3, [r7, #0]
 801326c:	4293      	cmp	r3, r2
 801326e:	4605      	mov	r5, r0
 8013270:	460e      	mov	r6, r1
 8013272:	d005      	beq.n	8013280 <signal_rfft_f32+0x1c>
 8013274:	4614      	mov	r4, r2
 8013276:	4807      	ldr	r0, [pc, #28]	@ (8013294 <signal_rfft_f32+0x30>)
 8013278:	b291      	uxth	r1, r2
 801327a:	f000 fcff 	bl	8013c7c <neai_arm_rfft_fast_init_f32>
 801327e:	603c      	str	r4, [r7, #0]
 8013280:	4632      	mov	r2, r6
 8013282:	4629      	mov	r1, r5
 8013284:	4803      	ldr	r0, [pc, #12]	@ (8013294 <signal_rfft_f32+0x30>)
 8013286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801328a:	2300      	movs	r3, #0
 801328c:	f000 bc30 	b.w	8013af0 <neai_arm_rfft_fast_f32>
 8013290:	20001a9c 	.word	0x20001a9c
 8013294:	20001aa0 	.word	0x20001aa0

08013298 <signal_cmplx_mag_f32>:
 8013298:	f000 bbfc 	b.w	8013a94 <neai_arm_cmplx_mag_f32>

0801329c <signal_scale_f32>:
 801329c:	f000 bd0a 	b.w	8013cb4 <neai_arm_scale_f32>

080132a0 <signal_mult_f32>:
 80132a0:	f000 bc1a 	b.w	8013ad8 <neai_arm_mult_f32>

080132a4 <signal_abs_f32>:
 80132a4:	f000 bbec 	b.w	8013a80 <neai_arm_abs_f32>

080132a8 <apply_feature_extraction>:
 80132a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132ac:	b083      	sub	sp, #12
 80132ae:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 80132b2:	f1b8 0f00 	cmp.w	r8, #0
 80132b6:	dd26      	ble.n	8013306 <apply_feature_extraction+0x5e>
 80132b8:	f500 7737 	add.w	r7, r0, #732	@ 0x2dc
 80132bc:	e9cd 0100 	strd	r0, r1, [sp]
 80132c0:	469a      	mov	sl, r3
 80132c2:	2600      	movs	r6, #0
 80132c4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80132c8:	eb01 0483 	add.w	r4, r1, r3, lsl #2
 80132cc:	463b      	mov	r3, r7
 80132ce:	4693      	mov	fp, r2
 80132d0:	4657      	mov	r7, sl
 80132d2:	4635      	mov	r5, r6
 80132d4:	469a      	mov	sl, r3
 80132d6:	2f00      	cmp	r7, #0
 80132d8:	dd09      	ble.n	80132ee <apply_feature_extraction+0x46>
 80132da:	9b01      	ldr	r3, [sp, #4]
 80132dc:	4650      	mov	r0, sl
 80132de:	eb03 0286 	add.w	r2, r3, r6, lsl #2
 80132e2:	f852 3b04 	ldr.w	r3, [r2], #4
 80132e6:	f840 3b04 	str.w	r3, [r0], #4
 80132ea:	42a2      	cmp	r2, r4
 80132ec:	d1f9      	bne.n	80132e2 <apply_feature_extraction+0x3a>
 80132ee:	465a      	mov	r2, fp
 80132f0:	9800      	ldr	r0, [sp, #0]
 80132f2:	4651      	mov	r1, sl
 80132f4:	3501      	adds	r5, #1
 80132f6:	f000 f809 	bl	801330c <compute_features>
 80132fa:	45a8      	cmp	r8, r5
 80132fc:	f10b 0b58 	add.w	fp, fp, #88	@ 0x58
 8013300:	443e      	add	r6, r7
 8013302:	444c      	add	r4, r9
 8013304:	d1e7      	bne.n	80132d6 <apply_feature_extraction+0x2e>
 8013306:	b003      	add	sp, #12
 8013308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801330c <compute_features>:
 801330c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013310:	4607      	mov	r7, r0
 8013312:	4614      	mov	r4, r2
 8013314:	ed2d 8b0a 	vpush	{d8-d12}
 8013318:	460e      	mov	r6, r1
 801331a:	f207 55ac 	addw	r5, r7, #1452	@ 0x5ac
 801331e:	2258      	movs	r2, #88	@ 0x58
 8013320:	2100      	movs	r1, #0
 8013322:	4620      	mov	r0, r4
 8013324:	f001 fb46 	bl	80149b4 <memset>
 8013328:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801332c:	4631      	mov	r1, r6
 801332e:	4628      	mov	r0, r5
 8013330:	f001 fb72 	bl	8014a18 <memcpy>
 8013334:	22a0      	movs	r2, #160	@ 0xa0
 8013336:	f607 012c 	addw	r1, r7, #2092	@ 0x82c
 801333a:	4628      	mov	r0, r5
 801333c:	f000 fa88 	bl	8013850 <merge_sort>
 8013340:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8013344:	ed93 7a00 	vldr	s14, [r3]
 8013348:	eddf 6aea 	vldr	s13, [pc, #936]	@ 80136f4 <compute_features+0x3e8>
 801334c:	ed9f 6aea 	vldr	s12, [pc, #936]	@ 80136f8 <compute_features+0x3ec>
 8013350:	eddf 8aea 	vldr	s17, [pc, #936]	@ 80136fc <compute_features+0x3f0>
 8013354:	f207 53cc 	addw	r3, r7, #1484	@ 0x5cc
 8013358:	edd3 7a00 	vldr	s15, [r3]
 801335c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013360:	f507 63c9 	add.w	r3, r7, #1608	@ 0x648
 8013364:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013368:	eeb6 5a08 	vmov.f32	s10, #104	@ 0x3f400000  0.750
 801336c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013370:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 8013374:	edc4 7a0d 	vstr	s15, [r4, #52]	@ 0x34
 8013378:	ed93 7a00 	vldr	s14, [r3]
 801337c:	f207 634c 	addw	r3, r7, #1612	@ 0x64c
 8013380:	edd3 7a00 	vldr	s15, [r3]
 8013384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013388:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 801338c:	ee67 7a85 	vmul.f32	s15, s15, s10
 8013390:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8013394:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013398:	46b0      	mov	r8, r6
 801339a:	edc4 7a11 	vstr	s15, [r4, #68]	@ 0x44
 801339e:	ed93 7a00 	vldr	s14, [r3]
 80133a2:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 80133a6:	edd3 7a00 	vldr	s15, [r3]
 80133aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80133ae:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 80133b2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80133b6:	2201      	movs	r2, #1
 80133b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80133bc:	edc4 7a06 	vstr	s15, [r4, #24]
 80133c0:	ed93 7a00 	vldr	s14, [r3]
 80133c4:	f607 030c 	addw	r3, r7, #2060	@ 0x80c
 80133c8:	edd3 7a00 	vldr	s15, [r3]
 80133cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80133d0:	f507 63dd 	add.w	r3, r7, #1768	@ 0x6e8
 80133d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80133d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80133dc:	edc4 7a08 	vstr	s15, [r4, #32]
 80133e0:	ed93 7a00 	vldr	s14, [r3]
 80133e4:	f207 63ec 	addw	r3, r7, #1772	@ 0x6ec
 80133e8:	edd3 7a00 	vldr	s15, [r3]
 80133ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80133f0:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 80133f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80133f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80133fc:	edc4 7a14 	vstr	s15, [r4, #80]	@ 0x50
 8013400:	ed96 7a00 	vldr	s14, [r6]
 8013404:	ed95 ba00 	vldr	s22, [r5]
 8013408:	edd3 aa00 	vldr	s21, [r3]
 801340c:	eeb0 6ac7 	vabs.f32	s12, s14
 8013410:	eef1 5ac6 	vsqrt.f32	s11, s12
 8013414:	4633      	mov	r3, r6
 8013416:	ee27 5a07 	vmul.f32	s10, s14, s14
 801341a:	eef0 7a47 	vmov.f32	s15, s14
 801341e:	edd3 6a01 	vldr	s13, [r3, #4]
 8013422:	ee17 0a90 	vmov	r0, s15
 8013426:	ee16 1a90 	vmov	r1, s13
 801342a:	edd3 7a02 	vldr	s15, [r3, #8]
 801342e:	eef0 4ae6 	vabs.f32	s9, s13
 8013432:	ee66 3aa6 	vmul.f32	s7, s13, s13
 8013436:	eeb1 4ae4 	vsqrt.f32	s8, s9
 801343a:	ea91 0f00 	teq	r1, r0
 801343e:	f102 0202 	add.w	r2, r2, #2
 8013442:	f103 0308 	add.w	r3, r3, #8
 8013446:	ee36 7a87 	vadd.f32	s14, s13, s14
 801344a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801344e:	bf48      	it	mi
 8013450:	ee78 8aa6 	vaddmi.f32	s17, s17, s13
 8013454:	ee33 5a85 	vadd.f32	s10, s7, s10
 8013458:	eef0 3a66 	vmov.f32	s7, s13
 801345c:	eef0 6ae7 	vabs.f32	s13, s15
 8013460:	ee34 6a86 	vadd.f32	s12, s9, s12
 8013464:	eef1 4ae6 	vsqrt.f32	s9, s13
 8013468:	ee17 0a90 	vmov	r0, s15
 801346c:	ee74 5a25 	vadd.f32	s11, s8, s11
 8013470:	ea91 0f00 	teq	r1, r0
 8013474:	ee27 4aa7 	vmul.f32	s8, s15, s15
 8013478:	bf48      	it	mi
 801347a:	ee78 8aa3 	vaddmi.f32	s17, s17, s7
 801347e:	2a9f      	cmp	r2, #159	@ 0x9f
 8013480:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013484:	ee36 6a26 	vadd.f32	s12, s12, s13
 8013488:	ee34 5a05 	vadd.f32	s10, s8, s10
 801348c:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8013490:	d1c5      	bne.n	801341e <compute_features+0x112>
 8013492:	edd6 7a9f 	vldr	s15, [r6, #636]	@ 0x27c
 8013496:	f8d6 3278 	ldr.w	r3, [r6, #632]	@ 0x278
 801349a:	ee17 2a90 	vmov	r2, s15
 801349e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80134a2:	ea93 0f02 	teq	r3, r2
 80134a6:	eef0 4ae7 	vabs.f32	s9, s15
 80134aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80134ae:	bf44      	itt	mi
 80134b0:	eef7 7a00 	vmovmi.f32	s15, #112	@ 0x3f800000  1.0
 80134b4:	ee78 8aa7 	vaddmi.f32	s17, s17, s15
 80134b8:	ee76 6a85 	vadd.f32	s13, s13, s10
 80134bc:	eddf 7a90 	vldr	s15, [pc, #576]	@ 8013700 <compute_features+0x3f4>
 80134c0:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 80134c4:	eeb1 4ae4 	vsqrt.f32	s8, s9
 80134c8:	ee87 8a27 	vdiv.f32	s16, s14, s15
 80134cc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80134d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134d4:	ee76 ba24 	vadd.f32	s23, s12, s9
 80134d8:	ee35 ca84 	vadd.f32	s24, s11, s8
 80134dc:	ed84 8a0c 	vstr	s16, [r4, #48]	@ 0x30
 80134e0:	f100 8102 	bmi.w	80136e8 <compute_features+0x3dc>
 80134e4:	eeb1 aac0 	vsqrt.f32	s20, s0
 80134e8:	f506 7520 	add.w	r5, r6, #640	@ 0x280
 80134ec:	4633      	mov	r3, r6
 80134ee:	eddf 7a84 	vldr	s15, [pc, #528]	@ 8013700 <compute_features+0x3f4>
 80134f2:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 80136fc <compute_features+0x3f0>
 80134f6:	ed84 aa01 	vstr	s20, [r4, #4]
 80134fa:	eeb0 9acb 	vabs.f32	s18, s22
 80134fe:	eecc 9a27 	vdiv.f32	s19, s24, s15
 8013502:	eef0 7aea 	vabs.f32	s15, s21
 8013506:	eeb4 9a67 	vcmp.f32	s18, s15
 801350a:	ee7a 6acb 	vsub.f32	s13, s21, s22
 801350e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013512:	bf48      	it	mi
 8013514:	eeb0 9a67 	vmovmi.f32	s18, s15
 8013518:	edc4 8a05 	vstr	s17, [r4, #20]
 801351c:	ed84 ba07 	vstr	s22, [r4, #28]
 8013520:	edc4 aa02 	vstr	s21, [r4, #8]
 8013524:	ed84 9a12 	vstr	s18, [r4, #72]	@ 0x48
 8013528:	edc4 6a15 	vstr	s13, [r4, #84]	@ 0x54
 801352c:	ecf3 7a01 	vldmia	r3!, {s15}
 8013530:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8013534:	42ab      	cmp	r3, r5
 8013536:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801353a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801353e:	d1f5      	bne.n	801352c <compute_features+0x220>
 8013540:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8013700 <compute_features+0x3f4>
 8013544:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013548:	eecb 8aa6 	vdiv.f32	s17, s23, s13
 801354c:	ee17 0a90 	vmov	r0, s15
 8013550:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 8013554:	f7ec ff80 	bl	8000458 <__aeabi_f2d>
 8013558:	ec41 0b10 	vmov	d0, r0, r1
 801355c:	f001 fab6 	bl	8014acc <sqrt>
 8013560:	ee69 9aa9 	vmul.f32	s19, s19, s19
 8013564:	ec51 0b10 	vmov	r0, r1, d0
 8013568:	f7ed fa7e 	bl	8000a68 <__aeabi_d2f>
 801356c:	eeca 7a28 	vdiv.f32	s15, s20, s17
 8013570:	63a0      	str	r0, [r4, #56]	@ 0x38
 8013572:	4633      	mov	r3, r6
 8013574:	eec9 3a0a 	vdiv.f32	s7, s18, s20
 8013578:	eec9 5a29 	vdiv.f32	s11, s18, s19
 801357c:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8013580:	edc4 3a10 	vstr	s7, [r4, #64]	@ 0x40
 8013584:	edc4 5a0b 	vstr	s11, [r4, #44]	@ 0x2c
 8013588:	ed84 7a0f 	vstr	s14, [r4, #60]	@ 0x3c
 801358c:	edc4 7a13 	vstr	s15, [r4, #76]	@ 0x4c
 8013590:	edd6 7a00 	vldr	s15, [r6]
 8013594:	ed9f 5a59 	vldr	s10, [pc, #356]	@ 80136fc <compute_features+0x3f0>
 8013598:	ee04 0a10 	vmov	s8, r0
 801359c:	ee77 7ac8 	vsub.f32	s15, s15, s16
 80135a0:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80135a4:	eeb0 6a45 	vmov.f32	s12, s10
 80135a8:	eef0 6a45 	vmov.f32	s13, s10
 80135ac:	ecb3 7a01 	vldmia	r3!, {s14}
 80135b0:	ee17 ca90 	vmov	ip, s15
 80135b4:	ee77 7a48 	vsub.f32	s15, s14, s16
 80135b8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80135bc:	ee17 2a90 	vmov	r2, s15
 80135c0:	ee67 5a87 	vmul.f32	s11, s15, s14
 80135c4:	ea92 0f0c 	teq	r2, ip
 80135c8:	ee27 7a07 	vmul.f32	s14, s14, s14
 80135cc:	bf48      	it	mi
 80135ce:	ee35 5a24 	vaddmi.f32	s10, s10, s9
 80135d2:	42ab      	cmp	r3, r5
 80135d4:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80135d8:	ee36 6a07 	vadd.f32	s12, s12, s14
 80135dc:	d1e6      	bne.n	80135ac <compute_features+0x2a0>
 80135de:	ee64 7a04 	vmul.f32	s15, s8, s8
 80135e2:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8013700 <compute_features+0x3f4>
 80135e6:	ed84 5a00 	vstr	s10, [r4]
 80135ea:	ee67 5aa7 	vmul.f32	s11, s15, s15
 80135ee:	ee24 4a27 	vmul.f32	s8, s8, s15
 80135f2:	eec6 4a25 	vdiv.f32	s9, s12, s11
 80135f6:	4633      	mov	r3, r6
 80135f8:	eec6 5a84 	vdiv.f32	s11, s13, s8
 80135fc:	eec4 7a87 	vdiv.f32	s15, s9, s14
 8013600:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8013604:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
 8013608:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801360c:	edc4 6a0a 	vstr	s13, [r4, #40]	@ 0x28
 8013610:	edc4 7a03 	vstr	s15, [r4, #12]
 8013614:	ecb3 8a01 	vldmia	r3!, {s16}
 8013618:	eef0 8a48 	vmov.f32	s17, s16
 801361c:	ecf3 7a01 	vldmia	r3!, {s15}
 8013620:	eef4 7a48 	vcmp.f32	s15, s16
 8013624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013628:	eef4 7a68 	vcmp.f32	s15, s17
 801362c:	bf48      	it	mi
 801362e:	eeb0 8a67 	vmovmi.f32	s16, s15
 8013632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013636:	bfc8      	it	gt
 8013638:	eef0 8a67 	vmovgt.f32	s17, s15
 801363c:	42ab      	cmp	r3, r5
 801363e:	d1ed      	bne.n	801361c <compute_features+0x310>
 8013640:	eef4 8a48 	vcmp.f32	s17, s16
 8013644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013648:	d046      	beq.n	80136d8 <compute_features+0x3cc>
 801364a:	ee78 8ac8 	vsub.f32	s17, s17, s16
 801364e:	2250      	movs	r2, #80	@ 0x50
 8013650:	2100      	movs	r1, #0
 8013652:	f207 505c 	addw	r0, r7, #1372	@ 0x55c
 8013656:	f001 f9ad 	bl	80149b4 <memset>
 801365a:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 801365e:	eec8 6aa7 	vdiv.f32	s13, s17, s15
 8013662:	ecb8 7a01 	vldmia	r8!, {s14}
 8013666:	ee37 7a48 	vsub.f32	s14, s14, s16
 801366a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801366e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013672:	ee17 3a90 	vmov	r3, s15
 8013676:	2b13      	cmp	r3, #19
 8013678:	bfa8      	it	ge
 801367a:	2313      	movge	r3, #19
 801367c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8013680:	45a8      	cmp	r8, r5
 8013682:	f8d3 255c 	ldr.w	r2, [r3, #1372]	@ 0x55c
 8013686:	f102 0201 	add.w	r2, r2, #1
 801368a:	f8c3 255c 	str.w	r2, [r3, #1372]	@ 0x55c
 801368e:	d1e8      	bne.n	8013662 <compute_features+0x356>
 8013690:	eddf 8a1a 	vldr	s17, [pc, #104]	@ 80136fc <compute_features+0x3f0>
 8013694:	ed9f 9a1a 	vldr	s18, [pc, #104]	@ 8013700 <compute_features+0x3f4>
 8013698:	f507 65ab 	add.w	r5, r7, #1368	@ 0x558
 801369c:	f507 67b5 	add.w	r7, r7, #1448	@ 0x5a8
 80136a0:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	dd0d      	ble.n	80136c4 <compute_features+0x3b8>
 80136a8:	ee07 3a90 	vmov	s15, r3
 80136ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136b0:	ee87 8a89 	vdiv.f32	s16, s15, s18
 80136b4:	eeb0 0a48 	vmov.f32	s0, s16
 80136b8:	f001 f9bc 	bl	8014a34 <logf>
 80136bc:	ee28 8a00 	vmul.f32	s16, s16, s0
 80136c0:	ee78 8a88 	vadd.f32	s17, s17, s16
 80136c4:	42af      	cmp	r7, r5
 80136c6:	d1eb      	bne.n	80136a0 <compute_features+0x394>
 80136c8:	eef1 8a68 	vneg.f32	s17, s17
 80136cc:	edc4 8a04 	vstr	s17, [r4, #16]
 80136d0:	ecbd 8b0a 	vpop	{d8-d12}
 80136d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136d8:	eddf 8a08 	vldr	s17, [pc, #32]	@ 80136fc <compute_features+0x3f0>
 80136dc:	edc4 8a04 	vstr	s17, [r4, #16]
 80136e0:	ecbd 8b0a 	vpop	{d8-d12}
 80136e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136e8:	f001 f9d2 	bl	8014a90 <sqrtf>
 80136ec:	eeb0 aa40 	vmov.f32	s20, s0
 80136f0:	e6fa      	b.n	80134e8 <compute_features+0x1dc>
 80136f2:	bf00      	nop
 80136f4:	3f733328 	.word	0x3f733328
 80136f8:	3d4cd000 	.word	0x3d4cd000
 80136fc:	00000000 	.word	0x00000000
 8013700:	43200000 	.word	0x43200000

08013704 <convert_to_frequency_domain_normalized>:
 8013704:	b510      	push	{r4, lr}
 8013706:	2240      	movs	r2, #64	@ 0x40
 8013708:	460c      	mov	r4, r1
 801370a:	ed2d 8b02 	vpush	{d8}
 801370e:	eeb0 8a40 	vmov.f32	s16, s0
 8013712:	f7ff fda7 	bl	8013264 <signal_rfft_f32>
 8013716:	eeb0 0a48 	vmov.f32	s0, s16
 801371a:	2240      	movs	r2, #64	@ 0x40
 801371c:	4621      	mov	r1, r4
 801371e:	4620      	mov	r0, r4
 8013720:	f7ff fdbc 	bl	801329c <signal_scale_f32>
 8013724:	ed94 8a01 	vldr	s16, [r4, #4]
 8013728:	221f      	movs	r2, #31
 801372a:	eeb0 8ac8 	vabs.f32	s16, s16
 801372e:	4621      	mov	r1, r4
 8013730:	f104 0008 	add.w	r0, r4, #8
 8013734:	f7ff fdb0 	bl	8013298 <signal_cmplx_mag_f32>
 8013738:	ed84 8a1f 	vstr	s16, [r4, #124]	@ 0x7c
 801373c:	ecbd 8b02 	vpop	{d8}
 8013740:	bd10      	pop	{r4, pc}
 8013742:	bf00      	nop

08013744 <__merge_sort>:
 8013744:	429a      	cmp	r2, r3
 8013746:	db00      	blt.n	801374a <__merge_sort+0x6>
 8013748:	4770      	bx	lr
 801374a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801374e:	18d7      	adds	r7, r2, r3
 8013750:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8013754:	107f      	asrs	r7, r7, #1
 8013756:	4604      	mov	r4, r0
 8013758:	461d      	mov	r5, r3
 801375a:	460e      	mov	r6, r1
 801375c:	463b      	mov	r3, r7
 801375e:	f107 0901 	add.w	r9, r7, #1
 8013762:	4690      	mov	r8, r2
 8013764:	f7ff ffee 	bl	8013744 <__merge_sort>
 8013768:	462b      	mov	r3, r5
 801376a:	464a      	mov	r2, r9
 801376c:	4631      	mov	r1, r6
 801376e:	4620      	mov	r0, r4
 8013770:	f7ff ffe8 	bl	8013744 <__merge_sort>
 8013774:	eb04 0387 	add.w	r3, r4, r7, lsl #2
 8013778:	ed93 7a00 	vldr	s14, [r3]
 801377c:	edd3 7a01 	vldr	s15, [r3, #4]
 8013780:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013788:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 801378c:	dc01      	bgt.n	8013792 <__merge_sort+0x4e>
 801378e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013792:	45b8      	cmp	r8, r7
 8013794:	dc4e      	bgt.n	8013834 <__merge_sort+0xf0>
 8013796:	45a9      	cmp	r9, r5
 8013798:	dc51      	bgt.n	801383e <__merge_sort+0xfa>
 801379a:	46b6      	mov	lr, r6
 801379c:	4640      	mov	r0, r8
 801379e:	2300      	movs	r3, #0
 80137a0:	e001      	b.n	80137a6 <__merge_sort+0x62>
 80137a2:	454d      	cmp	r5, r9
 80137a4:	db43      	blt.n	801382e <__merge_sort+0xea>
 80137a6:	eb04 0180 	add.w	r1, r4, r0, lsl #2
 80137aa:	eb04 0289 	add.w	r2, r4, r9, lsl #2
 80137ae:	ed91 7a00 	vldr	s14, [r1]
 80137b2:	edd2 7a00 	vldr	s15, [r2]
 80137b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80137ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137be:	bf46      	itte	mi
 80137c0:	3001      	addmi	r0, #1
 80137c2:	eef0 7a47 	vmovmi.f32	s15, s14
 80137c6:	f109 0901 	addpl.w	r9, r9, #1
 80137ca:	4287      	cmp	r7, r0
 80137cc:	f103 0301 	add.w	r3, r3, #1
 80137d0:	ecee 7a01 	vstmia	lr!, {s15}
 80137d4:	dae5      	bge.n	80137a2 <__merge_sort+0x5e>
 80137d6:	454d      	cmp	r5, r9
 80137d8:	db29      	blt.n	801382e <__merge_sort+0xea>
 80137da:	1d22      	adds	r2, r4, #4
 80137dc:	eb04 0e89 	add.w	lr, r4, r9, lsl #2
 80137e0:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
 80137e4:	00a9      	lsls	r1, r5, #2
 80137e6:	eb02 0b85 	add.w	fp, r2, r5, lsl #2
 80137ea:	ecfe 7a01 	vldmia	lr!, {s15}
 80137ee:	45f3      	cmp	fp, lr
 80137f0:	ecea 7a01 	vstmia	sl!, {s15}
 80137f4:	d1f9      	bne.n	80137ea <__merge_sort+0xa6>
 80137f6:	3501      	adds	r5, #1
 80137f8:	441d      	add	r5, r3
 80137fa:	eba5 0309 	sub.w	r3, r5, r9
 80137fe:	4287      	cmp	r7, r0
 8013800:	db0a      	blt.n	8013818 <__merge_sort+0xd4>
 8013802:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8013806:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801380a:	4494      	add	ip, r2
 801380c:	f850 5b04 	ldr.w	r5, [r0], #4
 8013810:	f843 5b04 	str.w	r5, [r3], #4
 8013814:	4584      	cmp	ip, r0
 8013816:	d1f9      	bne.n	801380c <__merge_sort+0xc8>
 8013818:	eb04 0488 	add.w	r4, r4, r8, lsl #2
 801381c:	440a      	add	r2, r1
 801381e:	f856 3b04 	ldr.w	r3, [r6], #4
 8013822:	f844 3b04 	str.w	r3, [r4], #4
 8013826:	42a2      	cmp	r2, r4
 8013828:	d1f9      	bne.n	801381e <__merge_sort+0xda>
 801382a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801382e:	00a9      	lsls	r1, r5, #2
 8013830:	1d22      	adds	r2, r4, #4
 8013832:	e7e4      	b.n	80137fe <__merge_sort+0xba>
 8013834:	45a9      	cmp	r9, r5
 8013836:	dc07      	bgt.n	8013848 <__merge_sort+0x104>
 8013838:	4640      	mov	r0, r8
 801383a:	2300      	movs	r3, #0
 801383c:	e7cd      	b.n	80137da <__merge_sort+0x96>
 801383e:	00a9      	lsls	r1, r5, #2
 8013840:	4640      	mov	r0, r8
 8013842:	2300      	movs	r3, #0
 8013844:	1d22      	adds	r2, r4, #4
 8013846:	e7dc      	b.n	8013802 <__merge_sort+0xbe>
 8013848:	00a9      	lsls	r1, r5, #2
 801384a:	1d22      	adds	r2, r4, #4
 801384c:	e7e4      	b.n	8013818 <__merge_sort+0xd4>
 801384e:	bf00      	nop

08013850 <merge_sort>:
 8013850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013854:	f102 39ff 	add.w	r9, r2, #4294967295	@ 0xffffffff
 8013858:	f1b9 0f00 	cmp.w	r9, #0
 801385c:	dc01      	bgt.n	8013862 <merge_sort+0x12>
 801385e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013862:	ea4f 0769 	mov.w	r7, r9, asr #1
 8013866:	4604      	mov	r4, r0
 8013868:	460d      	mov	r5, r1
 801386a:	463b      	mov	r3, r7
 801386c:	4690      	mov	r8, r2
 801386e:	1c7e      	adds	r6, r7, #1
 8013870:	2200      	movs	r2, #0
 8013872:	f7ff ff67 	bl	8013744 <__merge_sort>
 8013876:	464b      	mov	r3, r9
 8013878:	4632      	mov	r2, r6
 801387a:	4629      	mov	r1, r5
 801387c:	4620      	mov	r0, r4
 801387e:	f7ff ff61 	bl	8013744 <__merge_sort>
 8013882:	eb04 0387 	add.w	r3, r4, r7, lsl #2
 8013886:	ed93 7a00 	vldr	s14, [r3]
 801388a:	edd3 7a01 	vldr	s15, [r3, #4]
 801388e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013896:	dde2      	ble.n	801385e <merge_sort+0xe>
 8013898:	45b1      	cmp	r9, r6
 801389a:	f04f 0100 	mov.w	r1, #0
 801389e:	db49      	blt.n	8013934 <merge_sort+0xe4>
 80138a0:	46ac      	mov	ip, r5
 80138a2:	460b      	mov	r3, r1
 80138a4:	e001      	b.n	80138aa <merge_sort+0x5a>
 80138a6:	45b1      	cmp	r9, r6
 80138a8:	db41      	blt.n	801392e <merge_sort+0xde>
 80138aa:	eb04 0083 	add.w	r0, r4, r3, lsl #2
 80138ae:	eb04 0286 	add.w	r2, r4, r6, lsl #2
 80138b2:	ed90 7a00 	vldr	s14, [r0]
 80138b6:	edd2 7a00 	vldr	s15, [r2]
 80138ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80138be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138c2:	bf46      	itte	mi
 80138c4:	3301      	addmi	r3, #1
 80138c6:	eef0 7a47 	vmovmi.f32	s15, s14
 80138ca:	3601      	addpl	r6, #1
 80138cc:	429f      	cmp	r7, r3
 80138ce:	f101 0101 	add.w	r1, r1, #1
 80138d2:	ecec 7a01 	vstmia	ip!, {s15}
 80138d6:	dae6      	bge.n	80138a6 <merge_sort+0x56>
 80138d8:	45b1      	cmp	r9, r6
 80138da:	bfb8      	it	lt
 80138dc:	ea4f 0c88 	movlt.w	ip, r8, lsl #2
 80138e0:	db1c      	blt.n	801391c <merge_sort+0xcc>
 80138e2:	eb04 0286 	add.w	r2, r4, r6, lsl #2
 80138e6:	eb05 0081 	add.w	r0, r5, r1, lsl #2
 80138ea:	ea4f 0c88 	mov.w	ip, r8, lsl #2
 80138ee:	eb04 0988 	add.w	r9, r4, r8, lsl #2
 80138f2:	f852 eb04 	ldr.w	lr, [r2], #4
 80138f6:	f840 eb04 	str.w	lr, [r0], #4
 80138fa:	4591      	cmp	r9, r2
 80138fc:	d1f9      	bne.n	80138f2 <merge_sort+0xa2>
 80138fe:	4441      	add	r1, r8
 8013900:	1b89      	subs	r1, r1, r6
 8013902:	429f      	cmp	r7, r3
 8013904:	db0a      	blt.n	801391c <merge_sort+0xcc>
 8013906:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 801390a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801390e:	3301      	adds	r3, #1
 8013910:	f852 0b04 	ldr.w	r0, [r2], #4
 8013914:	f841 0b04 	str.w	r0, [r1], #4
 8013918:	429f      	cmp	r7, r3
 801391a:	daf8      	bge.n	801390e <merge_sort+0xbe>
 801391c:	44ac      	add	ip, r5
 801391e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013922:	f844 3b04 	str.w	r3, [r4], #4
 8013926:	45ac      	cmp	ip, r5
 8013928:	d1f9      	bne.n	801391e <merge_sort+0xce>
 801392a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801392e:	ea4f 0c88 	mov.w	ip, r8, lsl #2
 8013932:	e7e6      	b.n	8013902 <merge_sort+0xb2>
 8013934:	ea4f 0c88 	mov.w	ip, r8, lsl #2
 8013938:	460b      	mov	r3, r1
 801393a:	e7e4      	b.n	8013906 <merge_sort+0xb6>

0801393c <get_z_score_mean_max>:
 801393c:	b410      	push	{r4}
 801393e:	b085      	sub	sp, #20
 8013940:	9c06      	ldr	r4, [sp, #24]
 8013942:	2c00      	cmp	r4, #0
 8013944:	d054      	beq.n	80139f0 <get_z_score_mean_max+0xb4>
 8013946:	2800      	cmp	r0, #0
 8013948:	d060      	beq.n	8013a0c <get_z_score_mean_max+0xd0>
 801394a:	2801      	cmp	r0, #1
 801394c:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8013a74 <get_z_score_mean_max+0x138>
 8013950:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013a78 <get_z_score_mean_max+0x13c>
 8013954:	eddf 5a49 	vldr	s11, [pc, #292]	@ 8013a7c <get_z_score_mean_max+0x140>
 8013958:	eb02 0084 	add.w	r0, r2, r4, lsl #2
 801395c:	d03e      	beq.n	80139dc <get_z_score_mean_max+0xa0>
 801395e:	ecf2 6a01 	vldmia	r2!, {s13}
 8013962:	eef5 6a40 	vcmp.f32	s13, #0.0
 8013966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801396a:	d01f      	beq.n	80139ac <get_z_score_mean_max+0x70>
 801396c:	edd1 7a00 	vldr	s15, [r1]
 8013970:	ed93 6a00 	vldr	s12, [r3]
 8013974:	ee36 6a67 	vsub.f32	s12, s12, s15
 8013978:	eec6 7a26 	vdiv.f32	s15, s12, s13
 801397c:	eef0 7ae7 	vabs.f32	s15, s15
 8013980:	eef4 0a67 	vcmp.f32	s1, s15
 8013984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013988:	bf48      	it	mi
 801398a:	eef0 0a67 	vmovmi.f32	s1, s15
 801398e:	4290      	cmp	r0, r2
 8013990:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013994:	f103 0304 	add.w	r3, r3, #4
 8013998:	f101 0104 	add.w	r1, r1, #4
 801399c:	d02c      	beq.n	80139f8 <get_z_score_mean_max+0xbc>
 801399e:	ecf2 6a01 	vldmia	r2!, {s13}
 80139a2:	eef5 6a40 	vcmp.f32	s13, #0.0
 80139a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139aa:	d1df      	bne.n	801396c <get_z_score_mean_max+0x30>
 80139ac:	eef0 7a65 	vmov.f32	s15, s11
 80139b0:	e7e6      	b.n	8013980 <get_z_score_mean_max+0x44>
 80139b2:	edd1 7a00 	vldr	s15, [r1]
 80139b6:	ed93 6a00 	vldr	s12, [r3]
 80139ba:	ee36 6a67 	vsub.f32	s12, s12, s15
 80139be:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80139c2:	3304      	adds	r3, #4
 80139c4:	3104      	adds	r1, #4
 80139c6:	eef4 7a60 	vcmp.f32	s15, s1
 80139ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139ce:	bfc8      	it	gt
 80139d0:	eef0 0a67 	vmovgt.f32	s1, s15
 80139d4:	4282      	cmp	r2, r0
 80139d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80139da:	d00d      	beq.n	80139f8 <get_z_score_mean_max+0xbc>
 80139dc:	ecf2 6a01 	vldmia	r2!, {s13}
 80139e0:	eef5 6a40 	vcmp.f32	s13, #0.0
 80139e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139e8:	d1e3      	bne.n	80139b2 <get_z_score_mean_max+0x76>
 80139ea:	eef0 7a65 	vmov.f32	s15, s11
 80139ee:	e7e8      	b.n	80139c2 <get_z_score_mean_max+0x86>
 80139f0:	eddf 0a20 	vldr	s1, [pc, #128]	@ 8013a74 <get_z_score_mean_max+0x138>
 80139f4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8013a78 <get_z_score_mean_max+0x13c>
 80139f8:	ee07 4a90 	vmov	s15, r4
 80139fc:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8013a00:	ee87 0a00 	vdiv.f32	s0, s14, s0
 8013a04:	b005      	add	sp, #20
 8013a06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a0a:	4770      	bx	lr
 8013a0c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8013a78 <get_z_score_mean_max+0x13c>
 8013a10:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8013a74 <get_z_score_mean_max+0x138>
 8013a14:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8013a7c <get_z_score_mean_max+0x140>
 8013a18:	eeb0 5a47 	vmov.f32	s10, s14
 8013a1c:	eb02 0084 	add.w	r0, r2, r4, lsl #2
 8013a20:	e01d      	b.n	8013a5e <get_z_score_mean_max+0x122>
 8013a22:	edd1 7a00 	vldr	s15, [r1]
 8013a26:	ed93 6a00 	vldr	s12, [r3]
 8013a2a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8013a2e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8013a32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a3a:	dc01      	bgt.n	8013a40 <get_z_score_mean_max+0x104>
 8013a3c:	eef0 7a45 	vmov.f32	s15, s10
 8013a40:	eef4 7a60 	vcmp.f32	s15, s1
 8013a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a48:	bfc8      	it	gt
 8013a4a:	eef0 0a67 	vmovgt.f32	s1, s15
 8013a4e:	4282      	cmp	r2, r0
 8013a50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013a54:	f103 0304 	add.w	r3, r3, #4
 8013a58:	f101 0104 	add.w	r1, r1, #4
 8013a5c:	d0cc      	beq.n	80139f8 <get_z_score_mean_max+0xbc>
 8013a5e:	ecf2 6a01 	vldmia	r2!, {s13}
 8013a62:	eef5 6a40 	vcmp.f32	s13, #0.0
 8013a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a6a:	d1da      	bne.n	8013a22 <get_z_score_mean_max+0xe6>
 8013a6c:	eef0 7a65 	vmov.f32	s15, s11
 8013a70:	e7e6      	b.n	8013a40 <get_z_score_mean_max+0x104>
 8013a72:	bf00      	nop
 8013a74:	ff800000 	.word	0xff800000
 8013a78:	00000000 	.word	0x00000000
 8013a7c:	42c80000 	.word	0x42c80000

08013a80 <neai_arm_abs_f32>:
 8013a80:	b13a      	cbz	r2, 8013a92 <neai_arm_abs_f32+0x12>
 8013a82:	ecf0 7a01 	vldmia	r0!, {s15}
 8013a86:	3a01      	subs	r2, #1
 8013a88:	eef0 7ae7 	vabs.f32	s15, s15
 8013a8c:	ece1 7a01 	vstmia	r1!, {s15}
 8013a90:	d1f7      	bne.n	8013a82 <neai_arm_abs_f32+0x2>
 8013a92:	4770      	bx	lr

08013a94 <neai_arm_cmplx_mag_f32>:
 8013a94:	b1da      	cbz	r2, 8013ace <neai_arm_cmplx_mag_f32+0x3a>
 8013a96:	f04f 0c00 	mov.w	ip, #0
 8013a9a:	3008      	adds	r0, #8
 8013a9c:	ed50 7a02 	vldr	s15, [r0, #-8]
 8013aa0:	ed10 7a01 	vldr	s14, [r0, #-4]
 8013aa4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013aa8:	ee27 7a07 	vmul.f32	s14, s14, s14
 8013aac:	460b      	mov	r3, r1
 8013aae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013ab2:	3104      	adds	r1, #4
 8013ab4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013abc:	db08      	blt.n	8013ad0 <neai_arm_cmplx_mag_f32+0x3c>
 8013abe:	eef1 7ae7 	vsqrt.f32	s15, s15
 8013ac2:	edc3 7a00 	vstr	s15, [r3]
 8013ac6:	3a01      	subs	r2, #1
 8013ac8:	f100 0008 	add.w	r0, r0, #8
 8013acc:	d1e6      	bne.n	8013a9c <neai_arm_cmplx_mag_f32+0x8>
 8013ace:	4770      	bx	lr
 8013ad0:	f841 cc04 	str.w	ip, [r1, #-4]
 8013ad4:	e7f7      	b.n	8013ac6 <neai_arm_cmplx_mag_f32+0x32>
 8013ad6:	bf00      	nop

08013ad8 <neai_arm_mult_f32>:
 8013ad8:	b14b      	cbz	r3, 8013aee <neai_arm_mult_f32+0x16>
 8013ada:	ecf0 7a01 	vldmia	r0!, {s15}
 8013ade:	ecb1 7a01 	vldmia	r1!, {s14}
 8013ae2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013ae6:	3b01      	subs	r3, #1
 8013ae8:	ece2 7a01 	vstmia	r2!, {s15}
 8013aec:	d1f5      	bne.n	8013ada <neai_arm_mult_f32+0x2>
 8013aee:	4770      	bx	lr

08013af0 <neai_arm_rfft_fast_f32>:
 8013af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013af4:	4615      	mov	r5, r2
 8013af6:	4607      	mov	r7, r0
 8013af8:	460c      	mov	r4, r1
 8013afa:	461a      	mov	r2, r3
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d05f      	beq.n	8013bc0 <neai_arm_rfft_fast_f32+0xd0>
 8013b00:	edd1 7a00 	vldr	s15, [r1]
 8013b04:	edd1 6a01 	vldr	s13, [r1, #4]
 8013b08:	8800      	ldrh	r0, [r0, #0]
 8013b0a:	6979      	ldr	r1, [r7, #20]
 8013b0c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013b10:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013b14:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8013b18:	1e43      	subs	r3, r0, #1
 8013b1a:	ee27 7a23 	vmul.f32	s14, s14, s7
 8013b1e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	ed85 7a00 	vstr	s14, [r5]
 8013b28:	edc5 7a01 	vstr	s15, [r5, #4]
 8013b2c:	eb04 0cc3 	add.w	ip, r4, r3, lsl #3
 8013b30:	dd3f      	ble.n	8013bb2 <neai_arm_rfft_fast_f32+0xc2>
 8013b32:	f101 0e10 	add.w	lr, r1, #16
 8013b36:	ebac 00c0 	sub.w	r0, ip, r0, lsl #3
 8013b3a:	f104 0110 	add.w	r1, r4, #16
 8013b3e:	f1ac 0c08 	sub.w	ip, ip, #8
 8013b42:	f105 0610 	add.w	r6, r5, #16
 8013b46:	ed9c 7a02 	vldr	s14, [ip, #8]
 8013b4a:	ed11 4a02 	vldr	s8, [r1, #-8]
 8013b4e:	eddc 4a03 	vldr	s9, [ip, #12]
 8013b52:	ed51 5a01 	vldr	s11, [r1, #-4]
 8013b56:	ed5e 6a02 	vldr	s13, [lr, #-8]
 8013b5a:	ed1e 6a01 	vldr	s12, [lr, #-4]
 8013b5e:	ee74 7a47 	vsub.f32	s15, s8, s14
 8013b62:	ee34 5aa5 	vadd.f32	s10, s9, s11
 8013b66:	ee37 7a04 	vadd.f32	s14, s14, s8
 8013b6a:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8013b6e:	ee26 4aa7 	vmul.f32	s8, s13, s15
 8013b72:	ee66 7a27 	vmul.f32	s15, s12, s15
 8013b76:	ee37 7a44 	vsub.f32	s14, s14, s8
 8013b7a:	ee26 6a05 	vmul.f32	s12, s12, s10
 8013b7e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013b82:	ee66 6a85 	vmul.f32	s13, s13, s10
 8013b86:	ee37 7a46 	vsub.f32	s14, s14, s12
 8013b8a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013b8e:	ee27 7a23 	vmul.f32	s14, s14, s7
 8013b92:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8013b96:	f1ac 0c08 	sub.w	ip, ip, #8
 8013b9a:	4560      	cmp	r0, ip
 8013b9c:	ed06 7a02 	vstr	s14, [r6, #-8]
 8013ba0:	ed46 7a01 	vstr	s15, [r6, #-4]
 8013ba4:	f10e 0e08 	add.w	lr, lr, #8
 8013ba8:	f106 0608 	add.w	r6, r6, #8
 8013bac:	f101 0108 	add.w	r1, r1, #8
 8013bb0:	d1c9      	bne.n	8013b46 <neai_arm_rfft_fast_f32+0x56>
 8013bb2:	4629      	mov	r1, r5
 8013bb4:	4638      	mov	r0, r7
 8013bb6:	2301      	movs	r3, #1
 8013bb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013bbc:	f000 b884 	b.w	8013cc8 <neai_arm_cfft_f32>
 8013bc0:	2301      	movs	r3, #1
 8013bc2:	f000 f881 	bl	8013cc8 <neai_arm_cfft_f32>
 8013bc6:	edd4 7a00 	vldr	s15, [r4]
 8013bca:	ed94 7a01 	vldr	s14, [r4, #4]
 8013bce:	883e      	ldrh	r6, [r7, #0]
 8013bd0:	6978      	ldr	r0, [r7, #20]
 8013bd2:	ee37 7a07 	vadd.f32	s14, s14, s14
 8013bd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8013bda:	eeb6 3a00 	vmov.f32	s6, #96	@ 0x3f000000  0.5
 8013bde:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013be2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013be6:	3e01      	subs	r6, #1
 8013be8:	ee26 7a83 	vmul.f32	s14, s13, s6
 8013bec:	ee67 7a83 	vmul.f32	s15, s15, s6
 8013bf0:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8013bf4:	ed85 7a00 	vstr	s14, [r5]
 8013bf8:	edc5 7a01 	vstr	s15, [r5, #4]
 8013bfc:	3010      	adds	r0, #16
 8013bfe:	f105 0210 	add.w	r2, r5, #16
 8013c02:	f104 0110 	add.w	r1, r4, #16
 8013c06:	3b08      	subs	r3, #8
 8013c08:	ed93 5a02 	vldr	s10, [r3, #8]
 8013c0c:	ed51 3a02 	vldr	s7, [r1, #-8]
 8013c10:	ed93 4a03 	vldr	s8, [r3, #12]
 8013c14:	ed51 5a01 	vldr	s11, [r1, #-4]
 8013c18:	ed50 6a02 	vldr	s13, [r0, #-8]
 8013c1c:	ed10 6a01 	vldr	s12, [r0, #-4]
 8013c20:	ee75 7a63 	vsub.f32	s15, s10, s7
 8013c24:	ee74 4a25 	vadd.f32	s9, s8, s11
 8013c28:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8013c2c:	ee35 5a23 	vadd.f32	s10, s10, s7
 8013c30:	ee66 7a27 	vmul.f32	s15, s12, s15
 8013c34:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8013c38:	ee37 7a05 	vadd.f32	s14, s14, s10
 8013c3c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8013c40:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013c44:	ee66 6aa4 	vmul.f32	s13, s13, s9
 8013c48:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013c4c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013c50:	ee27 7a03 	vmul.f32	s14, s14, s6
 8013c54:	ee67 7a83 	vmul.f32	s15, s15, s6
 8013c58:	3e01      	subs	r6, #1
 8013c5a:	2e00      	cmp	r6, #0
 8013c5c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8013c60:	ed42 7a01 	vstr	s15, [r2, #-4]
 8013c64:	f100 0008 	add.w	r0, r0, #8
 8013c68:	f102 0208 	add.w	r2, r2, #8
 8013c6c:	f101 0108 	add.w	r1, r1, #8
 8013c70:	f1a3 0308 	sub.w	r3, r3, #8
 8013c74:	dcc8      	bgt.n	8013c08 <neai_arm_rfft_fast_f32+0x118>
 8013c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c7a:	bf00      	nop

08013c7c <neai_arm_rfft_fast_init_f32>:
 8013c7c:	b180      	cbz	r0, 8013ca0 <neai_arm_rfft_fast_init_f32+0x24>
 8013c7e:	b410      	push	{r4}
 8013c80:	4a09      	ldr	r2, [pc, #36]	@ (8013ca8 <neai_arm_rfft_fast_init_f32+0x2c>)
 8013c82:	4c0a      	ldr	r4, [pc, #40]	@ (8013cac <neai_arm_rfft_fast_init_f32+0x30>)
 8013c84:	4b0a      	ldr	r3, [pc, #40]	@ (8013cb0 <neai_arm_rfft_fast_init_f32+0x34>)
 8013c86:	6143      	str	r3, [r0, #20]
 8013c88:	2120      	movs	r1, #32
 8013c8a:	e9c0 4201 	strd	r4, r2, [r0, #4]
 8013c8e:	8001      	strh	r1, [r0, #0]
 8013c90:	2240      	movs	r2, #64	@ 0x40
 8013c92:	2130      	movs	r1, #48	@ 0x30
 8013c94:	8181      	strh	r1, [r0, #12]
 8013c96:	8202      	strh	r2, [r0, #16]
 8013c98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c9c:	2000      	movs	r0, #0
 8013c9e:	4770      	bx	lr
 8013ca0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013ca4:	4770      	bx	lr
 8013ca6:	bf00      	nop
 8013ca8:	08015584 	.word	0x08015584
 8013cac:	080155e4 	.word	0x080155e4
 8013cb0:	08015484 	.word	0x08015484

08013cb4 <neai_arm_scale_f32>:
 8013cb4:	b13a      	cbz	r2, 8013cc6 <neai_arm_scale_f32+0x12>
 8013cb6:	ecf0 7a01 	vldmia	r0!, {s15}
 8013cba:	ee67 7a80 	vmul.f32	s15, s15, s0
 8013cbe:	3a01      	subs	r2, #1
 8013cc0:	ece1 7a01 	vstmia	r1!, {s15}
 8013cc4:	d1f7      	bne.n	8013cb6 <neai_arm_scale_f32+0x2>
 8013cc6:	4770      	bx	lr

08013cc8 <neai_arm_cfft_f32>:
 8013cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ccc:	ed2d 8b0a 	vpush	{d8-d12}
 8013cd0:	b08f      	sub	sp, #60	@ 0x3c
 8013cd2:	2a01      	cmp	r2, #1
 8013cd4:	8805      	ldrh	r5, [r0, #0]
 8013cd6:	9202      	str	r2, [sp, #8]
 8013cd8:	4683      	mov	fp, r0
 8013cda:	460c      	mov	r4, r1
 8013cdc:	9301      	str	r3, [sp, #4]
 8013cde:	f000 813c 	beq.w	8013f5a <neai_arm_cfft_f32+0x292>
 8013ce2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8013ce6:	f000 814a 	beq.w	8013f7e <neai_arm_cfft_f32+0x2b6>
 8013cea:	d835      	bhi.n	8013d58 <neai_arm_cfft_f32+0x90>
 8013cec:	2d40      	cmp	r5, #64	@ 0x40
 8013cee:	f000 8128 	beq.w	8013f42 <neai_arm_cfft_f32+0x27a>
 8013cf2:	d84a      	bhi.n	8013d8a <neai_arm_cfft_f32+0xc2>
 8013cf4:	2d10      	cmp	r5, #16
 8013cf6:	d04a      	beq.n	8013d8e <neai_arm_cfft_f32+0xc6>
 8013cf8:	2d20      	cmp	r5, #32
 8013cfa:	f000 8140 	beq.w	8013f7e <neai_arm_cfft_f32+0x2b6>
 8013cfe:	9b01      	ldr	r3, [sp, #4]
 8013d00:	b133      	cbz	r3, 8013d10 <neai_arm_cfft_f32+0x48>
 8013d02:	f8db 2008 	ldr.w	r2, [fp, #8]
 8013d06:	f8bb 100c 	ldrh.w	r1, [fp, #12]
 8013d0a:	4620      	mov	r0, r4
 8013d0c:	f000 fe28 	bl	8014960 <neai_arm_bitreversal_32>
 8013d10:	9b02      	ldr	r3, [sp, #8]
 8013d12:	2b01      	cmp	r3, #1
 8013d14:	d134      	bne.n	8013d80 <neai_arm_cfft_f32+0xb8>
 8013d16:	ee07 5a90 	vmov	s15, r5
 8013d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013d1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013d22:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8013d26:	b35d      	cbz	r5, 8013d80 <neai_arm_cfft_f32+0xb8>
 8013d28:	3408      	adds	r4, #8
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	3301      	adds	r3, #1
 8013d2e:	429d      	cmp	r5, r3
 8013d30:	f104 0408 	add.w	r4, r4, #8
 8013d34:	ed14 7a04 	vldr	s14, [r4, #-16]
 8013d38:	ed54 7a03 	vldr	s15, [r4, #-12]
 8013d3c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013d40:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8013d44:	ed04 7a04 	vstr	s14, [r4, #-16]
 8013d48:	ed44 7a03 	vstr	s15, [r4, #-12]
 8013d4c:	d1ee      	bne.n	8013d2c <neai_arm_cfft_f32+0x64>
 8013d4e:	b00f      	add	sp, #60	@ 0x3c
 8013d50:	ecbd 8b0a 	vpop	{d8-d12}
 8013d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d58:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8013d5c:	f000 810f 	beq.w	8013f7e <neai_arm_cfft_f32+0x2b6>
 8013d60:	f200 80eb 	bhi.w	8013f3a <neai_arm_cfft_f32+0x272>
 8013d64:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8013d68:	f000 80eb 	beq.w	8013f42 <neai_arm_cfft_f32+0x27a>
 8013d6c:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8013d70:	d00d      	beq.n	8013d8e <neai_arm_cfft_f32+0xc6>
 8013d72:	9b01      	ldr	r3, [sp, #4]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d1c4      	bne.n	8013d02 <neai_arm_cfft_f32+0x3a>
 8013d78:	9b02      	ldr	r3, [sp, #8]
 8013d7a:	2b01      	cmp	r3, #1
 8013d7c:	f000 80d4 	beq.w	8013f28 <neai_arm_cfft_f32+0x260>
 8013d80:	b00f      	add	sp, #60	@ 0x3c
 8013d82:	ecbd 8b0a 	vpop	{d8-d12}
 8013d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d8a:	2d80      	cmp	r5, #128	@ 0x80
 8013d8c:	d1f1      	bne.n	8013d72 <neai_arm_cfft_f32+0xaa>
 8013d8e:	0869      	lsrs	r1, r5, #1
 8013d90:	f8db 2004 	ldr.w	r2, [fp, #4]
 8013d94:	0088      	lsls	r0, r1, #2
 8013d96:	3010      	adds	r0, #16
 8013d98:	eb04 0685 	add.w	r6, r4, r5, lsl #2
 8013d9c:	f104 0310 	add.w	r3, r4, #16
 8013da0:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8013da4:	eb04 0c00 	add.w	ip, r4, r0
 8013da8:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8013dac:	4430      	add	r0, r6
 8013dae:	f102 0810 	add.w	r8, r2, #16
 8013db2:	f106 0710 	add.w	r7, r6, #16
 8013db6:	ed57 8a04 	vldr	s17, [r7, #-16]
 8013dba:	ed17 8a03 	vldr	s16, [r7, #-12]
 8013dbe:	ed50 4a04 	vldr	s9, [r0, #-16]
 8013dc2:	ed50 6a03 	vldr	s13, [r0, #-12]
 8013dc6:	ed50 5a02 	vldr	s11, [r0, #-8]
 8013dca:	ed13 5a02 	vldr	s10, [r3, #-8]
 8013dce:	ed17 0a02 	vldr	s0, [r7, #-8]
 8013dd2:	ed57 0a01 	vldr	s1, [r7, #-4]
 8013dd6:	ed50 7a01 	vldr	s15, [r0, #-4]
 8013dda:	ed13 4a04 	vldr	s8, [r3, #-16]
 8013dde:	ed13 6a03 	vldr	s12, [r3, #-12]
 8013de2:	ed13 7a01 	vldr	s14, [r3, #-4]
 8013de6:	ed1c 2a04 	vldr	s4, [ip, #-16]
 8013dea:	ed5c 2a03 	vldr	s5, [ip, #-12]
 8013dee:	ed1c 1a02 	vldr	s2, [ip, #-8]
 8013df2:	ed5c 1a01 	vldr	s3, [ip, #-4]
 8013df6:	ee74 ba28 	vadd.f32	s23, s8, s17
 8013dfa:	ee36 ba08 	vadd.f32	s22, s12, s16
 8013dfe:	ee72 9a24 	vadd.f32	s19, s4, s9
 8013e02:	ee32 9aa6 	vadd.f32	s18, s5, s13
 8013e06:	ee31 3a25 	vadd.f32	s6, s2, s11
 8013e0a:	ee71 3aa7 	vadd.f32	s7, s3, s15
 8013e0e:	ee75 aa00 	vadd.f32	s21, s10, s0
 8013e12:	ee37 aa20 	vadd.f32	s20, s14, s1
 8013e16:	ed43 ba04 	vstr	s23, [r3, #-16]
 8013e1a:	ed03 ba03 	vstr	s22, [r3, #-12]
 8013e1e:	ed43 aa02 	vstr	s21, [r3, #-8]
 8013e22:	ed03 aa01 	vstr	s20, [r3, #-4]
 8013e26:	ed4c 9a04 	vstr	s19, [ip, #-16]
 8013e2a:	ed0c 9a03 	vstr	s18, [ip, #-12]
 8013e2e:	ed0c 3a02 	vstr	s6, [ip, #-8]
 8013e32:	ed4c 3a01 	vstr	s7, [ip, #-4]
 8013e36:	ed58 3a04 	vldr	s7, [r8, #-16]
 8013e3a:	ed18 3a03 	vldr	s6, [r8, #-12]
 8013e3e:	ee34 4a68 	vsub.f32	s8, s8, s17
 8013e42:	ee36 6a48 	vsub.f32	s12, s12, s16
 8013e46:	ee74 4ac2 	vsub.f32	s9, s9, s4
 8013e4a:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8013e4e:	ee66 8a03 	vmul.f32	s17, s12, s6
 8013e52:	ee64 2a83 	vmul.f32	s5, s9, s6
 8013e56:	ee26 8aa3 	vmul.f32	s16, s13, s7
 8013e5a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8013e5e:	ee24 2a23 	vmul.f32	s4, s8, s7
 8013e62:	ee26 6a23 	vmul.f32	s12, s12, s7
 8013e66:	ee24 4a03 	vmul.f32	s8, s8, s6
 8013e6a:	ee66 6a83 	vmul.f32	s13, s13, s6
 8013e6e:	ee36 6a44 	vsub.f32	s12, s12, s8
 8013e72:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8013e76:	ee72 3a28 	vadd.f32	s7, s4, s17
 8013e7a:	ee32 4ac8 	vsub.f32	s8, s5, s16
 8013e7e:	ed47 3a04 	vstr	s7, [r7, #-16]
 8013e82:	ed07 6a03 	vstr	s12, [r7, #-12]
 8013e86:	ed40 6a03 	vstr	s13, [r0, #-12]
 8013e8a:	ed00 4a04 	vstr	s8, [r0, #-16]
 8013e8e:	ed58 4a02 	vldr	s9, [r8, #-8]
 8013e92:	ed18 4a01 	vldr	s8, [r8, #-4]
 8013e96:	ee35 6a40 	vsub.f32	s12, s10, s0
 8013e9a:	ee37 7a60 	vsub.f32	s14, s14, s1
 8013e9e:	ee75 6ac1 	vsub.f32	s13, s11, s2
 8013ea2:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8013ea6:	ee26 5a24 	vmul.f32	s10, s12, s9
 8013eaa:	ee27 3a04 	vmul.f32	s6, s14, s8
 8013eae:	ee26 6a04 	vmul.f32	s12, s12, s8
 8013eb2:	ee66 5a84 	vmul.f32	s11, s13, s8
 8013eb6:	ee67 3aa4 	vmul.f32	s7, s15, s9
 8013eba:	ee27 7a24 	vmul.f32	s14, s14, s9
 8013ebe:	ee67 7a84 	vmul.f32	s15, s15, s8
 8013ec2:	ee66 6aa4 	vmul.f32	s13, s13, s9
 8013ec6:	ee37 7a46 	vsub.f32	s14, s14, s12
 8013eca:	ee35 5a03 	vadd.f32	s10, s10, s6
 8013ece:	ee35 6ae3 	vsub.f32	s12, s11, s7
 8013ed2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013ed6:	3310      	adds	r3, #16
 8013ed8:	459e      	cmp	lr, r3
 8013eda:	ed07 5a02 	vstr	s10, [r7, #-8]
 8013ede:	f10c 0c10 	add.w	ip, ip, #16
 8013ee2:	ed07 7a01 	vstr	s14, [r7, #-4]
 8013ee6:	f108 0810 	add.w	r8, r8, #16
 8013eea:	ed00 6a02 	vstr	s12, [r0, #-8]
 8013eee:	ed40 7a01 	vstr	s15, [r0, #-4]
 8013ef2:	f107 0710 	add.w	r7, r7, #16
 8013ef6:	f100 0010 	add.w	r0, r0, #16
 8013efa:	f47f af5c 	bne.w	8013db6 <neai_arm_cfft_f32+0xee>
 8013efe:	b28f      	uxth	r7, r1
 8013f00:	2302      	movs	r3, #2
 8013f02:	4639      	mov	r1, r7
 8013f04:	4620      	mov	r0, r4
 8013f06:	f000 fa81 	bl	801440c <neai_arm_radix8_butterfly_f32>
 8013f0a:	2302      	movs	r3, #2
 8013f0c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8013f10:	4639      	mov	r1, r7
 8013f12:	4630      	mov	r0, r6
 8013f14:	f000 fa7a 	bl	801440c <neai_arm_radix8_butterfly_f32>
 8013f18:	9b01      	ldr	r3, [sp, #4]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	f47f aef1 	bne.w	8013d02 <neai_arm_cfft_f32+0x3a>
 8013f20:	9b02      	ldr	r3, [sp, #8]
 8013f22:	2b01      	cmp	r3, #1
 8013f24:	f47f af2c 	bne.w	8013d80 <neai_arm_cfft_f32+0xb8>
 8013f28:	ee07 5a90 	vmov	s15, r5
 8013f2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013f30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013f34:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8013f38:	e6f6      	b.n	8013d28 <neai_arm_cfft_f32+0x60>
 8013f3a:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8013f3e:	f47f af18 	bne.w	8013d72 <neai_arm_cfft_f32+0xaa>
 8013f42:	2301      	movs	r3, #1
 8013f44:	f8db 2004 	ldr.w	r2, [fp, #4]
 8013f48:	4629      	mov	r1, r5
 8013f4a:	4620      	mov	r0, r4
 8013f4c:	f000 fa5e 	bl	801440c <neai_arm_radix8_butterfly_f32>
 8013f50:	9b01      	ldr	r3, [sp, #4]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	f43f af10 	beq.w	8013d78 <neai_arm_cfft_f32+0xb0>
 8013f58:	e6d3      	b.n	8013d02 <neai_arm_cfft_f32+0x3a>
 8013f5a:	2d00      	cmp	r5, #0
 8013f5c:	f000 824b 	beq.w	80143f6 <neai_arm_cfft_f32+0x72e>
 8013f60:	f101 030c 	add.w	r3, r1, #12
 8013f64:	2200      	movs	r2, #0
 8013f66:	ed53 7a02 	vldr	s15, [r3, #-8]
 8013f6a:	3201      	adds	r2, #1
 8013f6c:	eef1 7a67 	vneg.f32	s15, s15
 8013f70:	4295      	cmp	r5, r2
 8013f72:	ed43 7a02 	vstr	s15, [r3, #-8]
 8013f76:	f103 0308 	add.w	r3, r3, #8
 8013f7a:	d1f4      	bne.n	8013f66 <neai_arm_cfft_f32+0x29e>
 8013f7c:	e6b1      	b.n	8013ce2 <neai_arm_cfft_f32+0x1a>
 8013f7e:	086b      	lsrs	r3, r5, #1
 8013f80:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
 8013f84:	ed91 6a00 	vldr	s12, [r1]
 8013f88:	edd1 5a01 	vldr	s11, [r1, #4]
 8013f8c:	ed94 7a00 	vldr	s14, [r4]
 8013f90:	edd4 7a01 	vldr	s15, [r4, #4]
 8013f94:	f8db 6004 	ldr.w	r6, [fp, #4]
 8013f98:	9606      	str	r6, [sp, #24]
 8013f9a:	eb04 0083 	add.w	r0, r4, r3, lsl #2
 8013f9e:	ee77 6a06 	vadd.f32	s13, s14, s12
 8013fa2:	ee37 7a46 	vsub.f32	s14, s14, s12
 8013fa6:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8013faa:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8013fae:	edd0 5a00 	vldr	s11, [r0]
 8013fb2:	ed90 3a01 	vldr	s6, [r0, #4]
 8013fb6:	9105      	str	r1, [sp, #20]
 8013fb8:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8013fbc:	ee76 3aa5 	vadd.f32	s7, s13, s11
 8013fc0:	ee77 4ae5 	vsub.f32	s9, s15, s11
 8013fc4:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8013fc8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013fcc:	edd2 5a00 	vldr	s11, [r2]
 8013fd0:	9203      	str	r2, [sp, #12]
 8013fd2:	ee73 3aa5 	vadd.f32	s7, s7, s11
 8013fd6:	ee37 4a03 	vadd.f32	s8, s14, s6
 8013fda:	ee36 5a43 	vsub.f32	s10, s12, s6
 8013fde:	ee37 7a43 	vsub.f32	s14, s14, s6
 8013fe2:	ed92 3a01 	vldr	s6, [r2, #4]
 8013fe6:	edc4 3a00 	vstr	s7, [r4]
 8013fea:	edd0 3a01 	vldr	s7, [r0, #4]
 8013fee:	9004      	str	r0, [sp, #16]
 8013ff0:	ee74 4aa5 	vadd.f32	s9, s9, s11
 8013ff4:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8013ff8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8013ffc:	ee36 6a23 	vadd.f32	s12, s12, s7
 8014000:	edd2 5a01 	vldr	s11, [r2, #4]
 8014004:	950d      	str	r5, [sp, #52]	@ 0x34
 8014006:	ee34 4a43 	vsub.f32	s8, s8, s6
 801400a:	ee35 5a43 	vsub.f32	s10, s10, s6
 801400e:	ee37 7a03 	vadd.f32	s14, s14, s6
 8014012:	ee36 6a25 	vadd.f32	s12, s12, s11
 8014016:	085f      	lsrs	r7, r3, #1
 8014018:	ed84 6a01 	vstr	s12, [r4, #4]
 801401c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014020:	ed80 4a00 	vstr	s8, [r0]
 8014024:	edc0 4a01 	vstr	s9, [r0, #4]
 8014028:	edc1 6a00 	vstr	s13, [r1]
 801402c:	ed81 5a01 	vstr	s10, [r1, #4]
 8014030:	ed82 7a00 	vstr	s14, [r2]
 8014034:	edc2 7a01 	vstr	s15, [r2, #4]
 8014038:	1eba      	subs	r2, r7, #2
 801403a:	9708      	str	r7, [sp, #32]
 801403c:	0857      	lsrs	r7, r2, #1
 801403e:	9707      	str	r7, [sp, #28]
 8014040:	3b0c      	subs	r3, #12
 8014042:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014044:	f106 0820 	add.w	r8, r6, #32
 8014048:	f106 0310 	add.w	r3, r6, #16
 801404c:	f106 0930 	add.w	r9, r6, #48	@ 0x30
 8014050:	9e07      	ldr	r6, [sp, #28]
 8014052:	9309      	str	r3, [sp, #36]	@ 0x24
 8014054:	f1a0 0c0c 	sub.w	ip, r0, #12
 8014058:	469a      	mov	sl, r3
 801405a:	0133      	lsls	r3, r6, #4
 801405c:	460a      	mov	r2, r1
 801405e:	f8cd c030 	str.w	ip, [sp, #48]	@ 0x30
 8014062:	930a      	str	r3, [sp, #40]	@ 0x28
 8014064:	eb08 1306 	add.w	r3, r8, r6, lsl #4
 8014068:	f102 0e10 	add.w	lr, r2, #16
 801406c:	461d      	mov	r5, r3
 801406e:	9a03      	ldr	r2, [sp, #12]
 8014070:	e9dd 360b 	ldrd	r3, r6, [sp, #44]	@ 0x2c
 8014074:	f1a2 0c0c 	sub.w	ip, r2, #12
 8014078:	f104 0710 	add.w	r7, r4, #16
 801407c:	3010      	adds	r0, #16
 801407e:	390c      	subs	r1, #12
 8014080:	3210      	adds	r2, #16
 8014082:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8014086:	ed57 5a02 	vldr	s11, [r7, #-8]
 801408a:	ed50 0a02 	vldr	s1, [r0, #-8]
 801408e:	ed12 2a02 	vldr	s4, [r2, #-8]
 8014092:	ed1e 6a01 	vldr	s12, [lr, #-4]
 8014096:	ed57 7a01 	vldr	s15, [r7, #-4]
 801409a:	ed52 1a01 	vldr	s3, [r2, #-4]
 801409e:	ed10 0a01 	vldr	s0, [r0, #-4]
 80140a2:	ee35 4a85 	vadd.f32	s8, s11, s10
 80140a6:	ee77 6a86 	vadd.f32	s13, s15, s12
 80140aa:	ee34 7a20 	vadd.f32	s14, s8, s1
 80140ae:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80140b2:	ee37 7a02 	vadd.f32	s14, s14, s4
 80140b6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80140ba:	ed07 7a02 	vstr	s14, [r7, #-8]
 80140be:	ed10 7a01 	vldr	s14, [r0, #-4]
 80140c2:	ed52 4a01 	vldr	s9, [r2, #-4]
 80140c6:	ee36 7a87 	vadd.f32	s14, s13, s14
 80140ca:	ee75 9a80 	vadd.f32	s19, s11, s0
 80140ce:	ee37 7a24 	vadd.f32	s14, s14, s9
 80140d2:	ee79 9ae1 	vsub.f32	s19, s19, s3
 80140d6:	ed07 7a01 	vstr	s14, [r7, #-4]
 80140da:	eddc 8a02 	vldr	s17, [ip, #8]
 80140de:	ed96 3a02 	vldr	s6, [r6, #8]
 80140e2:	ed91 aa02 	vldr	s20, [r1, #8]
 80140e6:	ed93 9a02 	vldr	s18, [r3, #8]
 80140ea:	ed9c 8a01 	vldr	s16, [ip, #4]
 80140ee:	edd6 2a01 	vldr	s5, [r6, #4]
 80140f2:	ed93 6a01 	vldr	s12, [r3, #4]
 80140f6:	ed91 1a01 	vldr	s2, [r1, #4]
 80140fa:	ee33 7a28 	vadd.f32	s14, s6, s17
 80140fe:	ee72 4a88 	vadd.f32	s9, s5, s16
 8014102:	ee37 5a0a 	vadd.f32	s10, s14, s20
 8014106:	ee72 2ac8 	vsub.f32	s5, s5, s16
 801410a:	ee35 5a09 	vadd.f32	s10, s10, s18
 801410e:	ee33 3a68 	vsub.f32	s6, s6, s17
 8014112:	ed86 5a02 	vstr	s10, [r6, #8]
 8014116:	edd1 3a01 	vldr	s7, [r1, #4]
 801411a:	ed93 8a01 	vldr	s16, [r3, #4]
 801411e:	ee74 3aa3 	vadd.f32	s7, s9, s7
 8014122:	ee3a 5a49 	vsub.f32	s10, s20, s18
 8014126:	ee73 3a88 	vadd.f32	s7, s7, s16
 801412a:	ee37 8ae0 	vsub.f32	s16, s15, s1
 801412e:	edc6 3a01 	vstr	s7, [r6, #4]
 8014132:	ed5a ba02 	vldr	s23, [sl, #-8]
 8014136:	ed5a 3a01 	vldr	s7, [sl, #-4]
 801413a:	ee73 8a41 	vsub.f32	s17, s6, s2
 801413e:	ee38 8a02 	vadd.f32	s16, s16, s4
 8014142:	ee72 aa85 	vadd.f32	s21, s5, s10
 8014146:	ee28 ca23 	vmul.f32	s24, s16, s7
 801414a:	ee78 8a86 	vadd.f32	s17, s17, s12
 801414e:	ee29 baab 	vmul.f32	s22, s19, s23
 8014152:	ee28 8a2b 	vmul.f32	s16, s16, s23
 8014156:	ee69 9aa3 	vmul.f32	s19, s19, s7
 801415a:	ee3b ba0c 	vadd.f32	s22, s22, s24
 801415e:	ee28 caa3 	vmul.f32	s24, s17, s7
 8014162:	ee6a 3aa3 	vmul.f32	s7, s21, s7
 8014166:	ee68 8aab 	vmul.f32	s17, s17, s23
 801416a:	ee6a aaab 	vmul.f32	s21, s21, s23
 801416e:	ee38 8a69 	vsub.f32	s16, s16, s19
 8014172:	ee73 3aa8 	vadd.f32	s7, s7, s17
 8014176:	ee7c aa6a 	vsub.f32	s21, s24, s21
 801417a:	ee37 7a4a 	vsub.f32	s14, s14, s20
 801417e:	ee34 4a60 	vsub.f32	s8, s8, s1
 8014182:	ee76 6ac0 	vsub.f32	s13, s13, s0
 8014186:	ee74 4ac1 	vsub.f32	s9, s9, s2
 801418a:	ed00 ba02 	vstr	s22, [r0, #-8]
 801418e:	ed00 8a01 	vstr	s16, [r0, #-4]
 8014192:	edc1 aa02 	vstr	s21, [r1, #8]
 8014196:	edc1 3a01 	vstr	s7, [r1, #4]
 801419a:	ed58 3a04 	vldr	s7, [r8, #-16]
 801419e:	ed18 8a03 	vldr	s16, [r8, #-12]
 80141a2:	ee74 4ac6 	vsub.f32	s9, s9, s12
 80141a6:	ee37 7a49 	vsub.f32	s14, s14, s18
 80141aa:	ee34 4a42 	vsub.f32	s8, s8, s4
 80141ae:	ee76 6ae1 	vsub.f32	s13, s13, s3
 80141b2:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80141b6:	ee24 9a23 	vmul.f32	s18, s8, s7
 80141ba:	ee26 aa88 	vmul.f32	s20, s13, s16
 80141be:	ee24 4a08 	vmul.f32	s8, s8, s16
 80141c2:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80141c6:	ee64 9a88 	vmul.f32	s19, s9, s16
 80141ca:	ee27 7a08 	vmul.f32	s14, s14, s16
 80141ce:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80141d2:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80141d6:	ee37 7a64 	vsub.f32	s14, s14, s9
 80141da:	ee79 3a0a 	vadd.f32	s7, s18, s20
 80141de:	ee38 4ae9 	vsub.f32	s8, s17, s19
 80141e2:	ee36 6a41 	vsub.f32	s12, s12, s2
 80141e6:	ee75 5ac0 	vsub.f32	s11, s11, s0
 80141ea:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80141ee:	ed4e 3a02 	vstr	s7, [lr, #-8]
 80141f2:	ed4e 6a01 	vstr	s13, [lr, #-4]
 80141f6:	ed8c 7a01 	vstr	s14, [ip, #4]
 80141fa:	ed8c 4a02 	vstr	s8, [ip, #8]
 80141fe:	ed59 4a06 	vldr	s9, [r9, #-24]	@ 0xffffffe8
 8014202:	ed19 4a05 	vldr	s8, [r9, #-20]	@ 0xffffffec
 8014206:	ee75 6a62 	vsub.f32	s13, s10, s5
 801420a:	ee36 7a43 	vsub.f32	s14, s12, s6
 801420e:	ee75 5aa1 	vadd.f32	s11, s11, s3
 8014212:	ee77 7ac2 	vsub.f32	s15, s15, s4
 8014216:	ee25 5aa4 	vmul.f32	s10, s11, s9
 801421a:	ee27 3a84 	vmul.f32	s6, s15, s8
 801421e:	ee27 6a04 	vmul.f32	s12, s14, s8
 8014222:	ee66 3aa4 	vmul.f32	s7, s13, s9
 8014226:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801422a:	ee65 5a84 	vmul.f32	s11, s11, s8
 801422e:	ee66 6a84 	vmul.f32	s13, s13, s8
 8014232:	ee27 7a24 	vmul.f32	s14, s14, s9
 8014236:	ee35 5a03 	vadd.f32	s10, s10, s6
 801423a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801423e:	ee36 6a63 	vsub.f32	s12, s12, s7
 8014242:	ee76 6a87 	vadd.f32	s13, s13, s14
 8014246:	f108 0810 	add.w	r8, r8, #16
 801424a:	4545      	cmp	r5, r8
 801424c:	ed02 5a02 	vstr	s10, [r2, #-8]
 8014250:	ed42 7a01 	vstr	s15, [r2, #-4]
 8014254:	f107 0708 	add.w	r7, r7, #8
 8014258:	ed83 6a02 	vstr	s12, [r3, #8]
 801425c:	edc3 6a01 	vstr	s13, [r3, #4]
 8014260:	f1a6 0608 	sub.w	r6, r6, #8
 8014264:	f10a 0a08 	add.w	sl, sl, #8
 8014268:	f100 0008 	add.w	r0, r0, #8
 801426c:	f1a1 0108 	sub.w	r1, r1, #8
 8014270:	f10e 0e08 	add.w	lr, lr, #8
 8014274:	f1ac 0c08 	sub.w	ip, ip, #8
 8014278:	f109 0918 	add.w	r9, r9, #24
 801427c:	f102 0208 	add.w	r2, r2, #8
 8014280:	f1a3 0308 	sub.w	r3, r3, #8
 8014284:	f47f aefd 	bne.w	8014082 <neai_arm_cfft_f32+0x3ba>
 8014288:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	@ 0x24
 801428c:	4413      	add	r3, r2
 801428e:	469e      	mov	lr, r3
 8014290:	9b07      	ldr	r3, [sp, #28]
 8014292:	9906      	ldr	r1, [sp, #24]
 8014294:	9805      	ldr	r0, [sp, #20]
 8014296:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 801429a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801429c:	00da      	lsls	r2, r3, #3
 801429e:	3301      	adds	r3, #1
 80142a0:	3208      	adds	r2, #8
 80142a2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80142a6:	eb04 0c02 	add.w	ip, r4, r2
 80142aa:	1887      	adds	r7, r0, r2
 80142ac:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 80142b0:	9904      	ldr	r1, [sp, #16]
 80142b2:	eddc 4a00 	vldr	s9, [ip]
 80142b6:	ed9c 5a01 	vldr	s10, [ip, #4]
 80142ba:	edd7 6a00 	vldr	s13, [r7]
 80142be:	ed97 7a01 	vldr	s14, [r7, #4]
 80142c2:	1888      	adds	r0, r1, r2
 80142c4:	9903      	ldr	r1, [sp, #12]
 80142c6:	ed90 4a00 	vldr	s8, [r0]
 80142ca:	edd0 3a01 	vldr	s7, [r0, #4]
 80142ce:	ee74 7aa6 	vadd.f32	s15, s9, s13
 80142d2:	ee75 5a07 	vadd.f32	s11, s10, s14
 80142d6:	ee35 5a47 	vsub.f32	s10, s10, s14
 80142da:	eb01 0802 	add.w	r8, r1, r2
 80142de:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80142e2:	ee37 3a84 	vadd.f32	s6, s15, s8
 80142e6:	ee75 6a44 	vsub.f32	s13, s10, s8
 80142ea:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80142ee:	ee35 5a04 	vadd.f32	s10, s10, s8
 80142f2:	ed98 4a00 	vldr	s8, [r8]
 80142f6:	9906      	ldr	r1, [sp, #24]
 80142f8:	ee33 3a04 	vadd.f32	s6, s6, s8
 80142fc:	ee34 6aa3 	vadd.f32	s12, s9, s7
 8014300:	ee35 7ae3 	vsub.f32	s14, s11, s7
 8014304:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8014308:	edd8 3a01 	vldr	s7, [r8, #4]
 801430c:	ed8c 3a00 	vstr	s6, [ip]
 8014310:	edd0 2a01 	vldr	s5, [r0, #4]
 8014314:	ed98 3a01 	vldr	s6, [r8, #4]
 8014318:	ee75 5aa2 	vadd.f32	s11, s11, s5
 801431c:	440a      	add	r2, r1
 801431e:	ee75 5a83 	vadd.f32	s11, s11, s6
 8014322:	ee36 6a63 	vsub.f32	s12, s12, s7
 8014326:	edcc 5a01 	vstr	s11, [ip, #4]
 801432a:	edd2 2a00 	vldr	s5, [r2]
 801432e:	ed92 3a01 	vldr	s6, [r2, #4]
 8014332:	ee76 6a84 	vadd.f32	s13, s13, s8
 8014336:	ee66 5a22 	vmul.f32	s11, s12, s5
 801433a:	ee26 2a83 	vmul.f32	s4, s13, s6
 801433e:	ee26 6a03 	vmul.f32	s12, s12, s6
 8014342:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8014346:	ee75 5a82 	vadd.f32	s11, s11, s4
 801434a:	ee76 6ac6 	vsub.f32	s13, s13, s12
 801434e:	edc0 5a00 	vstr	s11, [r0]
 8014352:	edc0 6a01 	vstr	s13, [r0, #4]
 8014356:	edde 5a00 	vldr	s11, [lr]
 801435a:	ed9e 6a01 	vldr	s12, [lr, #4]
 801435e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8014362:	ee37 7a63 	vsub.f32	s14, s14, s7
 8014366:	ee67 6aa5 	vmul.f32	s13, s15, s11
 801436a:	ee27 3a06 	vmul.f32	s6, s14, s12
 801436e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8014372:	ee27 7a25 	vmul.f32	s14, s14, s11
 8014376:	ee76 6a83 	vadd.f32	s13, s13, s6
 801437a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801437e:	edc7 6a00 	vstr	s13, [r7]
 8014382:	ed87 7a01 	vstr	s14, [r7, #4]
 8014386:	edd3 5a00 	vldr	s11, [r3]
 801438a:	ed93 6a01 	vldr	s12, [r3, #4]
 801438e:	ee34 7aa3 	vadd.f32	s14, s9, s7
 8014392:	ee75 7a44 	vsub.f32	s15, s10, s8
 8014396:	ee67 6a25 	vmul.f32	s13, s14, s11
 801439a:	ee27 5a86 	vmul.f32	s10, s15, s12
 801439e:	ee27 7a06 	vmul.f32	s14, s14, s12
 80143a2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80143a6:	ee76 6a85 	vadd.f32	s13, s13, s10
 80143aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80143ae:	edc8 6a00 	vstr	s13, [r8]
 80143b2:	460a      	mov	r2, r1
 80143b4:	edc8 7a01 	vstr	s15, [r8, #4]
 80143b8:	2304      	movs	r3, #4
 80143ba:	4631      	mov	r1, r6
 80143bc:	4620      	mov	r0, r4
 80143be:	f000 f825 	bl	801440c <neai_arm_radix8_butterfly_f32>
 80143c2:	9804      	ldr	r0, [sp, #16]
 80143c4:	f8db 2004 	ldr.w	r2, [fp, #4]
 80143c8:	2304      	movs	r3, #4
 80143ca:	4631      	mov	r1, r6
 80143cc:	f000 f81e 	bl	801440c <neai_arm_radix8_butterfly_f32>
 80143d0:	9805      	ldr	r0, [sp, #20]
 80143d2:	f8db 2004 	ldr.w	r2, [fp, #4]
 80143d6:	2304      	movs	r3, #4
 80143d8:	4631      	mov	r1, r6
 80143da:	f000 f817 	bl	801440c <neai_arm_radix8_butterfly_f32>
 80143de:	2304      	movs	r3, #4
 80143e0:	9803      	ldr	r0, [sp, #12]
 80143e2:	f8db 2004 	ldr.w	r2, [fp, #4]
 80143e6:	4631      	mov	r1, r6
 80143e8:	f000 f810 	bl	801440c <neai_arm_radix8_butterfly_f32>
 80143ec:	9b01      	ldr	r3, [sp, #4]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	f43f acc2 	beq.w	8013d78 <neai_arm_cfft_f32+0xb0>
 80143f4:	e485      	b.n	8013d02 <neai_arm_cfft_f32+0x3a>
 80143f6:	9b01      	ldr	r3, [sp, #4]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	f43f acc1 	beq.w	8013d80 <neai_arm_cfft_f32+0xb8>
 80143fe:	6882      	ldr	r2, [r0, #8]
 8014400:	8981      	ldrh	r1, [r0, #12]
 8014402:	4620      	mov	r0, r4
 8014404:	f000 faac 	bl	8014960 <neai_arm_bitreversal_32>
 8014408:	e485      	b.n	8013d16 <neai_arm_cfft_f32+0x4e>
 801440a:	bf00      	nop

0801440c <neai_arm_radix8_butterfly_f32>:
 801440c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014410:	ed2d 8b10 	vpush	{d8-d15}
 8014414:	b08f      	sub	sp, #60	@ 0x3c
 8014416:	e9cd 320a 	strd	r3, r2, [sp, #40]	@ 0x28
 801441a:	eddf 2ab2 	vldr	s5, [pc, #712]	@ 80146e4 <neai_arm_radix8_butterfly_f32+0x2d8>
 801441e:	1d03      	adds	r3, r0, #4
 8014420:	468a      	mov	sl, r1
 8014422:	468b      	mov	fp, r1
 8014424:	4602      	mov	r2, r0
 8014426:	930d      	str	r3, [sp, #52]	@ 0x34
 8014428:	ea4f 04db 	mov.w	r4, fp, lsr #3
 801442c:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8014430:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8014434:	9301      	str	r3, [sp, #4]
 8014436:	00c3      	lsls	r3, r0, #3
 8014438:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
 801443c:	9409      	str	r4, [sp, #36]	@ 0x24
 801443e:	00c0      	lsls	r0, r0, #3
 8014440:	9304      	str	r3, [sp, #16]
 8014442:	0123      	lsls	r3, r4, #4
 8014444:	9302      	str	r3, [sp, #8]
 8014446:	9007      	str	r0, [sp, #28]
 8014448:	1d18      	adds	r0, r3, #4
 801444a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801444c:	015b      	lsls	r3, r3, #5
 801444e:	9303      	str	r3, [sp, #12]
 8014450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014452:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8014456:	eb02 1144 	add.w	r1, r2, r4, lsl #5
 801445a:	eb01 0ec3 	add.w	lr, r1, r3, lsl #3
 801445e:	013b      	lsls	r3, r7, #4
 8014460:	eb01 1604 	add.w	r6, r1, r4, lsl #4
 8014464:	9305      	str	r3, [sp, #20]
 8014466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014468:	eba6 05c7 	sub.w	r5, r6, r7, lsl #3
 801446c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8014470:	00ff      	lsls	r7, r7, #3
 8014472:	f109 0404 	add.w	r4, r9, #4
 8014476:	9706      	str	r7, [sp, #24]
 8014478:	eb05 1c43 	add.w	ip, r5, r3, lsl #5
 801447c:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 801447e:	9b01      	ldr	r3, [sp, #4]
 8014480:	4414      	add	r4, r2
 8014482:	4410      	add	r0, r2
 8014484:	f04f 0800 	mov.w	r8, #0
 8014488:	ed9e 3a00 	vldr	s6, [lr]
 801448c:	ed9c 4a00 	vldr	s8, [ip]
 8014490:	ed17 6a01 	vldr	s12, [r7, #-4]
 8014494:	edd1 aa00 	vldr	s21, [r1]
 8014498:	ed54 7a01 	vldr	s15, [r4, #-4]
 801449c:	ed50 6a01 	vldr	s13, [r0, #-4]
 80144a0:	ed96 aa00 	vldr	s20, [r6]
 80144a4:	edd5 4a00 	vldr	s9, [r5]
 80144a8:	ee77 5a83 	vadd.f32	s11, s15, s6
 80144ac:	ee34 0a84 	vadd.f32	s0, s9, s8
 80144b0:	ee36 8a8a 	vadd.f32	s16, s13, s20
 80144b4:	ee36 5a2a 	vadd.f32	s10, s12, s21
 80144b8:	ee75 3a80 	vadd.f32	s7, s11, s0
 80144bc:	ee35 7a08 	vadd.f32	s14, s10, s16
 80144c0:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80144c4:	ee37 3a23 	vadd.f32	s6, s14, s7
 80144c8:	ee37 7a63 	vsub.f32	s14, s14, s7
 80144cc:	ed07 3a01 	vstr	s6, [r7, #-4]
 80144d0:	ed81 7a00 	vstr	s14, [r1]
 80144d4:	edde 1a01 	vldr	s3, [lr, #4]
 80144d8:	eddc 8a01 	vldr	s17, [ip, #4]
 80144dc:	ed94 7a00 	vldr	s14, [r4]
 80144e0:	ed95 2a01 	vldr	s4, [r5, #4]
 80144e4:	edd7 3a00 	vldr	s7, [r7]
 80144e8:	edd1 9a01 	vldr	s19, [r1, #4]
 80144ec:	ed96 9a01 	vldr	s18, [r6, #4]
 80144f0:	ed90 3a00 	vldr	s6, [r0]
 80144f4:	ee74 4ac4 	vsub.f32	s9, s9, s8
 80144f8:	ee32 ba68 	vsub.f32	s22, s4, s17
 80144fc:	ee37 4a61 	vsub.f32	s8, s14, s3
 8014500:	ee77 0ae4 	vsub.f32	s1, s15, s9
 8014504:	ee34 1a4b 	vsub.f32	s2, s8, s22
 8014508:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801450c:	ee34 4a0b 	vadd.f32	s8, s8, s22
 8014510:	ee32 2a28 	vadd.f32	s4, s4, s17
 8014514:	ee76 6aca 	vsub.f32	s13, s13, s20
 8014518:	ee73 4aa9 	vadd.f32	s9, s7, s19
 801451c:	ee37 7a21 	vadd.f32	s14, s14, s3
 8014520:	ee73 3ae9 	vsub.f32	s7, s7, s19
 8014524:	ee73 1a09 	vadd.f32	s3, s6, s18
 8014528:	ee60 0aa2 	vmul.f32	s1, s1, s5
 801452c:	ee33 3a49 	vsub.f32	s6, s6, s18
 8014530:	ee21 1a22 	vmul.f32	s2, s2, s5
 8014534:	ee36 6a6a 	vsub.f32	s12, s12, s21
 8014538:	ee67 7aa2 	vmul.f32	s15, s15, s5
 801453c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8014540:	ee35 5a48 	vsub.f32	s10, s10, s16
 8014544:	ee75 5ac0 	vsub.f32	s11, s11, s0
 8014548:	ee37 8a42 	vsub.f32	s16, s14, s4
 801454c:	ee34 0ae1 	vsub.f32	s0, s9, s3
 8014550:	ee37 7a02 	vadd.f32	s14, s14, s4
 8014554:	ee74 4aa1 	vadd.f32	s9, s9, s3
 8014558:	ee36 2ae7 	vsub.f32	s4, s13, s15
 801455c:	ee76 1a60 	vsub.f32	s3, s12, s1
 8014560:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014564:	ee36 6a20 	vadd.f32	s12, s12, s1
 8014568:	ee73 6a81 	vadd.f32	s13, s7, s2
 801456c:	ee73 0ac1 	vsub.f32	s1, s7, s2
 8014570:	ee73 3a44 	vsub.f32	s7, s6, s8
 8014574:	ee33 4a04 	vadd.f32	s8, s6, s8
 8014578:	ee34 9a87 	vadd.f32	s18, s9, s14
 801457c:	ee75 8a08 	vadd.f32	s17, s10, s16
 8014580:	ee36 1a04 	vadd.f32	s2, s12, s8
 8014584:	ee74 4ac7 	vsub.f32	s9, s9, s14
 8014588:	ee35 5a48 	vsub.f32	s10, s10, s16
 801458c:	ee36 6a44 	vsub.f32	s12, s12, s8
 8014590:	ee30 8a65 	vsub.f32	s16, s0, s11
 8014594:	ee31 3aa3 	vadd.f32	s6, s3, s7
 8014598:	ee36 4ae7 	vsub.f32	s8, s13, s15
 801459c:	ee30 7ac2 	vsub.f32	s14, s1, s4
 80145a0:	ee75 5a80 	vadd.f32	s11, s11, s0
 80145a4:	ee71 1ae3 	vsub.f32	s3, s3, s7
 80145a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80145ac:	ee32 2a20 	vadd.f32	s4, s4, s1
 80145b0:	44d8      	add	r8, fp
 80145b2:	45c2      	cmp	sl, r8
 80145b4:	ed87 9a00 	vstr	s18, [r7]
 80145b8:	edc1 4a01 	vstr	s9, [r1, #4]
 80145bc:	441f      	add	r7, r3
 80145be:	ed40 8a01 	vstr	s17, [r0, #-4]
 80145c2:	4419      	add	r1, r3
 80145c4:	ed86 5a00 	vstr	s10, [r6]
 80145c8:	ed80 8a00 	vstr	s16, [r0]
 80145cc:	edc6 5a01 	vstr	s11, [r6, #4]
 80145d0:	4418      	add	r0, r3
 80145d2:	ed04 1a01 	vstr	s2, [r4, #-4]
 80145d6:	441e      	add	r6, r3
 80145d8:	ed8c 6a00 	vstr	s12, [ip]
 80145dc:	ed8e 3a00 	vstr	s6, [lr]
 80145e0:	edc5 1a00 	vstr	s3, [r5]
 80145e4:	ed84 4a00 	vstr	s8, [r4]
 80145e8:	edcc 7a01 	vstr	s15, [ip, #4]
 80145ec:	441c      	add	r4, r3
 80145ee:	ed8e 7a01 	vstr	s14, [lr, #4]
 80145f2:	449c      	add	ip, r3
 80145f4:	ed85 2a01 	vstr	s4, [r5, #4]
 80145f8:	449e      	add	lr, r3
 80145fa:	441d      	add	r5, r3
 80145fc:	f63f af44 	bhi.w	8014488 <neai_arm_radix8_butterfly_f32+0x7c>
 8014600:	469e      	mov	lr, r3
 8014602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014604:	2b07      	cmp	r3, #7
 8014606:	f240 81a6 	bls.w	8014956 <neai_arm_radix8_butterfly_f32+0x54a>
 801460a:	9b03      	ldr	r3, [sp, #12]
 801460c:	9e04      	ldr	r6, [sp, #16]
 801460e:	9d05      	ldr	r5, [sp, #20]
 8014610:	9c06      	ldr	r4, [sp, #24]
 8014612:	9807      	ldr	r0, [sp, #28]
 8014614:	9902      	ldr	r1, [sp, #8]
 8014616:	920c      	str	r2, [sp, #48]	@ 0x30
 8014618:	f103 0c08 	add.w	ip, r3, #8
 801461c:	f109 0708 	add.w	r7, r9, #8
 8014620:	eb02 030c 	add.w	r3, r2, ip
 8014624:	3608      	adds	r6, #8
 8014626:	9308      	str	r3, [sp, #32]
 8014628:	19d3      	adds	r3, r2, r7
 801462a:	3508      	adds	r5, #8
 801462c:	9307      	str	r3, [sp, #28]
 801462e:	1993      	adds	r3, r2, r6
 8014630:	3408      	adds	r4, #8
 8014632:	9306      	str	r3, [sp, #24]
 8014634:	1953      	adds	r3, r2, r5
 8014636:	3008      	adds	r0, #8
 8014638:	9305      	str	r3, [sp, #20]
 801463a:	1913      	adds	r3, r2, r4
 801463c:	310c      	adds	r1, #12
 801463e:	9304      	str	r3, [sp, #16]
 8014640:	1813      	adds	r3, r2, r0
 8014642:	9303      	str	r3, [sp, #12]
 8014644:	1853      	adds	r3, r2, r1
 8014646:	9301      	str	r3, [sp, #4]
 8014648:	f102 030c 	add.w	r3, r2, #12
 801464c:	9302      	str	r3, [sp, #8]
 801464e:	f04f 0901 	mov.w	r9, #1
 8014652:	f04f 0800 	mov.w	r8, #0
 8014656:	4673      	mov	r3, lr
 8014658:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801465a:	4490      	add	r8, r2
 801465c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801465e:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8014662:	edd2 fa00 	vldr	s31, [r2]
 8014666:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 801466a:	ed92 fa00 	vldr	s30, [r2]
 801466e:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8014672:	edd2 ea00 	vldr	s29, [r2]
 8014676:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 801467a:	ed92 ea00 	vldr	s28, [r2]
 801467e:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8014682:	edd2 da00 	vldr	s27, [r2]
 8014686:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 801468a:	eb08 0148 	add.w	r1, r8, r8, lsl #1
 801468e:	ed92 da00 	vldr	s26, [r2]
 8014692:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8014696:	edd2 ca00 	vldr	s25, [r2]
 801469a:	ed92 ca01 	vldr	s24, [r2, #4]
 801469e:	eba2 1201 	sub.w	r2, r2, r1, lsl #4
 80146a2:	edd2 ba01 	vldr	s23, [r2, #4]
 80146a6:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80146aa:	ed92 ba01 	vldr	s22, [r2, #4]
 80146ae:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80146b2:	edd2 aa01 	vldr	s21, [r2, #4]
 80146b6:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80146ba:	ed92 aa01 	vldr	s20, [r2, #4]
 80146be:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80146c2:	edd2 9a01 	vldr	s19, [r2, #4]
 80146c6:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80146ca:	ed92 9a01 	vldr	s18, [r2, #4]
 80146ce:	e9dd c701 	ldrd	ip, r7, [sp, #4]
 80146d2:	e9dd 6503 	ldrd	r6, r5, [sp, #12]
 80146d6:	e9dd 4005 	ldrd	r4, r0, [sp, #20]
 80146da:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80146de:	46ce      	mov	lr, r9
 80146e0:	e002      	b.n	80146e8 <neai_arm_radix8_butterfly_f32+0x2dc>
 80146e2:	bf00      	nop
 80146e4:	3f3504f3 	.word	0x3f3504f3
 80146e8:	ed92 2a00 	vldr	s4, [r2]
 80146ec:	ed90 3a00 	vldr	s6, [r0]
 80146f0:	edd4 7a00 	vldr	s15, [r4]
 80146f4:	ed95 7a00 	vldr	s14, [r5]
 80146f8:	ed96 6a00 	vldr	s12, [r6]
 80146fc:	ed17 5a01 	vldr	s10, [r7, #-4]
 8014700:	edd1 4a00 	vldr	s9, [r1]
 8014704:	ed5c 5a01 	vldr	s11, [ip, #-4]
 8014708:	edd7 8a00 	vldr	s17, [r7]
 801470c:	ee35 0a02 	vadd.f32	s0, s10, s4
 8014710:	ee74 0a83 	vadd.f32	s1, s9, s6
 8014714:	ee75 3aa7 	vadd.f32	s7, s11, s15
 8014718:	ee37 4a06 	vadd.f32	s8, s14, s12
 801471c:	ee30 1a23 	vadd.f32	s2, s0, s7
 8014720:	ee70 6a84 	vadd.f32	s13, s1, s8
 8014724:	ee74 4ac3 	vsub.f32	s9, s9, s6
 8014728:	ee31 3a26 	vadd.f32	s6, s2, s13
 801472c:	ee37 7a46 	vsub.f32	s14, s14, s12
 8014730:	ed07 3a01 	vstr	s6, [r7, #-4]
 8014734:	ed91 8a01 	vldr	s16, [r1, #4]
 8014738:	ed90 3a01 	vldr	s6, [r0, #4]
 801473c:	ed92 6a01 	vldr	s12, [r2, #4]
 8014740:	ee35 5a42 	vsub.f32	s10, s10, s4
 8014744:	ee78 1a86 	vadd.f32	s3, s17, s12
 8014748:	ee38 2a43 	vsub.f32	s4, s16, s6
 801474c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8014750:	ee38 6ac6 	vsub.f32	s12, s17, s12
 8014754:	eddc 7a00 	vldr	s15, [ip]
 8014758:	edd4 8a01 	vldr	s17, [r4, #4]
 801475c:	ee38 3a03 	vadd.f32	s6, s16, s6
 8014760:	ed94 8a01 	vldr	s16, [r4, #4]
 8014764:	ee30 4ac4 	vsub.f32	s8, s1, s8
 8014768:	ee37 8a88 	vadd.f32	s16, s15, s16
 801476c:	edd6 0a01 	vldr	s1, [r6, #4]
 8014770:	ee77 7ae8 	vsub.f32	s15, s15, s17
 8014774:	edd5 8a01 	vldr	s17, [r5, #4]
 8014778:	ee70 3a63 	vsub.f32	s7, s0, s7
 801477c:	ee38 0ae0 	vsub.f32	s0, s17, s1
 8014780:	ee78 0aa0 	vadd.f32	s1, s17, s1
 8014784:	ee71 6a66 	vsub.f32	s13, s2, s13
 8014788:	ee31 1ac8 	vsub.f32	s2, s3, s16
 801478c:	ee31 8a88 	vadd.f32	s16, s3, s16
 8014790:	ee73 1a60 	vsub.f32	s3, s6, s1
 8014794:	ee73 0a20 	vadd.f32	s1, s6, s1
 8014798:	ee33 3aa1 	vadd.f32	s6, s7, s3
 801479c:	ee78 8a60 	vsub.f32	s17, s16, s1
 80147a0:	ee38 8a20 	vadd.f32	s16, s16, s1
 80147a4:	ee74 0ac7 	vsub.f32	s1, s9, s14
 80147a8:	ee34 7a87 	vadd.f32	s14, s9, s14
 80147ac:	ee72 4a40 	vsub.f32	s9, s4, s0
 80147b0:	ee32 0a00 	vadd.f32	s0, s4, s0
 80147b4:	ee60 0aa2 	vmul.f32	s1, s1, s5
 80147b8:	ee20 0a22 	vmul.f32	s0, s0, s5
 80147bc:	ee27 7a22 	vmul.f32	s14, s14, s5
 80147c0:	ee64 4aa2 	vmul.f32	s9, s9, s5
 80147c4:	ed87 8a00 	vstr	s16, [r7]
 80147c8:	ee35 2a60 	vsub.f32	s4, s10, s1
 80147cc:	ee73 1ae1 	vsub.f32	s3, s7, s3
 80147d0:	ee75 0a20 	vadd.f32	s1, s10, s1
 80147d4:	ee71 3a44 	vsub.f32	s7, s2, s8
 80147d8:	ee35 5ac7 	vsub.f32	s10, s11, s14
 80147dc:	ee34 1a01 	vadd.f32	s2, s8, s2
 80147e0:	ee35 7a87 	vadd.f32	s14, s11, s14
 80147e4:	ee2e 4a26 	vmul.f32	s8, s28, s13
 80147e8:	ee76 5a64 	vsub.f32	s11, s12, s9
 80147ec:	ee6a 6a26 	vmul.f32	s13, s20, s13
 80147f0:	ee76 4a24 	vadd.f32	s9, s12, s9
 80147f4:	ee2a 8a28 	vmul.f32	s16, s20, s17
 80147f8:	ee37 6ac0 	vsub.f32	s12, s15, s0
 80147fc:	ee6e 8a28 	vmul.f32	s17, s28, s17
 8014800:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014804:	ee78 8ae6 	vsub.f32	s17, s17, s13
 8014808:	ee30 0aa7 	vadd.f32	s0, s1, s15
 801480c:	ee6b 6a23 	vmul.f32	s13, s22, s7
 8014810:	ee70 7ae7 	vsub.f32	s15, s1, s15
 8014814:	ee72 0a06 	vadd.f32	s1, s4, s12
 8014818:	ee32 6a46 	vsub.f32	s12, s4, s12
 801481c:	ee34 2ac7 	vsub.f32	s4, s9, s14
 8014820:	ee77 4a24 	vadd.f32	s9, s14, s9
 8014824:	ee35 7ac5 	vsub.f32	s14, s11, s10
 8014828:	ee75 5a25 	vadd.f32	s11, s10, s11
 801482c:	ee2f 5a03 	vmul.f32	s10, s30, s6
 8014830:	ee34 8a08 	vadd.f32	s16, s8, s16
 8014834:	ee75 6a26 	vadd.f32	s13, s10, s13
 8014838:	ee2d 4a21 	vmul.f32	s8, s26, s3
 801483c:	ee2b 3a03 	vmul.f32	s6, s22, s6
 8014840:	ee69 1a21 	vmul.f32	s3, s18, s3
 8014844:	ee29 5a01 	vmul.f32	s10, s18, s2
 8014848:	ee6f 3a23 	vmul.f32	s7, s30, s7
 801484c:	ee2d 1a01 	vmul.f32	s2, s26, s2
 8014850:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8014854:	ee31 1a61 	vsub.f32	s2, s2, s3
 8014858:	ee2b 3a82 	vmul.f32	s6, s23, s4
 801485c:	ee6f 1a80 	vmul.f32	s3, s31, s0
 8014860:	ee2f 2a82 	vmul.f32	s4, s31, s4
 8014864:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8014868:	ed82 8a00 	vstr	s16, [r2]
 801486c:	edc2 8a01 	vstr	s17, [r2, #4]
 8014870:	ee34 5a05 	vadd.f32	s10, s8, s10
 8014874:	ed4c 6a01 	vstr	s13, [ip, #-4]
 8014878:	ee2c 8aa7 	vmul.f32	s16, s25, s15
 801487c:	ee2c 4a24 	vmul.f32	s8, s24, s9
 8014880:	ee6d 6aa0 	vmul.f32	s13, s27, s1
 8014884:	ee69 8a87 	vmul.f32	s17, s19, s14
 8014888:	ee31 3a83 	vadd.f32	s6, s3, s6
 801488c:	ee32 0a40 	vsub.f32	s0, s4, s0
 8014890:	ee6a 1aa5 	vmul.f32	s3, s21, s11
 8014894:	ee2e 2a86 	vmul.f32	s4, s29, s12
 8014898:	ee6c 4aa4 	vmul.f32	s9, s25, s9
 801489c:	ee6c 7a27 	vmul.f32	s15, s24, s15
 80148a0:	ee2d 7a87 	vmul.f32	s14, s27, s14
 80148a4:	ee69 0aa0 	vmul.f32	s1, s19, s1
 80148a8:	ee6e 5aa5 	vmul.f32	s11, s29, s11
 80148ac:	ee2a 6a86 	vmul.f32	s12, s21, s12
 80148b0:	ee38 4a04 	vadd.f32	s8, s16, s8
 80148b4:	ee74 7ae7 	vsub.f32	s15, s9, s15
 80148b8:	ee76 6aa8 	vadd.f32	s13, s13, s17
 80148bc:	ee37 7a60 	vsub.f32	s14, s14, s1
 80148c0:	ee32 2a21 	vadd.f32	s4, s4, s3
 80148c4:	ee75 5ac6 	vsub.f32	s11, s11, s12
 80148c8:	44de      	add	lr, fp
 80148ca:	45f2      	cmp	sl, lr
 80148cc:	edcc 3a00 	vstr	s7, [ip]
 80148d0:	441f      	add	r7, r3
 80148d2:	ed84 5a00 	vstr	s10, [r4]
 80148d6:	ed84 1a01 	vstr	s2, [r4, #4]
 80148da:	441a      	add	r2, r3
 80148dc:	ed81 3a00 	vstr	s6, [r1]
 80148e0:	ed81 0a01 	vstr	s0, [r1, #4]
 80148e4:	449c      	add	ip, r3
 80148e6:	ed86 4a00 	vstr	s8, [r6]
 80148ea:	edc6 7a01 	vstr	s15, [r6, #4]
 80148ee:	441c      	add	r4, r3
 80148f0:	edc0 6a00 	vstr	s13, [r0]
 80148f4:	ed80 7a01 	vstr	s14, [r0, #4]
 80148f8:	4419      	add	r1, r3
 80148fa:	ed85 2a00 	vstr	s4, [r5]
 80148fe:	441e      	add	r6, r3
 8014900:	edc5 5a01 	vstr	s11, [r5, #4]
 8014904:	4418      	add	r0, r3
 8014906:	441d      	add	r5, r3
 8014908:	f63f aeee 	bhi.w	80146e8 <neai_arm_radix8_butterfly_f32+0x2dc>
 801490c:	9a08      	ldr	r2, [sp, #32]
 801490e:	3208      	adds	r2, #8
 8014910:	9208      	str	r2, [sp, #32]
 8014912:	9a07      	ldr	r2, [sp, #28]
 8014914:	3208      	adds	r2, #8
 8014916:	9207      	str	r2, [sp, #28]
 8014918:	9a06      	ldr	r2, [sp, #24]
 801491a:	3208      	adds	r2, #8
 801491c:	9206      	str	r2, [sp, #24]
 801491e:	9a05      	ldr	r2, [sp, #20]
 8014920:	3208      	adds	r2, #8
 8014922:	9205      	str	r2, [sp, #20]
 8014924:	9a04      	ldr	r2, [sp, #16]
 8014926:	3208      	adds	r2, #8
 8014928:	9204      	str	r2, [sp, #16]
 801492a:	9a03      	ldr	r2, [sp, #12]
 801492c:	3208      	adds	r2, #8
 801492e:	9203      	str	r2, [sp, #12]
 8014930:	9a02      	ldr	r2, [sp, #8]
 8014932:	3208      	adds	r2, #8
 8014934:	9202      	str	r2, [sp, #8]
 8014936:	9a01      	ldr	r2, [sp, #4]
 8014938:	3208      	adds	r2, #8
 801493a:	9201      	str	r2, [sp, #4]
 801493c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801493e:	f109 0901 	add.w	r9, r9, #1
 8014942:	454a      	cmp	r2, r9
 8014944:	f47f ae88 	bne.w	8014658 <neai_arm_radix8_butterfly_f32+0x24c>
 8014948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801494a:	00db      	lsls	r3, r3, #3
 801494c:	b29b      	uxth	r3, r3
 801494e:	4693      	mov	fp, r2
 8014950:	930a      	str	r3, [sp, #40]	@ 0x28
 8014952:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014954:	e568      	b.n	8014428 <neai_arm_radix8_butterfly_f32+0x1c>
 8014956:	b00f      	add	sp, #60	@ 0x3c
 8014958:	ecbd 8b10 	vpop	{d8-d15}
 801495c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014960 <neai_arm_bitreversal_32>:
 8014960:	b331      	cbz	r1, 80149b0 <neai_arm_bitreversal_32+0x50>
 8014962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014966:	f04f 0e00 	mov.w	lr, #0
 801496a:	f102 0802 	add.w	r8, r2, #2
 801496e:	f832 c01e 	ldrh.w	ip, [r2, lr, lsl #1]
 8014972:	f838 301e 	ldrh.w	r3, [r8, lr, lsl #1]
 8014976:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 801497a:	089b      	lsrs	r3, r3, #2
 801497c:	f850 702c 	ldr.w	r7, [r0, ip, lsl #2]
 8014980:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
 8014984:	f840 602c 	str.w	r6, [r0, ip, lsl #2]
 8014988:	ea4f 058c 	mov.w	r5, ip, lsl #2
 801498c:	009c      	lsls	r4, r3, #2
 801498e:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8014992:	f105 0c04 	add.w	ip, r5, #4
 8014996:	1d23      	adds	r3, r4, #4
 8014998:	f10e 0e02 	add.w	lr, lr, #2
 801499c:	f850 500c 	ldr.w	r5, [r0, ip]
 80149a0:	58c4      	ldr	r4, [r0, r3]
 80149a2:	f840 400c 	str.w	r4, [r0, ip]
 80149a6:	458e      	cmp	lr, r1
 80149a8:	50c5      	str	r5, [r0, r3]
 80149aa:	d3e0      	bcc.n	801496e <neai_arm_bitreversal_32+0xe>
 80149ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149b0:	4770      	bx	lr
 80149b2:	bf00      	nop

080149b4 <memset>:
 80149b4:	4402      	add	r2, r0
 80149b6:	4603      	mov	r3, r0
 80149b8:	4293      	cmp	r3, r2
 80149ba:	d100      	bne.n	80149be <memset+0xa>
 80149bc:	4770      	bx	lr
 80149be:	f803 1b01 	strb.w	r1, [r3], #1
 80149c2:	e7f9      	b.n	80149b8 <memset+0x4>

080149c4 <__errno>:
 80149c4:	4b01      	ldr	r3, [pc, #4]	@ (80149cc <__errno+0x8>)
 80149c6:	6818      	ldr	r0, [r3, #0]
 80149c8:	4770      	bx	lr
 80149ca:	bf00      	nop
 80149cc:	20000024 	.word	0x20000024

080149d0 <__libc_init_array>:
 80149d0:	b570      	push	{r4, r5, r6, lr}
 80149d2:	4d0d      	ldr	r5, [pc, #52]	@ (8014a08 <__libc_init_array+0x38>)
 80149d4:	4c0d      	ldr	r4, [pc, #52]	@ (8014a0c <__libc_init_array+0x3c>)
 80149d6:	1b64      	subs	r4, r4, r5
 80149d8:	10a4      	asrs	r4, r4, #2
 80149da:	2600      	movs	r6, #0
 80149dc:	42a6      	cmp	r6, r4
 80149de:	d109      	bne.n	80149f4 <__libc_init_array+0x24>
 80149e0:	4d0b      	ldr	r5, [pc, #44]	@ (8014a10 <__libc_init_array+0x40>)
 80149e2:	4c0c      	ldr	r4, [pc, #48]	@ (8014a14 <__libc_init_array+0x44>)
 80149e4:	f000 faf6 	bl	8014fd4 <_init>
 80149e8:	1b64      	subs	r4, r4, r5
 80149ea:	10a4      	asrs	r4, r4, #2
 80149ec:	2600      	movs	r6, #0
 80149ee:	42a6      	cmp	r6, r4
 80149f0:	d105      	bne.n	80149fe <__libc_init_array+0x2e>
 80149f2:	bd70      	pop	{r4, r5, r6, pc}
 80149f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80149f8:	4798      	blx	r3
 80149fa:	3601      	adds	r6, #1
 80149fc:	e7ee      	b.n	80149dc <__libc_init_array+0xc>
 80149fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8014a02:	4798      	blx	r3
 8014a04:	3601      	adds	r6, #1
 8014a06:	e7f2      	b.n	80149ee <__libc_init_array+0x1e>
 8014a08:	08015700 	.word	0x08015700
 8014a0c:	08015700 	.word	0x08015700
 8014a10:	08015700 	.word	0x08015700
 8014a14:	08015704 	.word	0x08015704

08014a18 <memcpy>:
 8014a18:	440a      	add	r2, r1
 8014a1a:	4291      	cmp	r1, r2
 8014a1c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8014a20:	d100      	bne.n	8014a24 <memcpy+0xc>
 8014a22:	4770      	bx	lr
 8014a24:	b510      	push	{r4, lr}
 8014a26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014a2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014a2e:	4291      	cmp	r1, r2
 8014a30:	d1f9      	bne.n	8014a26 <memcpy+0xe>
 8014a32:	bd10      	pop	{r4, pc}

08014a34 <logf>:
 8014a34:	b508      	push	{r3, lr}
 8014a36:	ed2d 8b02 	vpush	{d8}
 8014a3a:	eeb0 8a40 	vmov.f32	s16, s0
 8014a3e:	f000 f997 	bl	8014d70 <__ieee754_logf>
 8014a42:	eeb4 8a48 	vcmp.f32	s16, s16
 8014a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a4a:	d60f      	bvs.n	8014a6c <logf+0x38>
 8014a4c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a54:	dc0a      	bgt.n	8014a6c <logf+0x38>
 8014a56:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a5e:	d108      	bne.n	8014a72 <logf+0x3e>
 8014a60:	f7ff ffb0 	bl	80149c4 <__errno>
 8014a64:	2322      	movs	r3, #34	@ 0x22
 8014a66:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8014a88 <logf+0x54>
 8014a6a:	6003      	str	r3, [r0, #0]
 8014a6c:	ecbd 8b02 	vpop	{d8}
 8014a70:	bd08      	pop	{r3, pc}
 8014a72:	f7ff ffa7 	bl	80149c4 <__errno>
 8014a76:	ecbd 8b02 	vpop	{d8}
 8014a7a:	2321      	movs	r3, #33	@ 0x21
 8014a7c:	6003      	str	r3, [r0, #0]
 8014a7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014a82:	4802      	ldr	r0, [pc, #8]	@ (8014a8c <logf+0x58>)
 8014a84:	f000 b84e 	b.w	8014b24 <nanf>
 8014a88:	ff800000 	.word	0xff800000
 8014a8c:	080156e4 	.word	0x080156e4

08014a90 <sqrtf>:
 8014a90:	b508      	push	{r3, lr}
 8014a92:	ed2d 8b02 	vpush	{d8}
 8014a96:	eeb0 8a40 	vmov.f32	s16, s0
 8014a9a:	f000 f91f 	bl	8014cdc <__ieee754_sqrtf>
 8014a9e:	eeb4 8a48 	vcmp.f32	s16, s16
 8014aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014aa6:	d60c      	bvs.n	8014ac2 <sqrtf+0x32>
 8014aa8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014ac8 <sqrtf+0x38>
 8014aac:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ab4:	d505      	bpl.n	8014ac2 <sqrtf+0x32>
 8014ab6:	f7ff ff85 	bl	80149c4 <__errno>
 8014aba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014abe:	2321      	movs	r3, #33	@ 0x21
 8014ac0:	6003      	str	r3, [r0, #0]
 8014ac2:	ecbd 8b02 	vpop	{d8}
 8014ac6:	bd08      	pop	{r3, pc}
 8014ac8:	00000000 	.word	0x00000000

08014acc <sqrt>:
 8014acc:	b538      	push	{r3, r4, r5, lr}
 8014ace:	ed2d 8b02 	vpush	{d8}
 8014ad2:	ec55 4b10 	vmov	r4, r5, d0
 8014ad6:	f000 f82b 	bl	8014b30 <__ieee754_sqrt>
 8014ada:	4622      	mov	r2, r4
 8014adc:	462b      	mov	r3, r5
 8014ade:	4620      	mov	r0, r4
 8014ae0:	4629      	mov	r1, r5
 8014ae2:	eeb0 8a40 	vmov.f32	s16, s0
 8014ae6:	eef0 8a60 	vmov.f32	s17, s1
 8014aea:	f7eb ffa7 	bl	8000a3c <__aeabi_dcmpun>
 8014aee:	b990      	cbnz	r0, 8014b16 <sqrt+0x4a>
 8014af0:	2200      	movs	r2, #0
 8014af2:	2300      	movs	r3, #0
 8014af4:	4620      	mov	r0, r4
 8014af6:	4629      	mov	r1, r5
 8014af8:	f7eb ff78 	bl	80009ec <__aeabi_dcmplt>
 8014afc:	b158      	cbz	r0, 8014b16 <sqrt+0x4a>
 8014afe:	f7ff ff61 	bl	80149c4 <__errno>
 8014b02:	2321      	movs	r3, #33	@ 0x21
 8014b04:	6003      	str	r3, [r0, #0]
 8014b06:	2200      	movs	r2, #0
 8014b08:	2300      	movs	r3, #0
 8014b0a:	4610      	mov	r0, r2
 8014b0c:	4619      	mov	r1, r3
 8014b0e:	f7eb fe25 	bl	800075c <__aeabi_ddiv>
 8014b12:	ec41 0b18 	vmov	d8, r0, r1
 8014b16:	eeb0 0a48 	vmov.f32	s0, s16
 8014b1a:	eef0 0a68 	vmov.f32	s1, s17
 8014b1e:	ecbd 8b02 	vpop	{d8}
 8014b22:	bd38      	pop	{r3, r4, r5, pc}

08014b24 <nanf>:
 8014b24:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014b2c <nanf+0x8>
 8014b28:	4770      	bx	lr
 8014b2a:	bf00      	nop
 8014b2c:	7fc00000 	.word	0x7fc00000

08014b30 <__ieee754_sqrt>:
 8014b30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b34:	4a66      	ldr	r2, [pc, #408]	@ (8014cd0 <__ieee754_sqrt+0x1a0>)
 8014b36:	ec55 4b10 	vmov	r4, r5, d0
 8014b3a:	43aa      	bics	r2, r5
 8014b3c:	462b      	mov	r3, r5
 8014b3e:	4621      	mov	r1, r4
 8014b40:	d110      	bne.n	8014b64 <__ieee754_sqrt+0x34>
 8014b42:	4622      	mov	r2, r4
 8014b44:	4620      	mov	r0, r4
 8014b46:	4629      	mov	r1, r5
 8014b48:	f7eb fcde 	bl	8000508 <__aeabi_dmul>
 8014b4c:	4602      	mov	r2, r0
 8014b4e:	460b      	mov	r3, r1
 8014b50:	4620      	mov	r0, r4
 8014b52:	4629      	mov	r1, r5
 8014b54:	f7eb fb22 	bl	800019c <__adddf3>
 8014b58:	4604      	mov	r4, r0
 8014b5a:	460d      	mov	r5, r1
 8014b5c:	ec45 4b10 	vmov	d0, r4, r5
 8014b60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b64:	2d00      	cmp	r5, #0
 8014b66:	dc0e      	bgt.n	8014b86 <__ieee754_sqrt+0x56>
 8014b68:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014b6c:	4322      	orrs	r2, r4
 8014b6e:	d0f5      	beq.n	8014b5c <__ieee754_sqrt+0x2c>
 8014b70:	b19d      	cbz	r5, 8014b9a <__ieee754_sqrt+0x6a>
 8014b72:	4622      	mov	r2, r4
 8014b74:	4620      	mov	r0, r4
 8014b76:	4629      	mov	r1, r5
 8014b78:	f7eb fb0e 	bl	8000198 <__aeabi_dsub>
 8014b7c:	4602      	mov	r2, r0
 8014b7e:	460b      	mov	r3, r1
 8014b80:	f7eb fdec 	bl	800075c <__aeabi_ddiv>
 8014b84:	e7e8      	b.n	8014b58 <__ieee754_sqrt+0x28>
 8014b86:	152a      	asrs	r2, r5, #20
 8014b88:	d115      	bne.n	8014bb6 <__ieee754_sqrt+0x86>
 8014b8a:	2000      	movs	r0, #0
 8014b8c:	e009      	b.n	8014ba2 <__ieee754_sqrt+0x72>
 8014b8e:	0acb      	lsrs	r3, r1, #11
 8014b90:	3a15      	subs	r2, #21
 8014b92:	0549      	lsls	r1, r1, #21
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d0fa      	beq.n	8014b8e <__ieee754_sqrt+0x5e>
 8014b98:	e7f7      	b.n	8014b8a <__ieee754_sqrt+0x5a>
 8014b9a:	462a      	mov	r2, r5
 8014b9c:	e7fa      	b.n	8014b94 <__ieee754_sqrt+0x64>
 8014b9e:	005b      	lsls	r3, r3, #1
 8014ba0:	3001      	adds	r0, #1
 8014ba2:	02dc      	lsls	r4, r3, #11
 8014ba4:	d5fb      	bpl.n	8014b9e <__ieee754_sqrt+0x6e>
 8014ba6:	1e44      	subs	r4, r0, #1
 8014ba8:	1b12      	subs	r2, r2, r4
 8014baa:	f1c0 0420 	rsb	r4, r0, #32
 8014bae:	fa21 f404 	lsr.w	r4, r1, r4
 8014bb2:	4323      	orrs	r3, r4
 8014bb4:	4081      	lsls	r1, r0
 8014bb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014bba:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8014bbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014bc2:	07d2      	lsls	r2, r2, #31
 8014bc4:	bf5c      	itt	pl
 8014bc6:	005b      	lslpl	r3, r3, #1
 8014bc8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8014bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014bd0:	bf58      	it	pl
 8014bd2:	0049      	lslpl	r1, r1, #1
 8014bd4:	2600      	movs	r6, #0
 8014bd6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8014bda:	107f      	asrs	r7, r7, #1
 8014bdc:	0049      	lsls	r1, r1, #1
 8014bde:	2016      	movs	r0, #22
 8014be0:	4632      	mov	r2, r6
 8014be2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8014be6:	1915      	adds	r5, r2, r4
 8014be8:	429d      	cmp	r5, r3
 8014bea:	bfde      	ittt	le
 8014bec:	192a      	addle	r2, r5, r4
 8014bee:	1b5b      	suble	r3, r3, r5
 8014bf0:	1936      	addle	r6, r6, r4
 8014bf2:	0fcd      	lsrs	r5, r1, #31
 8014bf4:	3801      	subs	r0, #1
 8014bf6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8014bfa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014bfe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014c02:	d1f0      	bne.n	8014be6 <__ieee754_sqrt+0xb6>
 8014c04:	4605      	mov	r5, r0
 8014c06:	2420      	movs	r4, #32
 8014c08:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8014c0c:	4293      	cmp	r3, r2
 8014c0e:	eb0c 0e00 	add.w	lr, ip, r0
 8014c12:	dc02      	bgt.n	8014c1a <__ieee754_sqrt+0xea>
 8014c14:	d113      	bne.n	8014c3e <__ieee754_sqrt+0x10e>
 8014c16:	458e      	cmp	lr, r1
 8014c18:	d811      	bhi.n	8014c3e <__ieee754_sqrt+0x10e>
 8014c1a:	f1be 0f00 	cmp.w	lr, #0
 8014c1e:	eb0e 000c 	add.w	r0, lr, ip
 8014c22:	da3f      	bge.n	8014ca4 <__ieee754_sqrt+0x174>
 8014c24:	2800      	cmp	r0, #0
 8014c26:	db3d      	blt.n	8014ca4 <__ieee754_sqrt+0x174>
 8014c28:	f102 0801 	add.w	r8, r2, #1
 8014c2c:	1a9b      	subs	r3, r3, r2
 8014c2e:	458e      	cmp	lr, r1
 8014c30:	bf88      	it	hi
 8014c32:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8014c36:	eba1 010e 	sub.w	r1, r1, lr
 8014c3a:	4465      	add	r5, ip
 8014c3c:	4642      	mov	r2, r8
 8014c3e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8014c42:	3c01      	subs	r4, #1
 8014c44:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014c48:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014c4c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8014c50:	d1dc      	bne.n	8014c0c <__ieee754_sqrt+0xdc>
 8014c52:	4319      	orrs	r1, r3
 8014c54:	d01b      	beq.n	8014c8e <__ieee754_sqrt+0x15e>
 8014c56:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8014cd4 <__ieee754_sqrt+0x1a4>
 8014c5a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8014cd8 <__ieee754_sqrt+0x1a8>
 8014c5e:	e9da 0100 	ldrd	r0, r1, [sl]
 8014c62:	e9db 2300 	ldrd	r2, r3, [fp]
 8014c66:	f7eb fa97 	bl	8000198 <__aeabi_dsub>
 8014c6a:	e9da 8900 	ldrd	r8, r9, [sl]
 8014c6e:	4602      	mov	r2, r0
 8014c70:	460b      	mov	r3, r1
 8014c72:	4640      	mov	r0, r8
 8014c74:	4649      	mov	r1, r9
 8014c76:	f7eb fec3 	bl	8000a00 <__aeabi_dcmple>
 8014c7a:	b140      	cbz	r0, 8014c8e <__ieee754_sqrt+0x15e>
 8014c7c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8014c80:	e9da 0100 	ldrd	r0, r1, [sl]
 8014c84:	e9db 2300 	ldrd	r2, r3, [fp]
 8014c88:	d10e      	bne.n	8014ca8 <__ieee754_sqrt+0x178>
 8014c8a:	3601      	adds	r6, #1
 8014c8c:	4625      	mov	r5, r4
 8014c8e:	1073      	asrs	r3, r6, #1
 8014c90:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8014c94:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014c98:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8014c9c:	086b      	lsrs	r3, r5, #1
 8014c9e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8014ca2:	e759      	b.n	8014b58 <__ieee754_sqrt+0x28>
 8014ca4:	4690      	mov	r8, r2
 8014ca6:	e7c1      	b.n	8014c2c <__ieee754_sqrt+0xfc>
 8014ca8:	f7eb fa78 	bl	800019c <__adddf3>
 8014cac:	e9da 8900 	ldrd	r8, r9, [sl]
 8014cb0:	4602      	mov	r2, r0
 8014cb2:	460b      	mov	r3, r1
 8014cb4:	4640      	mov	r0, r8
 8014cb6:	4649      	mov	r1, r9
 8014cb8:	f7eb fe98 	bl	80009ec <__aeabi_dcmplt>
 8014cbc:	b120      	cbz	r0, 8014cc8 <__ieee754_sqrt+0x198>
 8014cbe:	1cab      	adds	r3, r5, #2
 8014cc0:	bf08      	it	eq
 8014cc2:	3601      	addeq	r6, #1
 8014cc4:	3502      	adds	r5, #2
 8014cc6:	e7e2      	b.n	8014c8e <__ieee754_sqrt+0x15e>
 8014cc8:	1c6b      	adds	r3, r5, #1
 8014cca:	f023 0501 	bic.w	r5, r3, #1
 8014cce:	e7de      	b.n	8014c8e <__ieee754_sqrt+0x15e>
 8014cd0:	7ff00000 	.word	0x7ff00000
 8014cd4:	080156f0 	.word	0x080156f0
 8014cd8:	080156e8 	.word	0x080156e8

08014cdc <__ieee754_sqrtf>:
 8014cdc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014ce0:	4770      	bx	lr

08014ce2 <fmax>:
 8014ce2:	b508      	push	{r3, lr}
 8014ce4:	ed2d 8b04 	vpush	{d8-d9}
 8014ce8:	eeb0 8a40 	vmov.f32	s16, s0
 8014cec:	eef0 8a60 	vmov.f32	s17, s1
 8014cf0:	eeb0 9a41 	vmov.f32	s18, s2
 8014cf4:	eef0 9a61 	vmov.f32	s19, s3
 8014cf8:	f000 f948 	bl	8014f8c <__fpclassifyd>
 8014cfc:	b950      	cbnz	r0, 8014d14 <fmax+0x32>
 8014cfe:	eeb0 8a49 	vmov.f32	s16, s18
 8014d02:	eef0 8a69 	vmov.f32	s17, s19
 8014d06:	eeb0 0a48 	vmov.f32	s0, s16
 8014d0a:	eef0 0a68 	vmov.f32	s1, s17
 8014d0e:	ecbd 8b04 	vpop	{d8-d9}
 8014d12:	bd08      	pop	{r3, pc}
 8014d14:	eeb0 0a49 	vmov.f32	s0, s18
 8014d18:	eef0 0a69 	vmov.f32	s1, s19
 8014d1c:	f000 f936 	bl	8014f8c <__fpclassifyd>
 8014d20:	2800      	cmp	r0, #0
 8014d22:	d0f0      	beq.n	8014d06 <fmax+0x24>
 8014d24:	ec53 2b19 	vmov	r2, r3, d9
 8014d28:	ec51 0b18 	vmov	r0, r1, d8
 8014d2c:	f7eb fe7c 	bl	8000a28 <__aeabi_dcmpgt>
 8014d30:	2800      	cmp	r0, #0
 8014d32:	d0e4      	beq.n	8014cfe <fmax+0x1c>
 8014d34:	e7e7      	b.n	8014d06 <fmax+0x24>

08014d36 <fminf>:
 8014d36:	b508      	push	{r3, lr}
 8014d38:	ed2d 8b02 	vpush	{d8}
 8014d3c:	eeb0 8a40 	vmov.f32	s16, s0
 8014d40:	eef0 8a60 	vmov.f32	s17, s1
 8014d44:	f000 f906 	bl	8014f54 <__fpclassifyf>
 8014d48:	b930      	cbnz	r0, 8014d58 <fminf+0x22>
 8014d4a:	eeb0 8a68 	vmov.f32	s16, s17
 8014d4e:	eeb0 0a48 	vmov.f32	s0, s16
 8014d52:	ecbd 8b02 	vpop	{d8}
 8014d56:	bd08      	pop	{r3, pc}
 8014d58:	eeb0 0a68 	vmov.f32	s0, s17
 8014d5c:	f000 f8fa 	bl	8014f54 <__fpclassifyf>
 8014d60:	2800      	cmp	r0, #0
 8014d62:	d0f4      	beq.n	8014d4e <fminf+0x18>
 8014d64:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d6c:	d5ed      	bpl.n	8014d4a <fminf+0x14>
 8014d6e:	e7ee      	b.n	8014d4e <fminf+0x18>

08014d70 <__ieee754_logf>:
 8014d70:	ee10 3a10 	vmov	r3, s0
 8014d74:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8014d78:	d106      	bne.n	8014d88 <__ieee754_logf+0x18>
 8014d7a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8014f14 <__ieee754_logf+0x1a4>
 8014d7e:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8014f18 <__ieee754_logf+0x1a8>
 8014d82:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8014d86:	4770      	bx	lr
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	461a      	mov	r2, r3
 8014d8c:	da02      	bge.n	8014d94 <__ieee754_logf+0x24>
 8014d8e:	ee30 7a40 	vsub.f32	s14, s0, s0
 8014d92:	e7f4      	b.n	8014d7e <__ieee754_logf+0xe>
 8014d94:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014d98:	db02      	blt.n	8014da0 <__ieee754_logf+0x30>
 8014d9a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014d9e:	4770      	bx	lr
 8014da0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014da4:	bfb8      	it	lt
 8014da6:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8014f1c <__ieee754_logf+0x1ac>
 8014daa:	485d      	ldr	r0, [pc, #372]	@ (8014f20 <__ieee754_logf+0x1b0>)
 8014dac:	bfbe      	ittt	lt
 8014dae:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8014db2:	f06f 0118 	mvnlt.w	r1, #24
 8014db6:	ee17 2a90 	vmovlt	r2, s15
 8014dba:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8014dbe:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8014dc2:	4410      	add	r0, r2
 8014dc4:	bfa8      	it	ge
 8014dc6:	2100      	movge	r1, #0
 8014dc8:	3b7f      	subs	r3, #127	@ 0x7f
 8014dca:	440b      	add	r3, r1
 8014dcc:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8014dd0:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8014dd4:	4311      	orrs	r1, r2
 8014dd6:	ee00 1a10 	vmov	s0, r1
 8014dda:	4952      	ldr	r1, [pc, #328]	@ (8014f24 <__ieee754_logf+0x1b4>)
 8014ddc:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8014de0:	f102 000f 	add.w	r0, r2, #15
 8014de4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014de8:	4001      	ands	r1, r0
 8014dea:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014dee:	bb89      	cbnz	r1, 8014e54 <__ieee754_logf+0xe4>
 8014df0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8014df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014df8:	d10f      	bne.n	8014e1a <__ieee754_logf+0xaa>
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	f000 8087 	beq.w	8014f0e <__ieee754_logf+0x19e>
 8014e00:	ee07 3a90 	vmov	s15, r3
 8014e04:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8014f28 <__ieee754_logf+0x1b8>
 8014e08:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8014f2c <__ieee754_logf+0x1bc>
 8014e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e10:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014e14:	eea7 0a87 	vfma.f32	s0, s15, s14
 8014e18:	4770      	bx	lr
 8014e1a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8014f30 <__ieee754_logf+0x1c0>
 8014e1e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014e22:	eee0 7a66 	vfms.f32	s15, s0, s13
 8014e26:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014e2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014e2e:	b913      	cbnz	r3, 8014e36 <__ieee754_logf+0xc6>
 8014e30:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014e34:	4770      	bx	lr
 8014e36:	ee07 3a90 	vmov	s15, r3
 8014e3a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8014f28 <__ieee754_logf+0x1b8>
 8014e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e42:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8014e46:	ee37 0a40 	vsub.f32	s0, s14, s0
 8014e4a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014f2c <__ieee754_logf+0x1bc>
 8014e4e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8014e52:	4770      	bx	lr
 8014e54:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8014e58:	ee70 7a27 	vadd.f32	s15, s0, s15
 8014e5c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014f34 <__ieee754_logf+0x1c4>
 8014e60:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8014f38 <__ieee754_logf+0x1c8>
 8014e64:	4935      	ldr	r1, [pc, #212]	@ (8014f3c <__ieee754_logf+0x1cc>)
 8014e66:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8014e6a:	4411      	add	r1, r2
 8014e6c:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8014e70:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8014e74:	430a      	orrs	r2, r1
 8014e76:	2a00      	cmp	r2, #0
 8014e78:	ee07 3a90 	vmov	s15, r3
 8014e7c:	ee26 5a06 	vmul.f32	s10, s12, s12
 8014e80:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014e84:	ee25 7a05 	vmul.f32	s14, s10, s10
 8014e88:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8014f40 <__ieee754_logf+0x1d0>
 8014e8c:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014e90:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8014f44 <__ieee754_logf+0x1d4>
 8014e94:	eee7 5a87 	vfma.f32	s11, s15, s14
 8014e98:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8014f48 <__ieee754_logf+0x1d8>
 8014e9c:	eee7 7a24 	vfma.f32	s15, s14, s9
 8014ea0:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8014f4c <__ieee754_logf+0x1dc>
 8014ea4:	eee7 4a87 	vfma.f32	s9, s15, s14
 8014ea8:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8014f50 <__ieee754_logf+0x1e0>
 8014eac:	eee4 7a87 	vfma.f32	s15, s9, s14
 8014eb0:	ee67 7a85 	vmul.f32	s15, s15, s10
 8014eb4:	eee5 7a87 	vfma.f32	s15, s11, s14
 8014eb8:	dd1a      	ble.n	8014ef0 <__ieee754_logf+0x180>
 8014eba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8014ebe:	ee20 7a07 	vmul.f32	s14, s0, s14
 8014ec2:	ee27 7a00 	vmul.f32	s14, s14, s0
 8014ec6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014eca:	ee67 7a86 	vmul.f32	s15, s15, s12
 8014ece:	b913      	cbnz	r3, 8014ed6 <__ieee754_logf+0x166>
 8014ed0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014ed4:	e7ac      	b.n	8014e30 <__ieee754_logf+0xc0>
 8014ed6:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8014f28 <__ieee754_logf+0x1b8>
 8014eda:	eee6 7a86 	vfma.f32	s15, s13, s12
 8014ede:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014ee2:	ee37 0a40 	vsub.f32	s0, s14, s0
 8014ee6:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8014f2c <__ieee754_logf+0x1bc>
 8014eea:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8014eee:	4770      	bx	lr
 8014ef0:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014ef4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8014ef8:	b913      	cbnz	r3, 8014f00 <__ieee754_logf+0x190>
 8014efa:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014efe:	4770      	bx	lr
 8014f00:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8014f28 <__ieee754_logf+0x1b8>
 8014f04:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8014f08:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8014f0c:	e7eb      	b.n	8014ee6 <__ieee754_logf+0x176>
 8014f0e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8014f18 <__ieee754_logf+0x1a8>
 8014f12:	4770      	bx	lr
 8014f14:	cc000000 	.word	0xcc000000
 8014f18:	00000000 	.word	0x00000000
 8014f1c:	4c000000 	.word	0x4c000000
 8014f20:	004afb20 	.word	0x004afb20
 8014f24:	007ffff0 	.word	0x007ffff0
 8014f28:	3717f7d1 	.word	0x3717f7d1
 8014f2c:	3f317180 	.word	0x3f317180
 8014f30:	3eaaaaab 	.word	0x3eaaaaab
 8014f34:	3e1cd04f 	.word	0x3e1cd04f
 8014f38:	3e178897 	.word	0x3e178897
 8014f3c:	ffcf5c30 	.word	0xffcf5c30
 8014f40:	3e638e29 	.word	0x3e638e29
 8014f44:	3ecccccd 	.word	0x3ecccccd
 8014f48:	3e3a3325 	.word	0x3e3a3325
 8014f4c:	3e924925 	.word	0x3e924925
 8014f50:	3f2aaaab 	.word	0x3f2aaaab

08014f54 <__fpclassifyf>:
 8014f54:	ee10 3a10 	vmov	r3, s0
 8014f58:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8014f5c:	d00d      	beq.n	8014f7a <__fpclassifyf+0x26>
 8014f5e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8014f62:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8014f66:	d30a      	bcc.n	8014f7e <__fpclassifyf+0x2a>
 8014f68:	4b07      	ldr	r3, [pc, #28]	@ (8014f88 <__fpclassifyf+0x34>)
 8014f6a:	1e42      	subs	r2, r0, #1
 8014f6c:	429a      	cmp	r2, r3
 8014f6e:	d908      	bls.n	8014f82 <__fpclassifyf+0x2e>
 8014f70:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8014f74:	4258      	negs	r0, r3
 8014f76:	4158      	adcs	r0, r3
 8014f78:	4770      	bx	lr
 8014f7a:	2002      	movs	r0, #2
 8014f7c:	4770      	bx	lr
 8014f7e:	2004      	movs	r0, #4
 8014f80:	4770      	bx	lr
 8014f82:	2003      	movs	r0, #3
 8014f84:	4770      	bx	lr
 8014f86:	bf00      	nop
 8014f88:	007ffffe 	.word	0x007ffffe

08014f8c <__fpclassifyd>:
 8014f8c:	ec51 0b10 	vmov	r0, r1, d0
 8014f90:	460b      	mov	r3, r1
 8014f92:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8014f96:	b510      	push	{r4, lr}
 8014f98:	d104      	bne.n	8014fa4 <__fpclassifyd+0x18>
 8014f9a:	2800      	cmp	r0, #0
 8014f9c:	bf0c      	ite	eq
 8014f9e:	2002      	moveq	r0, #2
 8014fa0:	2003      	movne	r0, #3
 8014fa2:	bd10      	pop	{r4, pc}
 8014fa4:	4a09      	ldr	r2, [pc, #36]	@ (8014fcc <__fpclassifyd+0x40>)
 8014fa6:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8014faa:	4294      	cmp	r4, r2
 8014fac:	d908      	bls.n	8014fc0 <__fpclassifyd+0x34>
 8014fae:	4a08      	ldr	r2, [pc, #32]	@ (8014fd0 <__fpclassifyd+0x44>)
 8014fb0:	4213      	tst	r3, r2
 8014fb2:	d007      	beq.n	8014fc4 <__fpclassifyd+0x38>
 8014fb4:	4291      	cmp	r1, r2
 8014fb6:	d107      	bne.n	8014fc8 <__fpclassifyd+0x3c>
 8014fb8:	fab0 f080 	clz	r0, r0
 8014fbc:	0940      	lsrs	r0, r0, #5
 8014fbe:	e7f0      	b.n	8014fa2 <__fpclassifyd+0x16>
 8014fc0:	2004      	movs	r0, #4
 8014fc2:	e7ee      	b.n	8014fa2 <__fpclassifyd+0x16>
 8014fc4:	2003      	movs	r0, #3
 8014fc6:	e7ec      	b.n	8014fa2 <__fpclassifyd+0x16>
 8014fc8:	2000      	movs	r0, #0
 8014fca:	e7ea      	b.n	8014fa2 <__fpclassifyd+0x16>
 8014fcc:	7fdfffff 	.word	0x7fdfffff
 8014fd0:	7ff00000 	.word	0x7ff00000

08014fd4 <_init>:
 8014fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fd6:	bf00      	nop
 8014fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fda:	bc08      	pop	{r3}
 8014fdc:	469e      	mov	lr, r3
 8014fde:	4770      	bx	lr

08014fe0 <_fini>:
 8014fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fe2:	bf00      	nop
 8014fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fe6:	bc08      	pop	{r3}
 8014fe8:	469e      	mov	lr, r3
 8014fea:	4770      	bx	lr
