{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666162637227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666162637228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 14:57:17 2022 " "Processing started: Wed Oct 19 14:57:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666162637228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666162637228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fre -c fre " "Command: quartus_map --read_settings_files=on --write_settings_files=off fre -c fre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666162637228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1666162637429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre.v 1 1 " "Found 1 design units, including 1 entities, in source file fre.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre " "Found entity 1: fre" {  } { { "fre.v" "" { Text "E:/altera_fpga/fre/fre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666162637546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666162637546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file freqcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqCounter " "Found entity 1: FreqCounter" {  } { { "FreqCounter.v" "" { Text "E:/altera_fpga/fre/FreqCounter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666162637548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666162637548 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "hff display.v(64) " "Verilog HDL Compiler Directive warning at display.v(64): text macro \"hff\" is undefined" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 64 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1666162637549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666162637550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666162637550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666162637550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666162637550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fre " "Elaborating entity \"fre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666162637572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqCounter FreqCounter:u1 " "Elaborating entity \"FreqCounter\" for hierarchy \"FreqCounter:u1\"" {  } { { "fre.v" "u1" { Text "E:/altera_fpga/fre/fre.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666162637573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FreqCounter.v(101) " "Verilog HDL assignment warning at FreqCounter.v(101): truncated value with size 32 to match size of target (26)" {  } { { "FreqCounter.v" "" { Text "E:/altera_fpga/fre/FreqCounter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637576 "|fre|FreqCounter:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FreqCounter.v(115) " "Verilog HDL assignment warning at FreqCounter.v(115): truncated value with size 32 to match size of target (16)" {  } { { "FreqCounter.v" "" { Text "E:/altera_fpga/fre/FreqCounter.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637576 "|fre|FreqCounter:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FreqCounter.v(125) " "Verilog HDL assignment warning at FreqCounter.v(125): truncated value with size 32 to match size of target (3)" {  } { { "FreqCounter.v" "" { Text "E:/altera_fpga/fre/FreqCounter.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637576 "|fre|FreqCounter:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 FreqCounter.v(163) " "Verilog HDL assignment warning at FreqCounter.v(163): truncated value with size 19 to match size of target (16)" {  } { { "FreqCounter.v" "" { Text "E:/altera_fpga/fre/FreqCounter.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637576 "|fre|FreqCounter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:u2 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:u2\"" {  } { { "fre.v" "u2" { Text "E:/altera_fpga/fre/fre.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666162637577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regdata1 bin2bcd.v(6) " "Verilog HDL or VHDL warning at bin2bcd.v(6): object \"regdata1\" assigned a value but never read" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666162637578 "|fre|bin2bcd:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bin2bcd.v(42) " "Verilog HDL assignment warning at bin2bcd.v(42): truncated value with size 32 to match size of target (5)" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637578 "|fre|bin2bcd:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(61) " "Verilog HDL assignment warning at bin2bcd.v(61): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637579 "|fre|bin2bcd:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(65) " "Verilog HDL assignment warning at bin2bcd.v(65): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637579 "|fre|bin2bcd:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(69) " "Verilog HDL assignment warning at bin2bcd.v(69): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637579 "|fre|bin2bcd:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(73) " "Verilog HDL assignment warning at bin2bcd.v(73): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637579 "|fre|bin2bcd:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(77) " "Verilog HDL assignment warning at bin2bcd.v(77): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "E:/altera_fpga/fre/bin2bcd.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637579 "|fre|bin2bcd:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u3 " "Elaborating entity \"display\" for hierarchy \"display:u3\"" {  } { { "fre.v" "u3" { Text "E:/altera_fpga/fre/fre.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666162637592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 display.v(13) " "Verilog HDL assignment warning at display.v(13): truncated value with size 20 to match size of target (16)" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637592 "|fre|display:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(24) " "Verilog HDL assignment warning at display.v(24): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637592 "|fre|display:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display.v(37) " "Verilog HDL assignment warning at display.v(37): truncated value with size 32 to match size of target (3)" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666162637592 "|fre|display:u3"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "19 15 0 data display.v(54) " "Verilog HDL error at display.v(54): index 19 cannot fall outside the declared range \[15:0\] for vector \"data\"" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 54 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1666162637643 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "16 15 0 data display.v(54) " "Verilog HDL error at display.v(54): index 16 cannot fall outside the declared range \[15:0\] for vector \"data\"" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 54 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1666162637643 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segdata display.v(45) " "Verilog HDL Always Construct warning at display.v(45): inferring latch(es) for variable \"segdata\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "E:/altera_fpga/fre/display.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666162637643 "|fre|display:u3"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "display:u3 " "Can't elaborate user hierarchy \"display:u3\"" {  } { { "fre.v" "u3" { Text "E:/altera_fpga/fre/fre.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666162637658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666162637694 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 19 14:57:17 2022 " "Processing ended: Wed Oct 19 14:57:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666162637694 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666162637694 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666162637694 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666162637694 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666162638275 ""}
