FIRRTL version 1.2.0
circuit NexysVideoHarness :
  module SimpleLazyModule :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module AsyncResetRegVec_w12_i0 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<12>, q : UInt<12>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<12>, clock with :
      reset => (_reg_T, UInt<12>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetReg :
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>, flip clk : Clock, flip rst : Reset} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 34:14]

    node _reg_T = asAsyncReset(io.rst) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 43:46]
    reg reg : UInt<1>, io.clk with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 43:67]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 44:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 45:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 47:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_1 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_2 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_2 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_3 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module ResetWrangler :
    output auto : { flip in_3 : { clock : Clock, reset : UInt<1>}, flip in_2 : { clock : Clock, reset : UInt<1>}, flip in_1 : { clock : Clock, reset : UInt<1>}, flip in_0 : { clock : Clock, reset : UInt<1>}, out_3 : { clock : Clock, reset : UInt<1>}, out_2 : { clock : Clock, reset : UInt<1>}, out_1 : { clock : Clock, reset : UInt<1>}, out_0 : { clock : Clock, reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output status : UInt<4> @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 17:20]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeIn_1 : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeIn_2 : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeIn_3 : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn_3.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_3.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_1 : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_2 : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_2 <= x1_nodeOut_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_3 <= x1_nodeOut_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeIn_1 <= auto.in_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeIn_2 <= auto.in_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeIn_3 <= auto.in_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    node status_lo = cat(nodeIn_1.reset, nodeIn.reset) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 18:18]
    node status_hi = cat(nodeIn_3.reset, nodeIn_2.reset) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 18:18]
    node _status_T = cat(status_hi, status_lo) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 18:18]
    status <= _status_T @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 18:12]
    node _causes_T = or(UInt<1>("h0"), nodeIn.reset) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 20:54]
    node _causes_T_1 = or(_causes_T, nodeIn_1.reset) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 20:54]
    node _causes_T_2 = or(_causes_T_1, nodeIn_2.reset) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 20:54]
    node causes = or(_causes_T_2, nodeIn_3.reset) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 20:54]
    wire increment : UInt<1> @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 27:25]
    wire incremented : UInt<12> @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 28:27]
    inst debounced_debounce of AsyncResetRegVec_w12_i0 @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 86:21]
    debounced_debounce.clock <= nodeIn.clock
    debounced_debounce.reset <= causes
    debounced_debounce.io.d <= incremented @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 88:14]
    debounced_debounce.io.en <= increment @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 89:15]
    node _increment_T = neq(debounced_debounce.io.q, UInt<12>("h9c4")) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 32:28]
    increment <= _increment_T @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 32:15]
    node _incremented_T = add(debounced_debounce.io.q, UInt<1>("h1")) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 33:30]
    node _incremented_T_1 = tail(_incremented_T, 1) @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 33:30]
    incremented <= _incremented_T_1 @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 33:17]
    inst deglitched_deglitch of AsyncResetReg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 71:21]
    deglitched_deglitch.io.d <= increment @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 72:14]
    deglitched_deglitch.io.clk <= nodeIn.clock @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 73:16]
    deglitched_deglitch.io.rst <= causes @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 74:16]
    deglitched_deglitch.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 75:16]
    nodeOut.clock <= nodeIn.clock @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 38:15]
    inst nodeOut_reset_catcher of ResetCatchAndSync_d3 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    nodeOut_reset_catcher.clock <= nodeOut.clock
    nodeOut_reset_catcher.reset <= deglitched_deglitch.io.q
    wire _nodeOut_reset_catcher_io_psd_WIRE : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _nodeOut_reset_catcher_io_psd_WIRE_1 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _nodeOut_reset_catcher_io_psd_WIRE_1 <= _nodeOut_reset_catcher_io_psd_WIRE @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    nodeOut_reset_catcher.io.psd <= _nodeOut_reset_catcher_io_psd_WIRE_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    nodeOut.reset <= nodeOut_reset_catcher.io.sync_reset @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 39:15]
    x1_nodeOut.clock <= nodeIn_1.clock @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 38:15]
    inst nodeOut_reset_catcher_1 of ResetCatchAndSync_d3_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    nodeOut_reset_catcher_1.clock <= x1_nodeOut.clock
    nodeOut_reset_catcher_1.reset <= deglitched_deglitch.io.q
    wire _nodeOut_reset_catcher_io_psd_WIRE_2 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE_2.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE_2.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _nodeOut_reset_catcher_io_psd_WIRE_3 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _nodeOut_reset_catcher_io_psd_WIRE_3 <= _nodeOut_reset_catcher_io_psd_WIRE_2 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    nodeOut_reset_catcher_1.io.psd <= _nodeOut_reset_catcher_io_psd_WIRE_3 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    x1_nodeOut.reset <= nodeOut_reset_catcher_1.io.sync_reset @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 39:15]
    x1_nodeOut_1.clock <= nodeIn_2.clock @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 38:15]
    inst nodeOut_reset_catcher_2 of ResetCatchAndSync_d3_2 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    nodeOut_reset_catcher_2.clock <= x1_nodeOut_1.clock
    nodeOut_reset_catcher_2.reset <= deglitched_deglitch.io.q
    wire _nodeOut_reset_catcher_io_psd_WIRE_4 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE_4.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE_4.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _nodeOut_reset_catcher_io_psd_WIRE_5 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _nodeOut_reset_catcher_io_psd_WIRE_5 <= _nodeOut_reset_catcher_io_psd_WIRE_4 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    nodeOut_reset_catcher_2.io.psd <= _nodeOut_reset_catcher_io_psd_WIRE_5 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    x1_nodeOut_1.reset <= nodeOut_reset_catcher_2.io.sync_reset @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 39:15]
    x1_nodeOut_2.clock <= nodeIn_3.clock @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 38:15]
    inst nodeOut_reset_catcher_3 of ResetCatchAndSync_d3_3 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    nodeOut_reset_catcher_3.clock <= x1_nodeOut_2.clock
    nodeOut_reset_catcher_3.reset <= deglitched_deglitch.io.q
    wire _nodeOut_reset_catcher_io_psd_WIRE_6 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE_6.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_reset_catcher_io_psd_WIRE_6.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _nodeOut_reset_catcher_io_psd_WIRE_7 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _nodeOut_reset_catcher_io_psd_WIRE_7 <= _nodeOut_reset_catcher_io_psd_WIRE_6 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    nodeOut_reset_catcher_3.io.psd <= _nodeOut_reset_catcher_io_psd_WIRE_7 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    x1_nodeOut_2.reset <= nodeOut_reset_catcher_3.io.sync_reset @[fpga/fpga-shells/src/main/scala/clocks/ResetWrangler.scala 39:15]

  module ClockGroup :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { member : { 0 : { clock : Clock, reset : UInt<1>}}}, out : { clock : Clock, reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { member : { 0 : { clock : Clock, reset : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.0 @[fpga/fpga-shells/src/main/scala/clocks/ClockGroup.scala 22:52]

  module ClockGroup_1 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { member : { 1 : { clock : Clock, reset : UInt<1>}, 0 : { clock : Clock, reset : UInt<1>}}}, out_1 : { clock : Clock, reset : UInt<1>}, out_0 : { clock : Clock, reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { member : { 1 : { clock : Clock, reset : UInt<1>}, 0 : { clock : Clock, reset : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.0 @[fpga/fpga-shells/src/main/scala/clocks/ClockGroup.scala 22:52]
    x1_nodeOut <= nodeIn.member.1 @[fpga/fpga-shells/src/main/scala/clocks/ClockGroup.scala 22:52]

  module Queue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBuffer :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_a_q of Queue @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeOut_a_q.clock <= clock
    nodeOut_a_q.reset <= reset
    nodeOut_a_q.io.enq.valid <= nodeIn.a.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeOut_a_q.io.enq.bits.corrupt <= nodeIn.a.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.data <= nodeIn.a.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.mask <= nodeIn.a.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.address <= nodeIn.a.bits.address @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.source <= nodeIn.a.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.size <= nodeIn.a.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.param <= nodeIn.a.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.opcode <= nodeIn.a.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn.a.ready <= nodeOut_a_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeOut.a.bits <= nodeOut_a_q.io.deq.bits @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut.a.valid <= nodeOut_a_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut_a_q.io.deq.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    inst nodeIn_d_q of Queue_1 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeIn_d_q.clock <= clock
    nodeIn_d_q.reset <= reset
    nodeIn_d_q.io.enq.valid <= nodeOut.d.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeIn_d_q.io.enq.bits.corrupt <= nodeOut.d.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.data <= nodeOut.d.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.denied <= nodeOut.d.bits.denied @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.sink <= nodeOut.d.bits.sink @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.source <= nodeOut.d.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.size <= nodeOut.d.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.param <= nodeOut.d.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.opcode <= nodeOut.d.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut.d.ready <= nodeIn_d_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeIn.d.bits.corrupt <= nodeIn_d_q.io.deq.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.data <= nodeIn_d_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.denied <= nodeIn_d_q.io.deq.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.sink <= nodeIn_d_q.io.deq.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.source <= nodeIn_d_q.io.deq.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.size <= nodeIn_d_q.io.deq.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.param <= nodeIn_d_q.io.deq.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.opcode <= nodeIn_d_q.io.deq.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.valid <= nodeIn_d_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn_d_q.io.deq.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 46:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 47:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 48:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 49:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 50:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 51:21]

  module Queue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 324:24]
      io.enq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 324:39]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, wen : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, wen : UInt<1>}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, wen : UInt<1>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 324:24]
      io.enq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 324:39]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLToAXI4 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire _sourceStall_WIRE : UInt<1>[16] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[2] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[3] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[4] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[5] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[6] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[7] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[8] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[9] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[10] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[11] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[12] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[13] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[14] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    _sourceStall_WIRE[15] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:76]
    wire sourceStall : UInt<1>[16] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:36]
    sourceStall <= _sourceStall_WIRE @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 106:36]
    wire _sourceTable_WIRE : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_1 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_1 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_2 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_2 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_3 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_3 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_4 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_4 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_5 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_5 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_6 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_6 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_7 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_7 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_8 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_8 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_9 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_9 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_10 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_10 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_11 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_11 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_12 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_12 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_13 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_13 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_14 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_14 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_15 : UInt<4> @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    _sourceTable_WIRE_15 <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:89]
    wire _sourceTable_WIRE_16 : UInt<4>[16] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[0] <= _sourceTable_WIRE @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[1] <= _sourceTable_WIRE_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[2] <= _sourceTable_WIRE_2 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[3] <= _sourceTable_WIRE_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[4] <= _sourceTable_WIRE_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[5] <= _sourceTable_WIRE_5 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[6] <= _sourceTable_WIRE_6 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[7] <= _sourceTable_WIRE_7 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[8] <= _sourceTable_WIRE_8 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[9] <= _sourceTable_WIRE_9 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[10] <= _sourceTable_WIRE_10 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[11] <= _sourceTable_WIRE_11 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[12] <= _sourceTable_WIRE_12 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[13] <= _sourceTable_WIRE_13 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[14] <= _sourceTable_WIRE_14 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    _sourceTable_WIRE_16[15] <= _sourceTable_WIRE_15 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:76]
    wire sourceTable : UInt<4>[16] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:36]
    sourceTable <= _sourceTable_WIRE_16 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 107:36]
    wire _idStall_WIRE : UInt<1>[16] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[2] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[3] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[4] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[5] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[6] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[7] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[8] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[9] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[10] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[11] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[12] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[13] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[14] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    _idStall_WIRE[15] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:67]
    wire idStall : UInt<1>[16] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:32]
    idStall <= _idStall_WIRE @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 108:32]
    sourceStall[0] <= idStall[0] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[1] <= idStall[1] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[1] <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[2] <= idStall[2] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[2] <= UInt<2>("h2") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[3] <= idStall[3] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[3] <= UInt<2>("h3") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[4] <= idStall[4] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[4] <= UInt<3>("h4") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[5] <= idStall[5] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[5] <= UInt<3>("h5") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[6] <= idStall[6] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[6] <= UInt<3>("h6") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[7] <= idStall[7] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[7] <= UInt<3>("h7") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[8] <= idStall[8] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[8] <= UInt<4>("h8") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[9] <= idStall[9] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[9] <= UInt<4>("h9") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[10] <= idStall[10] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[10] <= UInt<4>("ha") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[11] <= idStall[11] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[11] <= UInt<4>("hb") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[12] <= idStall[12] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[12] <= UInt<4>("hc") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[13] <= idStall[13] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[13] <= UInt<4>("hd") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[14] <= idStall[14] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[14] <= UInt<4>("he") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    sourceStall[15] <= idStall[15] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 114:39]
    sourceTable[15] <= UInt<4>("hf") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 115:39]
    node _a_isPut_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_isPut = eq(_a_isPut_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node _T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beats1_decode_T_1 = dshl(_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beats1_decode_T_2 = bits(_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beats1_decode_T_3 = not(_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beats1_decode = shr(_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beats1_opdata = eq(_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beats1 = mux(beats1_opdata, beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _counter1_T = sub(counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node counter1 = tail(_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _last_T = eq(counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _last_T_1 = eq(beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_last = or(_last_T, _last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node done = and(a_last, _T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _count_T = not(counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node count = and(beats1, _count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _counter_T = mux(a_first, beats1, counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      counter <= _counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    wire out_arw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, wen : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 146:25]
    wire out_w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}} @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 147:23]
    inst nodeOut_w_deq_q of Queue_2 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeOut_w_deq_q.clock <= clock
    nodeOut_w_deq_q.reset <= reset
    nodeOut_w_deq_q.io.enq.valid <= out_w.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeOut_w_deq_q.io.enq.bits.last <= out_w.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_w_deq_q.io.enq.bits.strb <= out_w.bits.strb @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_w_deq_q.io.enq.bits.data <= out_w.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    out_w.ready <= nodeOut_w_deq_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    wire nodeOut_w_irr : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}} @[src/main/scala/chisel3/util/Decoupled.scala 415:19]
    nodeOut_w_irr.bits <= nodeOut_w_deq_q.io.deq.bits @[src/main/scala/chisel3/util/Decoupled.scala 416:14]
    nodeOut_w_irr.valid <= nodeOut_w_deq_q.io.deq.valid @[src/main/scala/chisel3/util/Decoupled.scala 417:15]
    nodeOut_w_deq_q.io.deq.ready <= nodeOut_w_irr.ready @[src/main/scala/chisel3/util/Decoupled.scala 418:15]
    nodeOut.w <= nodeOut_w_irr @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 148:13]
    inst queue_arw_deq_q of Queue_3 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    queue_arw_deq_q.clock <= clock
    queue_arw_deq_q.reset <= reset
    queue_arw_deq_q.io.enq.valid <= out_arw.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    queue_arw_deq_q.io.enq.bits.wen <= out_arw.bits.wen @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.echo.tl_state.source <= out_arw.bits.echo.tl_state.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.echo.tl_state.size <= out_arw.bits.echo.tl_state.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.qos <= out_arw.bits.qos @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.prot <= out_arw.bits.prot @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.cache <= out_arw.bits.cache @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.lock <= out_arw.bits.lock @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.burst <= out_arw.bits.burst @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.size <= out_arw.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.len <= out_arw.bits.len @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.addr <= out_arw.bits.addr @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_arw_deq_q.io.enq.bits.id <= out_arw.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    out_arw.ready <= queue_arw_deq_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    wire queue_arw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, wen : UInt<1>}} @[src/main/scala/chisel3/util/Decoupled.scala 415:19]
    queue_arw.bits <= queue_arw_deq_q.io.deq.bits @[src/main/scala/chisel3/util/Decoupled.scala 416:14]
    queue_arw.valid <= queue_arw_deq_q.io.deq.valid @[src/main/scala/chisel3/util/Decoupled.scala 417:15]
    queue_arw_deq_q.io.deq.ready <= queue_arw.ready @[src/main/scala/chisel3/util/Decoupled.scala 418:15]
    nodeOut.ar.bits.echo <= queue_arw.bits.echo @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.user <= queue_arw.bits.user @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.qos <= queue_arw.bits.qos @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.prot <= queue_arw.bits.prot @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.cache <= queue_arw.bits.cache @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.lock <= queue_arw.bits.lock @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.burst <= queue_arw.bits.burst @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.size <= queue_arw.bits.size @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.len <= queue_arw.bits.len @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.addr <= queue_arw.bits.addr @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.ar.bits.id <= queue_arw.bits.id @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 152:19]
    nodeOut.aw.bits.echo <= queue_arw.bits.echo @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.user <= queue_arw.bits.user @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.qos <= queue_arw.bits.qos @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.prot <= queue_arw.bits.prot @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.cache <= queue_arw.bits.cache @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.lock <= queue_arw.bits.lock @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.burst <= queue_arw.bits.burst @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.size <= queue_arw.bits.size @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.len <= queue_arw.bits.len @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.addr <= queue_arw.bits.addr @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    nodeOut.aw.bits.id <= queue_arw.bits.id @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 153:19]
    node _nodeOut_ar_valid_T = eq(queue_arw.bits.wen, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 154:42]
    node _nodeOut_ar_valid_T_1 = and(queue_arw.valid, _nodeOut_ar_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 154:39]
    nodeOut.ar.valid <= _nodeOut_ar_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 154:20]
    node _nodeOut_aw_valid_T = and(queue_arw.valid, queue_arw.bits.wen) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 155:39]
    nodeOut.aw.valid <= _nodeOut_aw_valid_T @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 155:20]
    node _queue_arw_ready_T = mux(queue_arw.bits.wen, nodeOut.aw.ready, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 156:29]
    queue_arw.ready <= _queue_arw_ready_T @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 156:23]
    reg doneAW : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 160:30]
    node _T_1 = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 161:24]
      node _doneAW_T = eq(a_last, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 161:36]
      doneAW <= _doneAW_T @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 161:33]
    out_arw.bits.wen <= a_isPut @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 164:17]
    out_arw.bits.id <= sourceTable[nodeIn.a.bits.source] @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 165:17]
    out_arw.bits.addr <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 166:17]
    node _out_arw_bits_len_T = asUInt(asSInt(UInt<11>("h7ff"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _out_arw_bits_len_T_1 = dshl(_out_arw_bits_len_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _out_arw_bits_len_T_2 = bits(_out_arw_bits_len_T_1, 10, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _out_arw_bits_len_T_3 = not(_out_arw_bits_len_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node _out_arw_bits_len_T_4 = shr(_out_arw_bits_len_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 167:84]
    out_arw.bits.len <= _out_arw_bits_len_T_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 167:17]
    node _out_arw_bits_size_T = geq(nodeIn.a.bits.size, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 168:31]
    node _out_arw_bits_size_T_1 = mux(_out_arw_bits_size_T, UInt<2>("h3"), nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 168:23]
    out_arw.bits.size <= _out_arw_bits_size_T_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 168:17]
    out_arw.bits.burst <= UInt<2>("h1") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 169:17]
    out_arw.bits.lock <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 170:17]
    out_arw.bits.cache <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 171:17]
    out_arw.bits.prot <= UInt<3>("h1") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 172:17]
    out_arw.bits.qos <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 173:17]
    out_arw.bits.echo.tl_state.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 181:22]
    out_arw.bits.echo.tl_state.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 182:22]
    node stall = and(sourceStall[nodeIn.a.bits.source], a_first) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 198:49]
    node _nodeIn_a_ready_T = eq(stall, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 199:21]
    node _nodeIn_a_ready_T_1 = or(doneAW, out_arw.ready) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 199:52]
    node _nodeIn_a_ready_T_2 = and(_nodeIn_a_ready_T_1, out_w.ready) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 199:70]
    node _nodeIn_a_ready_T_3 = mux(a_isPut, _nodeIn_a_ready_T_2, out_arw.ready) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 199:34]
    node _nodeIn_a_ready_T_4 = and(_nodeIn_a_ready_T, _nodeIn_a_ready_T_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 199:28]
    nodeIn.a.ready <= _nodeIn_a_ready_T_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 199:18]
    node _out_arw_valid_T = eq(stall, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:24]
    node _out_arw_valid_T_1 = and(_out_arw_valid_T, nodeIn.a.valid) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:31]
    node _out_arw_valid_T_2 = eq(doneAW, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:61]
    node _out_arw_valid_T_3 = and(_out_arw_valid_T_2, out_w.ready) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:69]
    node _out_arw_valid_T_4 = mux(a_isPut, _out_arw_valid_T_3, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:51]
    node _out_arw_valid_T_5 = and(_out_arw_valid_T_1, _out_arw_valid_T_4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:45]
    out_arw.valid <= _out_arw_valid_T_5 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 200:21]
    node _out_w_valid_T = eq(stall, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 202:22]
    node _out_w_valid_T_1 = and(_out_w_valid_T, nodeIn.a.valid) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 202:29]
    node _out_w_valid_T_2 = and(_out_w_valid_T_1, a_isPut) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 202:43]
    node _out_w_valid_T_3 = or(doneAW, out_arw.ready) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 202:65]
    node _out_w_valid_T_4 = and(_out_w_valid_T_2, _out_w_valid_T_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 202:54]
    out_w.valid <= _out_w_valid_T_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 202:19]
    out_w.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 203:23]
    out_w.bits.strb <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 204:23]
    out_w.bits.last <= a_last @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 205:23]
    reg r_holds_d : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 209:30]
    node _T_2 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_2 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 210:25]
      node _r_holds_d_T = eq(nodeOut.r.bits.last, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 210:40]
      r_holds_d <= _r_holds_d_T @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 210:37]
    reg b_delay : UInt<3>, clock with :
      reset => (UInt<1>("h0"), b_delay) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 212:24]
    node _T_3 = eq(nodeOut.b.ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 213:28]
    node _T_4 = and(nodeOut.b.valid, _T_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 213:25]
    when _T_4 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 213:42]
      node _b_delay_T = add(b_delay, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 214:28]
      node _b_delay_T_1 = tail(_b_delay_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 214:28]
      b_delay <= _b_delay_T_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 214:17]
    else :
      b_delay <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 216:17]
    node _r_wins_T = neq(b_delay, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 218:44]
    node _r_wins_T_1 = and(nodeOut.r.valid, _r_wins_T) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 218:33]
    node r_wins = or(_r_wins_T_1, r_holds_d) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 218:53]
    node _nodeOut_r_ready_T = and(nodeIn.d.ready, r_wins) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 220:33]
    nodeOut.r.ready <= _nodeOut_r_ready_T @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 220:19]
    node _nodeOut_b_ready_T = eq(r_wins, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 221:36]
    node _nodeOut_b_ready_T_1 = and(nodeIn.d.ready, _nodeOut_b_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 221:33]
    nodeOut.b.ready <= _nodeOut_b_ready_T_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 221:19]
    node _nodeIn_d_valid_T = mux(r_wins, nodeOut.r.valid, nodeOut.b.valid) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 222:24]
    nodeIn.d.valid <= _nodeIn_d_valid_T @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 222:18]
    reg r_first : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 227:28]
    node _T_5 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_5 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 228:25]
      r_first <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 228:35]
    node _r_denied_T = eq(nodeOut.r.bits.resp, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 229:39]
    reg r_denied_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_denied_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    when r_first : @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
      r_denied_r <= _r_denied_T @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    node r_denied = mux(r_first, _r_denied_T, r_denied_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:42]
    node r_corrupt = neq(nodeOut.r.bits.resp, UInt<2>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 230:39]
    node b_denied = neq(nodeOut.b.bits.resp, UInt<2>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 231:39]
    node _r_d_T = or(r_corrupt, r_denied) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 233:96]
    wire r_d : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 787:17]
    r_d.opcode <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 788:15]
    r_d.param <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 789:15]
    r_d.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 790:15]
    r_d.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 791:15]
    r_d.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 792:15]
    r_d.denied <= r_denied @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 793:15]
    r_d.data <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 794:15]
    r_d.corrupt <= _r_d_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 795:15]
    wire b_d : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 771:17]
    b_d.opcode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 772:15]
    b_d.param <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 773:15]
    b_d.size <= nodeOut.b.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 774:15]
    b_d.source <= nodeOut.b.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 775:15]
    b_d.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 776:15]
    b_d.denied <= b_denied @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 777:15]
    b_d.data <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 778:15]
    b_d.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 779:15]
    node _nodeIn_d_bits_T = mux(r_wins, r_d, b_d) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:23]
    nodeIn.d.bits.corrupt <= _nodeIn_d_bits_T.corrupt @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.data <= _nodeIn_d_bits_T.data @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.denied <= _nodeIn_d_bits_T.denied @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.sink <= _nodeIn_d_bits_T.sink @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.source <= _nodeIn_d_bits_T.source @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.size <= _nodeIn_d_bits_T.size @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.param <= _nodeIn_d_bits_T.param @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.opcode <= _nodeIn_d_bits_T.opcode @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 248:17]
    nodeIn.d.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 249:22]
    node a_sel_shiftAmount = bits(out_arw.bits.id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _a_sel_T = dshl(UInt<1>("h1"), a_sel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _a_sel_T_1 = bits(_a_sel_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node a_sel_0 = bits(_a_sel_T_1, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_1 = bits(_a_sel_T_1, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_2 = bits(_a_sel_T_1, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_3 = bits(_a_sel_T_1, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_4 = bits(_a_sel_T_1, 4, 4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_5 = bits(_a_sel_T_1, 5, 5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_6 = bits(_a_sel_T_1, 6, 6) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_7 = bits(_a_sel_T_1, 7, 7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_8 = bits(_a_sel_T_1, 8, 8) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_9 = bits(_a_sel_T_1, 9, 9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_10 = bits(_a_sel_T_1, 10, 10) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_11 = bits(_a_sel_T_1, 11, 11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_12 = bits(_a_sel_T_1, 12, 12) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_13 = bits(_a_sel_T_1, 13, 13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_14 = bits(_a_sel_T_1, 14, 14) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node a_sel_15 = bits(_a_sel_T_1, 15, 15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 253:58]
    node _d_sel_T = mux(r_wins, nodeOut.r.bits.id, nodeOut.b.bits.id) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:31]
    node d_sel_shiftAmount = bits(_d_sel_T, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _d_sel_T_1 = dshl(UInt<1>("h1"), d_sel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _d_sel_T_2 = bits(_d_sel_T_1, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node d_sel_0 = bits(_d_sel_T_2, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_1 = bits(_d_sel_T_2, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_2 = bits(_d_sel_T_2, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_3 = bits(_d_sel_T_2, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_4 = bits(_d_sel_T_2, 4, 4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_5 = bits(_d_sel_T_2, 5, 5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_6 = bits(_d_sel_T_2, 6, 6) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_7 = bits(_d_sel_T_2, 7, 7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_8 = bits(_d_sel_T_2, 8, 8) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_9 = bits(_d_sel_T_2, 9, 9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_10 = bits(_d_sel_T_2, 10, 10) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_11 = bits(_d_sel_T_2, 11, 11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_12 = bits(_d_sel_T_2, 12, 12) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_13 = bits(_d_sel_T_2, 13, 13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_14 = bits(_d_sel_T_2, 14, 14) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_sel_15 = bits(_d_sel_T_2, 15, 15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 254:93]
    node d_last = mux(r_wins, nodeOut.r.bits.last, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 255:23]
    reg count_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle = eq(count_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc = and(a_sel_0, _inc_T) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T = and(d_sel_0, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_1 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec = and(_dec_T, _dec_T_1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_1 = add(count_1, inc) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_2 = tail(_count_T_1, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_3 = sub(_count_T_2, dec) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_4 = tail(_count_T_3, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_1 <= _count_T_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_6 = eq(dec, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_7 = neq(count_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_8 = or(_T_6, _T_7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_9 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_10 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_11 = eq(_T_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_11 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_8, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_12 = eq(inc, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_13 = neq(count_1, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_14 = or(_T_12, _T_13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_15 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_17 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_17 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_14, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_0_T = eq(idle, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_0_T_1 = and(_idStall_0_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_0_T_2 = eq(count_1, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_0_T_3 = or(_idStall_0_T_1, _idStall_0_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[0] <= _idStall_0_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_1 = eq(count_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_1 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_1 = and(a_sel_1, _inc_T_1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_2 = and(d_sel_1, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_3 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_1 = and(_dec_T_2, _dec_T_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_5 = add(count_2, inc_1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_6 = tail(_count_T_5, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_7 = sub(_count_T_6, dec_1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_8 = tail(_count_T_7, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_2 <= _count_T_8 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_18 = eq(dec_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_19 = neq(count_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_20 = or(_T_18, _T_19) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_21 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_22 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_23 = eq(_T_20, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_23 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_2 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_20, UInt<1>("h1"), "") : assert_2 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_24 = eq(inc_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_25 = neq(count_2, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_26 = or(_T_24, _T_25) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_27 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_28 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_29 = eq(_T_26, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_29 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_26, UInt<1>("h1"), "") : assert_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_1 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_1 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_1_T = eq(idle_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_1_T_1 = and(_idStall_1_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_1_T_2 = eq(count_2, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_1_T_3 = or(_idStall_1_T_1, _idStall_1_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[1] <= _idStall_1_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_3 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_2 = eq(count_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_2 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_2 = and(a_sel_2, _inc_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_4 = and(d_sel_2, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_5 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_2 = and(_dec_T_4, _dec_T_5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_9 = add(count_3, inc_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_10 = tail(_count_T_9, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_11 = sub(_count_T_10, dec_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_12 = tail(_count_T_11, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_3 <= _count_T_12 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_30 = eq(dec_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_31 = neq(count_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_32 = or(_T_30, _T_31) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_33 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_34 = eq(_T_33, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_34 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_35 = eq(_T_32, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_35 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_32, UInt<1>("h1"), "") : assert_4 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_36 = eq(inc_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_37 = neq(count_3, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_38 = or(_T_36, _T_37) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_39 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_40 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_41 = eq(_T_38, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_41 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_5 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_38, UInt<1>("h1"), "") : assert_5 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_2 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_2 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_2_T = eq(idle_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_2_T_1 = and(_idStall_2_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_2_T_2 = eq(count_3, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_2_T_3 = or(_idStall_2_T_1, _idStall_2_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[2] <= _idStall_2_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_4 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_3 = eq(count_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_3 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_3 = and(a_sel_3, _inc_T_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_6 = and(d_sel_3, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_7 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_3 = and(_dec_T_6, _dec_T_7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_13 = add(count_4, inc_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_14 = tail(_count_T_13, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_15 = sub(_count_T_14, dec_3) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_16 = tail(_count_T_15, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_4 <= _count_T_16 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_42 = eq(dec_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_43 = neq(count_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_44 = or(_T_42, _T_43) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_45 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_46 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_47 = eq(_T_44, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_47 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_6 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_44, UInt<1>("h1"), "") : assert_6 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_48 = eq(inc_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_49 = neq(count_4, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_50 = or(_T_48, _T_49) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_51 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_52 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_53 = eq(_T_50, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_53 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_7 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_50, UInt<1>("h1"), "") : assert_7 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_3 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_3 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_3_T = eq(idle_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_3_T_1 = and(_idStall_3_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_3_T_2 = eq(count_4, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_3_T_3 = or(_idStall_3_T_1, _idStall_3_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[3] <= _idStall_3_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_5 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_4 = eq(count_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_4 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_4 = and(a_sel_4, _inc_T_4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_8 = and(d_sel_4, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_9 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_4 = and(_dec_T_8, _dec_T_9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_17 = add(count_5, inc_4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_18 = tail(_count_T_17, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_19 = sub(_count_T_18, dec_4) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_20 = tail(_count_T_19, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_5 <= _count_T_20 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_54 = eq(dec_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_55 = neq(count_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_56 = or(_T_54, _T_55) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_57 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_58 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_59 = eq(_T_56, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_59 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_8 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_56, UInt<1>("h1"), "") : assert_8 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_60 = eq(inc_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_61 = neq(count_5, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_62 = or(_T_60, _T_61) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_63 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_64 = eq(_T_63, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_64 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_65 = eq(_T_62, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_65 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_9 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_62, UInt<1>("h1"), "") : assert_9 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_4 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_4 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_4_T = eq(idle_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_4_T_1 = and(_idStall_4_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_4_T_2 = eq(count_5, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_4_T_3 = or(_idStall_4_T_1, _idStall_4_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[4] <= _idStall_4_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_6 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_5 = eq(count_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_5 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_5 = and(a_sel_5, _inc_T_5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_10 = and(d_sel_5, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_11 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_5 = and(_dec_T_10, _dec_T_11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_21 = add(count_6, inc_5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_22 = tail(_count_T_21, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_23 = sub(_count_T_22, dec_5) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_24 = tail(_count_T_23, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_6 <= _count_T_24 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_66 = eq(dec_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_67 = neq(count_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_68 = or(_T_66, _T_67) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_69 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_70 = eq(_T_69, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_70 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_71 = eq(_T_68, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_71 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_10 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_68, UInt<1>("h1"), "") : assert_10 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_72 = eq(inc_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_73 = neq(count_6, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_74 = or(_T_72, _T_73) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_75 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_76 = eq(_T_75, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_76 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_77 = eq(_T_74, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_77 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_11 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_74, UInt<1>("h1"), "") : assert_11 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_5 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_5 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_5_T = eq(idle_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_5_T_1 = and(_idStall_5_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_5_T_2 = eq(count_6, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_5_T_3 = or(_idStall_5_T_1, _idStall_5_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[5] <= _idStall_5_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_7 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_6) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_6 = eq(count_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_6 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_6 = and(a_sel_6, _inc_T_6) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_12 = and(d_sel_6, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_13 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_6 = and(_dec_T_12, _dec_T_13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_25 = add(count_7, inc_6) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_26 = tail(_count_T_25, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_27 = sub(_count_T_26, dec_6) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_28 = tail(_count_T_27, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_7 <= _count_T_28 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_78 = eq(dec_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_79 = neq(count_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_80 = or(_T_78, _T_79) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_81 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_82 = eq(_T_81, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_82 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_83 = eq(_T_80, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_83 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_12 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_80, UInt<1>("h1"), "") : assert_12 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_84 = eq(inc_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_85 = neq(count_7, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_86 = or(_T_84, _T_85) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_87 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_88 = eq(_T_87, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_88 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_89 = eq(_T_86, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_89 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_13 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_86, UInt<1>("h1"), "") : assert_13 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_6 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_6 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_6_T = eq(idle_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_6_T_1 = and(_idStall_6_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_6_T_2 = eq(count_7, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_6_T_3 = or(_idStall_6_T_1, _idStall_6_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[6] <= _idStall_6_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_8 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_7 = eq(count_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_7 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_7 = and(a_sel_7, _inc_T_7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_14 = and(d_sel_7, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_15 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_7 = and(_dec_T_14, _dec_T_15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_29 = add(count_8, inc_7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_30 = tail(_count_T_29, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_31 = sub(_count_T_30, dec_7) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_32 = tail(_count_T_31, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_8 <= _count_T_32 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_90 = eq(dec_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_91 = neq(count_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_92 = or(_T_90, _T_91) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_93 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_94 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_95 = eq(_T_92, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_95 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_14 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_92, UInt<1>("h1"), "") : assert_14 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_96 = eq(inc_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_97 = neq(count_8, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_98 = or(_T_96, _T_97) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_99 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_100 = eq(_T_99, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_100 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_101 = eq(_T_98, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_101 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_15 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_98, UInt<1>("h1"), "") : assert_15 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_7 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_7 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_7_T = eq(idle_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_7_T_1 = and(_idStall_7_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_7_T_2 = eq(count_8, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_7_T_3 = or(_idStall_7_T_1, _idStall_7_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[7] <= _idStall_7_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_9 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_8) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_8 = eq(count_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_8 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_8 = and(a_sel_8, _inc_T_8) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_16 = and(d_sel_8, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_17 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_8 = and(_dec_T_16, _dec_T_17) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_33 = add(count_9, inc_8) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_34 = tail(_count_T_33, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_35 = sub(_count_T_34, dec_8) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_36 = tail(_count_T_35, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_9 <= _count_T_36 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_102 = eq(dec_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_103 = neq(count_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_104 = or(_T_102, _T_103) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_105 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_106 = eq(_T_105, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_106 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_107 = eq(_T_104, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_107 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_16 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_104, UInt<1>("h1"), "") : assert_16 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_108 = eq(inc_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_109 = neq(count_9, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_110 = or(_T_108, _T_109) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_111 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_112 = eq(_T_111, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_112 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_113 = eq(_T_110, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_113 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_17 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_110, UInt<1>("h1"), "") : assert_17 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_8 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_8 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_8_T = eq(idle_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_8_T_1 = and(_idStall_8_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_8_T_2 = eq(count_9, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_8_T_3 = or(_idStall_8_T_1, _idStall_8_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[8] <= _idStall_8_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_10 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_9 = eq(count_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_9 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_9 = and(a_sel_9, _inc_T_9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_18 = and(d_sel_9, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_19 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_9 = and(_dec_T_18, _dec_T_19) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_37 = add(count_10, inc_9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_38 = tail(_count_T_37, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_39 = sub(_count_T_38, dec_9) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_40 = tail(_count_T_39, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_10 <= _count_T_40 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_114 = eq(dec_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_115 = neq(count_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_116 = or(_T_114, _T_115) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_117 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_118 = eq(_T_117, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_118 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_119 = eq(_T_116, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_119 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_18 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_116, UInt<1>("h1"), "") : assert_18 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_120 = eq(inc_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_121 = neq(count_10, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_122 = or(_T_120, _T_121) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_123 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_124 = eq(_T_123, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_124 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_125 = eq(_T_122, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_125 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_19 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_122, UInt<1>("h1"), "") : assert_19 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_9 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_9 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_9_T = eq(idle_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_9_T_1 = and(_idStall_9_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_9_T_2 = eq(count_10, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_9_T_3 = or(_idStall_9_T_1, _idStall_9_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[9] <= _idStall_9_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_11 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_10) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_10 = eq(count_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_10 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_10 = and(a_sel_10, _inc_T_10) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_20 = and(d_sel_10, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_21 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_10 = and(_dec_T_20, _dec_T_21) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_41 = add(count_11, inc_10) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_42 = tail(_count_T_41, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_43 = sub(_count_T_42, dec_10) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_44 = tail(_count_T_43, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_11 <= _count_T_44 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_126 = eq(dec_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_127 = neq(count_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_128 = or(_T_126, _T_127) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_129 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_130 = eq(_T_129, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_130 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_131 = eq(_T_128, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_131 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_20 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_128, UInt<1>("h1"), "") : assert_20 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_132 = eq(inc_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_133 = neq(count_11, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_134 = or(_T_132, _T_133) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_135 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_136 = eq(_T_135, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_136 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_137 = eq(_T_134, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_137 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_21 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_134, UInt<1>("h1"), "") : assert_21 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_10 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_10 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_10_T = eq(idle_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_10_T_1 = and(_idStall_10_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_10_T_2 = eq(count_11, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_10_T_3 = or(_idStall_10_T_1, _idStall_10_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[10] <= _idStall_10_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_12 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_11 = eq(count_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_11 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_11 = and(a_sel_11, _inc_T_11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_22 = and(d_sel_11, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_23 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_11 = and(_dec_T_22, _dec_T_23) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_45 = add(count_12, inc_11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_46 = tail(_count_T_45, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_47 = sub(_count_T_46, dec_11) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_48 = tail(_count_T_47, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_12 <= _count_T_48 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_138 = eq(dec_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_139 = neq(count_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_140 = or(_T_138, _T_139) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_141 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_142 = eq(_T_141, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_142 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_143 = eq(_T_140, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_143 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_22 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_140, UInt<1>("h1"), "") : assert_22 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_144 = eq(inc_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_145 = neq(count_12, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_146 = or(_T_144, _T_145) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_147 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_148 = eq(_T_147, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_148 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_149 = eq(_T_146, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_149 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_23 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_146, UInt<1>("h1"), "") : assert_23 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_11 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_11 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_11_T = eq(idle_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_11_T_1 = and(_idStall_11_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_11_T_2 = eq(count_12, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_11_T_3 = or(_idStall_11_T_1, _idStall_11_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[11] <= _idStall_11_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_13 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_12) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_12 = eq(count_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_12 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_12 = and(a_sel_12, _inc_T_12) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_24 = and(d_sel_12, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_25 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_12 = and(_dec_T_24, _dec_T_25) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_49 = add(count_13, inc_12) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_50 = tail(_count_T_49, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_51 = sub(_count_T_50, dec_12) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_52 = tail(_count_T_51, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_13 <= _count_T_52 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_150 = eq(dec_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_151 = neq(count_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_152 = or(_T_150, _T_151) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_153 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_154 = eq(_T_153, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_154 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_155 = eq(_T_152, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_155 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_24 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_152, UInt<1>("h1"), "") : assert_24 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_156 = eq(inc_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_157 = neq(count_13, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_158 = or(_T_156, _T_157) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_159 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_160 = eq(_T_159, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_160 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_161 = eq(_T_158, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_161 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_25 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_158, UInt<1>("h1"), "") : assert_25 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_12 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_12 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_12_T = eq(idle_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_12_T_1 = and(_idStall_12_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_12_T_2 = eq(count_13, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_12_T_3 = or(_idStall_12_T_1, _idStall_12_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[12] <= _idStall_12_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_14 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_13 = eq(count_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_13 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_13 = and(a_sel_13, _inc_T_13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_26 = and(d_sel_13, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_27 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_13 = and(_dec_T_26, _dec_T_27) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_53 = add(count_14, inc_13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_54 = tail(_count_T_53, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_55 = sub(_count_T_54, dec_13) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_56 = tail(_count_T_55, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_14 <= _count_T_56 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_162 = eq(dec_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_163 = neq(count_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_164 = or(_T_162, _T_163) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_165 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_166 = eq(_T_165, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_166 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_167 = eq(_T_164, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_167 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_26 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_164, UInt<1>("h1"), "") : assert_26 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_168 = eq(inc_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_169 = neq(count_14, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_170 = or(_T_168, _T_169) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_171 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_172 = eq(_T_171, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_172 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_173 = eq(_T_170, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_173 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_27 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_170, UInt<1>("h1"), "") : assert_27 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_13 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_13 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_13_T = eq(idle_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_13_T_1 = and(_idStall_13_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_13_T_2 = eq(count_14, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_13_T_3 = or(_idStall_13_T_1, _idStall_13_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[13] <= _idStall_13_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_15 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_14) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_14 = eq(count_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_14 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_14 = and(a_sel_14, _inc_T_14) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_28 = and(d_sel_14, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_29 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_14 = and(_dec_T_28, _dec_T_29) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_57 = add(count_15, inc_14) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_58 = tail(_count_T_57, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_59 = sub(_count_T_58, dec_14) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_60 = tail(_count_T_59, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_15 <= _count_T_60 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_174 = eq(dec_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_175 = neq(count_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_176 = or(_T_174, _T_175) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_177 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_178 = eq(_T_177, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_178 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_179 = eq(_T_176, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_179 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_28 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_176, UInt<1>("h1"), "") : assert_28 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_180 = eq(inc_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_181 = neq(count_15, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_182 = or(_T_180, _T_181) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_183 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_184 = eq(_T_183, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_184 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_185 = eq(_T_182, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_185 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_29 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_182, UInt<1>("h1"), "") : assert_29 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_14 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_14 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_14_T = eq(idle_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_14_T_1 = and(_idStall_14_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_14_T_2 = eq(count_15, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_14_T_3 = or(_idStall_14_T_1, _idStall_14_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[14] <= _idStall_14_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    reg count_16 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 265:28]
    reg write_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 266:24]
    node idle_15 = eq(count_16, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 267:26]
    node _inc_T_15 = and(out_arw.ready, out_arw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node inc_15 = and(a_sel_15, _inc_T_15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 269:22]
    node _dec_T_30 = and(d_sel_15, d_last) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:22]
    node _dec_T_31 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dec_15 = and(_dec_T_30, _dec_T_31) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 270:32]
    node _count_T_61 = add(count_16, inc_15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_62 = tail(_count_T_61, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:24]
    node _count_T_63 = sub(_count_T_62, dec_15) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    node _count_T_64 = tail(_count_T_63, 1) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:37]
    count_16 <= _count_T_64 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 271:15]
    node _T_186 = eq(dec_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:17]
    node _T_187 = neq(count_16, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:31]
    node _T_188 = or(_T_186, _T_187) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:22]
    node _T_189 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_190 = eq(_T_189, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    when _T_190 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      node _T_191 = eq(_T_188, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      when _T_191 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n") : printf_30 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
      assert(clock, _T_188, UInt<1>("h1"), "") : assert_30 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 273:16]
    node _T_192 = eq(inc_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:17]
    node _T_193 = neq(count_16, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:31]
    node _T_194 = or(_T_192, _T_193) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:22]
    node _T_195 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    node _T_196 = eq(_T_195, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when _T_196 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      node _T_197 = eq(_T_194, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      when _T_197 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n") : printf_31 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
      assert(clock, _T_194, UInt<1>("h1"), "") : assert_31 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 274:16]
    when inc_15 : @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:20]
      write_15 <= out_arw.bits.wen @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 276:28]
    node _idStall_15_T = eq(idle_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:15]
    node _idStall_15_T_1 = and(_idStall_15_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:21]
    node _idStall_15_T_2 = eq(count_16, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:44]
    node _idStall_15_T_3 = or(_idStall_15_T_1, _idStall_15_T_2) @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:34]
    idStall[15] <= _idStall_15_T_3 @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 279:11]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 283:18]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 284:18]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala 285:18]

  module AXI4IdIndexer :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.ar.bits.echo.tl_state.source <= nodeIn.ar.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.echo.tl_state.size <= nodeIn.ar.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.qos <= nodeIn.ar.bits.qos @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.prot <= nodeIn.ar.bits.prot @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.cache <= nodeIn.ar.bits.cache @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.lock <= nodeIn.ar.bits.lock @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.burst <= nodeIn.ar.bits.burst @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.size <= nodeIn.ar.bits.size @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.len <= nodeIn.ar.bits.len @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.addr <= nodeIn.ar.bits.addr @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.bits.id <= nodeIn.ar.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.ar.valid <= nodeIn.ar.valid @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeIn.ar.ready <= nodeOut.ar.ready @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 65:43]
    nodeOut.aw.bits.echo.tl_state.source <= nodeIn.aw.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.echo.tl_state.size <= nodeIn.aw.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.qos <= nodeIn.aw.bits.qos @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.prot <= nodeIn.aw.bits.prot @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.cache <= nodeIn.aw.bits.cache @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.lock <= nodeIn.aw.bits.lock @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.burst <= nodeIn.aw.bits.burst @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.size <= nodeIn.aw.bits.size @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.len <= nodeIn.aw.bits.len @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.addr <= nodeIn.aw.bits.addr @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.bits.id <= nodeIn.aw.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.aw.valid <= nodeIn.aw.valid @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeIn.aw.ready <= nodeOut.aw.ready @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 68:43]
    nodeOut.w.bits.last <= nodeIn.w.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 71:43]
    nodeOut.w.bits.strb <= nodeIn.w.bits.strb @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 71:43]
    nodeOut.w.bits.data <= nodeIn.w.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 71:43]
    nodeOut.w.valid <= nodeIn.w.valid @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 71:43]
    nodeIn.w.ready <= nodeOut.w.ready @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 71:43]
    nodeIn.b.bits.echo.tl_state.source <= nodeOut.b.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 74:43]
    nodeIn.b.bits.echo.tl_state.size <= nodeOut.b.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 74:43]
    nodeIn.b.bits.resp <= nodeOut.b.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 74:43]
    nodeIn.b.bits.id <= nodeOut.b.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 74:43]
    nodeIn.b.valid <= nodeOut.b.valid @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 74:43]
    nodeOut.b.ready <= nodeIn.b.ready @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 74:43]
    nodeIn.r.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeIn.r.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeIn.r.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeIn.r.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeIn.r.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeIn.r.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeIn.r.valid <= nodeOut.r.valid @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]
    nodeOut.r.ready <= nodeIn.r.ready @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala 77:43]

  module Queue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT.last <= io.enq.bits.last @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.echo <= io.enq.bits.echo @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.resp <= io.enq.bits.resp @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.data <= io.enq.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      MPORT.id <= io.enq.bits.id @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module AXI4Deinterleaver :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.ar <= nodeIn.ar @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 50:14]
    nodeOut.aw <= nodeIn.aw @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 51:14]
    nodeOut.w <= nodeIn.w @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 52:13]
    nodeIn.b <= nodeOut.b @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 53:12]
    inst qs_queue_0 of Queue_4 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_0.clock <= clock
    qs_queue_0.reset <= reset
    inst qs_queue_1 of Queue_5 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_1.clock <= clock
    qs_queue_1.reset <= reset
    inst qs_queue_2 of Queue_6 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_2.clock <= clock
    qs_queue_2.reset <= reset
    inst qs_queue_3 of Queue_7 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_3.clock <= clock
    qs_queue_3.reset <= reset
    inst qs_queue_4 of Queue_8 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_4.clock <= clock
    qs_queue_4.reset <= reset
    inst qs_queue_5 of Queue_9 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_5.clock <= clock
    qs_queue_5.reset <= reset
    inst qs_queue_6 of Queue_10 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_6.clock <= clock
    qs_queue_6.reset <= reset
    inst qs_queue_7 of Queue_11 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_7.clock <= clock
    qs_queue_7.reset <= reset
    inst qs_queue_8 of Queue_12 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_8.clock <= clock
    qs_queue_8.reset <= reset
    inst qs_queue_9 of Queue_13 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_9.clock <= clock
    qs_queue_9.reset <= reset
    inst qs_queue_10 of Queue_14 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_10.clock <= clock
    qs_queue_10.reset <= reset
    inst qs_queue_11 of Queue_15 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_11.clock <= clock
    qs_queue_11.reset <= reset
    inst qs_queue_12 of Queue_16 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_12.clock <= clock
    qs_queue_12.reset <= reset
    inst qs_queue_13 of Queue_17 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_13.clock <= clock
    qs_queue_13.reset <= reset
    inst qs_queue_14 of Queue_18 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_14.clock <= clock
    qs_queue_14.reset <= reset
    inst qs_queue_15 of Queue_19 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 67:27]
    qs_queue_15.clock <= clock
    qs_queue_15.reset <= reset
    reg locked : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 83:29]
    reg deq_id : UInt<4>, clock with :
      reset => (UInt<1>("h0"), deq_id) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 84:25]
    node deq_OH_shiftAmount = bits(deq_id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _deq_OH_T = dshl(UInt<1>("h1"), deq_OH_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node deq_OH = bits(_deq_OH_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node enq_OH_shiftAmount = bits(nodeOut.r.bits.id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _enq_OH_T = dshl(UInt<1>("h1"), enq_OH_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node enq_OH = bits(_enq_OH_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    reg pending_count : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T = bits(enq_OH, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_1 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_2 = and(_pending_inc_T, _pending_inc_T_1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc = and(_pending_inc_T_2, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T = bits(deq_OH, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_1 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_2 = and(_pending_dec_T, _pending_dec_T_1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec = and(_pending_dec_T_2, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T = add(pending_count, pending_inc) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_1 = tail(_pending_next_T, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_2 = sub(_pending_next_T_1, pending_dec) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_3 = tail(_pending_next_T_2, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next <= _pending_next_T_3 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count <= pending_next @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T = eq(pending_dec, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_1 = neq(pending_count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_2 = or(_pending_T, _pending_T_1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_3 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_4 = eq(_pending_T_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_4 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_5 = eq(_pending_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_5 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_2, UInt<1>("h1"), "") : pending_assert @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_6 = eq(pending_inc, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_7 = neq(pending_count, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_8 = or(_pending_T_6, _pending_T_7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_9 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_10 = eq(_pending_T_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_10 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_11 = eq(_pending_T_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_11 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_8, UInt<1>("h1"), "") : pending_assert_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_12 = neq(pending_next, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_1 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_1 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_3 = bits(enq_OH, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_4 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_5 = and(_pending_inc_T_3, _pending_inc_T_4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_1 = and(_pending_inc_T_5, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_3 = bits(deq_OH, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_4 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_5 = and(_pending_dec_T_3, _pending_dec_T_4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_1 = and(_pending_dec_T_5, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_4 = add(pending_count_1, pending_inc_1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_5 = tail(_pending_next_T_4, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_6 = sub(_pending_next_T_5, pending_dec_1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_7 = tail(_pending_next_T_6, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_1 <= _pending_next_T_7 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_1 <= pending_next_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_13 = eq(pending_dec_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_14 = neq(pending_count_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_15 = or(_pending_T_13, _pending_T_14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_16 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_17 = eq(_pending_T_16, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_17 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_18 = eq(_pending_T_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_18 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_2 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_15, UInt<1>("h1"), "") : pending_assert_2 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_19 = eq(pending_inc_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_20 = neq(pending_count_1, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_21 = or(_pending_T_19, _pending_T_20) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_22 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_23 = eq(_pending_T_22, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_23 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_24 = eq(_pending_T_21, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_24 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_3 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_21, UInt<1>("h1"), "") : pending_assert_3 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_25 = neq(pending_next_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_2 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_2 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_6 = bits(enq_OH, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_7 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_8 = and(_pending_inc_T_6, _pending_inc_T_7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_2 = and(_pending_inc_T_8, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_6 = bits(deq_OH, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_7 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_8 = and(_pending_dec_T_6, _pending_dec_T_7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_2 = and(_pending_dec_T_8, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_8 = add(pending_count_2, pending_inc_2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_9 = tail(_pending_next_T_8, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_10 = sub(_pending_next_T_9, pending_dec_2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_11 = tail(_pending_next_T_10, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_2 <= _pending_next_T_11 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_2 <= pending_next_2 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_26 = eq(pending_dec_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_27 = neq(pending_count_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_28 = or(_pending_T_26, _pending_T_27) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_29 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_30 = eq(_pending_T_29, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_30 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_31 = eq(_pending_T_28, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_31 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_4 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_28, UInt<1>("h1"), "") : pending_assert_4 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_32 = eq(pending_inc_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_33 = neq(pending_count_2, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_34 = or(_pending_T_32, _pending_T_33) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_35 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_36 = eq(_pending_T_35, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_36 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_37 = eq(_pending_T_34, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_37 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_5 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_34, UInt<1>("h1"), "") : pending_assert_5 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_38 = neq(pending_next_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_3 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_3 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_9 = bits(enq_OH, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_10 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_11 = and(_pending_inc_T_9, _pending_inc_T_10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_3 = and(_pending_inc_T_11, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_9 = bits(deq_OH, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_10 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_11 = and(_pending_dec_T_9, _pending_dec_T_10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_3 = and(_pending_dec_T_11, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_12 = add(pending_count_3, pending_inc_3) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_13 = tail(_pending_next_T_12, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_14 = sub(_pending_next_T_13, pending_dec_3) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_15 = tail(_pending_next_T_14, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_3 <= _pending_next_T_15 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_3 <= pending_next_3 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_39 = eq(pending_dec_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_40 = neq(pending_count_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_41 = or(_pending_T_39, _pending_T_40) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_42 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_43 = eq(_pending_T_42, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_43 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_44 = eq(_pending_T_41, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_44 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_6 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_41, UInt<1>("h1"), "") : pending_assert_6 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_45 = eq(pending_inc_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_46 = neq(pending_count_3, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_47 = or(_pending_T_45, _pending_T_46) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_48 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_49 = eq(_pending_T_48, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_49 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_50 = eq(_pending_T_47, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_50 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_7 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_47, UInt<1>("h1"), "") : pending_assert_7 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_51 = neq(pending_next_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_4 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_4 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_12 = bits(enq_OH, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_13 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_14 = and(_pending_inc_T_12, _pending_inc_T_13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_4 = and(_pending_inc_T_14, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_12 = bits(deq_OH, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_13 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_14 = and(_pending_dec_T_12, _pending_dec_T_13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_4 = and(_pending_dec_T_14, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_16 = add(pending_count_4, pending_inc_4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_17 = tail(_pending_next_T_16, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_18 = sub(_pending_next_T_17, pending_dec_4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_19 = tail(_pending_next_T_18, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_4 <= _pending_next_T_19 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_4 <= pending_next_4 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_52 = eq(pending_dec_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_53 = neq(pending_count_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_54 = or(_pending_T_52, _pending_T_53) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_55 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_56 = eq(_pending_T_55, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_56 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_57 = eq(_pending_T_54, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_57 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_8 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_54, UInt<1>("h1"), "") : pending_assert_8 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_58 = eq(pending_inc_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_59 = neq(pending_count_4, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_60 = or(_pending_T_58, _pending_T_59) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_61 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_62 = eq(_pending_T_61, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_62 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_63 = eq(_pending_T_60, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_63 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_9 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_60, UInt<1>("h1"), "") : pending_assert_9 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_64 = neq(pending_next_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_5 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_5 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_15 = bits(enq_OH, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_16 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_17 = and(_pending_inc_T_15, _pending_inc_T_16) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_5 = and(_pending_inc_T_17, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_15 = bits(deq_OH, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_16 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_17 = and(_pending_dec_T_15, _pending_dec_T_16) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_5 = and(_pending_dec_T_17, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_20 = add(pending_count_5, pending_inc_5) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_21 = tail(_pending_next_T_20, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_22 = sub(_pending_next_T_21, pending_dec_5) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_23 = tail(_pending_next_T_22, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_5 <= _pending_next_T_23 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_5 <= pending_next_5 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_65 = eq(pending_dec_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_66 = neq(pending_count_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_67 = or(_pending_T_65, _pending_T_66) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_68 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_69 = eq(_pending_T_68, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_69 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_70 = eq(_pending_T_67, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_70 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_10 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_67, UInt<1>("h1"), "") : pending_assert_10 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_71 = eq(pending_inc_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_72 = neq(pending_count_5, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_73 = or(_pending_T_71, _pending_T_72) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_74 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_75 = eq(_pending_T_74, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_75 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_76 = eq(_pending_T_73, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_76 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_11 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_73, UInt<1>("h1"), "") : pending_assert_11 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_77 = neq(pending_next_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_6 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_6 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_18 = bits(enq_OH, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_19 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_20 = and(_pending_inc_T_18, _pending_inc_T_19) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_6 = and(_pending_inc_T_20, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_18 = bits(deq_OH, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_19 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_20 = and(_pending_dec_T_18, _pending_dec_T_19) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_6 = and(_pending_dec_T_20, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_24 = add(pending_count_6, pending_inc_6) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_25 = tail(_pending_next_T_24, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_26 = sub(_pending_next_T_25, pending_dec_6) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_27 = tail(_pending_next_T_26, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_6 <= _pending_next_T_27 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_6 <= pending_next_6 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_78 = eq(pending_dec_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_79 = neq(pending_count_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_80 = or(_pending_T_78, _pending_T_79) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_81 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_82 = eq(_pending_T_81, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_82 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_83 = eq(_pending_T_80, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_83 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_12 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_80, UInt<1>("h1"), "") : pending_assert_12 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_84 = eq(pending_inc_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_85 = neq(pending_count_6, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_86 = or(_pending_T_84, _pending_T_85) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_87 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_88 = eq(_pending_T_87, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_88 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_89 = eq(_pending_T_86, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_89 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_13 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_86, UInt<1>("h1"), "") : pending_assert_13 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_90 = neq(pending_next_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_7 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_7 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_21 = bits(enq_OH, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_22 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_23 = and(_pending_inc_T_21, _pending_inc_T_22) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_7 = and(_pending_inc_T_23, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_21 = bits(deq_OH, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_22 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_23 = and(_pending_dec_T_21, _pending_dec_T_22) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_7 = and(_pending_dec_T_23, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_28 = add(pending_count_7, pending_inc_7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_29 = tail(_pending_next_T_28, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_30 = sub(_pending_next_T_29, pending_dec_7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_31 = tail(_pending_next_T_30, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_7 <= _pending_next_T_31 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_7 <= pending_next_7 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_91 = eq(pending_dec_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_92 = neq(pending_count_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_93 = or(_pending_T_91, _pending_T_92) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_94 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_95 = eq(_pending_T_94, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_95 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_96 = eq(_pending_T_93, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_96 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_14 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_93, UInt<1>("h1"), "") : pending_assert_14 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_97 = eq(pending_inc_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_98 = neq(pending_count_7, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_99 = or(_pending_T_97, _pending_T_98) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_100 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_101 = eq(_pending_T_100, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_101 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_102 = eq(_pending_T_99, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_102 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_15 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_99, UInt<1>("h1"), "") : pending_assert_15 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_103 = neq(pending_next_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_8 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_8 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_24 = bits(enq_OH, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_25 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_26 = and(_pending_inc_T_24, _pending_inc_T_25) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_8 = and(_pending_inc_T_26, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_24 = bits(deq_OH, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_25 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_26 = and(_pending_dec_T_24, _pending_dec_T_25) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_8 = and(_pending_dec_T_26, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_32 = add(pending_count_8, pending_inc_8) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_33 = tail(_pending_next_T_32, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_34 = sub(_pending_next_T_33, pending_dec_8) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_35 = tail(_pending_next_T_34, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_8 <= _pending_next_T_35 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_8 <= pending_next_8 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_104 = eq(pending_dec_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_105 = neq(pending_count_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_106 = or(_pending_T_104, _pending_T_105) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_107 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_108 = eq(_pending_T_107, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_108 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_109 = eq(_pending_T_106, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_109 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_16 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_106, UInt<1>("h1"), "") : pending_assert_16 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_110 = eq(pending_inc_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_111 = neq(pending_count_8, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_112 = or(_pending_T_110, _pending_T_111) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_113 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_114 = eq(_pending_T_113, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_114 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_115 = eq(_pending_T_112, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_115 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_17 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_112, UInt<1>("h1"), "") : pending_assert_17 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_116 = neq(pending_next_8, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_9 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_9 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_27 = bits(enq_OH, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_28 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_29 = and(_pending_inc_T_27, _pending_inc_T_28) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_9 = and(_pending_inc_T_29, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_27 = bits(deq_OH, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_28 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_29 = and(_pending_dec_T_27, _pending_dec_T_28) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_9 = and(_pending_dec_T_29, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_36 = add(pending_count_9, pending_inc_9) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_37 = tail(_pending_next_T_36, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_38 = sub(_pending_next_T_37, pending_dec_9) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_39 = tail(_pending_next_T_38, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_9 <= _pending_next_T_39 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_9 <= pending_next_9 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_117 = eq(pending_dec_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_118 = neq(pending_count_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_119 = or(_pending_T_117, _pending_T_118) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_120 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_121 = eq(_pending_T_120, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_121 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_122 = eq(_pending_T_119, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_122 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_18 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_119, UInt<1>("h1"), "") : pending_assert_18 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_123 = eq(pending_inc_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_124 = neq(pending_count_9, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_125 = or(_pending_T_123, _pending_T_124) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_126 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_127 = eq(_pending_T_126, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_127 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_128 = eq(_pending_T_125, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_128 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_19 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_125, UInt<1>("h1"), "") : pending_assert_19 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_129 = neq(pending_next_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_10 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_10 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_30 = bits(enq_OH, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_31 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_32 = and(_pending_inc_T_30, _pending_inc_T_31) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_10 = and(_pending_inc_T_32, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_30 = bits(deq_OH, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_31 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_32 = and(_pending_dec_T_30, _pending_dec_T_31) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_10 = and(_pending_dec_T_32, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_40 = add(pending_count_10, pending_inc_10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_41 = tail(_pending_next_T_40, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_42 = sub(_pending_next_T_41, pending_dec_10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_43 = tail(_pending_next_T_42, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_10 <= _pending_next_T_43 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_10 <= pending_next_10 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_130 = eq(pending_dec_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_131 = neq(pending_count_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_132 = or(_pending_T_130, _pending_T_131) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_133 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_134 = eq(_pending_T_133, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_134 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_135 = eq(_pending_T_132, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_135 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_20 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_132, UInt<1>("h1"), "") : pending_assert_20 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_136 = eq(pending_inc_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_137 = neq(pending_count_10, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_138 = or(_pending_T_136, _pending_T_137) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_139 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_140 = eq(_pending_T_139, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_140 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_141 = eq(_pending_T_138, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_141 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_21 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_138, UInt<1>("h1"), "") : pending_assert_21 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_142 = neq(pending_next_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_11 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_11 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_33 = bits(enq_OH, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_34 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_35 = and(_pending_inc_T_33, _pending_inc_T_34) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_11 = and(_pending_inc_T_35, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_33 = bits(deq_OH, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_34 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_35 = and(_pending_dec_T_33, _pending_dec_T_34) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_11 = and(_pending_dec_T_35, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_44 = add(pending_count_11, pending_inc_11) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_45 = tail(_pending_next_T_44, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_46 = sub(_pending_next_T_45, pending_dec_11) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_47 = tail(_pending_next_T_46, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_11 <= _pending_next_T_47 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_11 <= pending_next_11 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_143 = eq(pending_dec_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_144 = neq(pending_count_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_145 = or(_pending_T_143, _pending_T_144) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_146 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_147 = eq(_pending_T_146, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_147 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_148 = eq(_pending_T_145, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_148 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_22 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_145, UInt<1>("h1"), "") : pending_assert_22 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_149 = eq(pending_inc_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_150 = neq(pending_count_11, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_151 = or(_pending_T_149, _pending_T_150) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_152 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_153 = eq(_pending_T_152, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_153 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_154 = eq(_pending_T_151, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_154 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_23 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_151, UInt<1>("h1"), "") : pending_assert_23 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_155 = neq(pending_next_11, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_12 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_12 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_36 = bits(enq_OH, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_37 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_38 = and(_pending_inc_T_36, _pending_inc_T_37) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_12 = and(_pending_inc_T_38, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_36 = bits(deq_OH, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_37 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_38 = and(_pending_dec_T_36, _pending_dec_T_37) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_12 = and(_pending_dec_T_38, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_48 = add(pending_count_12, pending_inc_12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_49 = tail(_pending_next_T_48, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_50 = sub(_pending_next_T_49, pending_dec_12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_51 = tail(_pending_next_T_50, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_12 <= _pending_next_T_51 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_12 <= pending_next_12 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_156 = eq(pending_dec_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_157 = neq(pending_count_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_158 = or(_pending_T_156, _pending_T_157) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_159 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_160 = eq(_pending_T_159, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_160 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_161 = eq(_pending_T_158, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_161 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_24 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_158, UInt<1>("h1"), "") : pending_assert_24 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_162 = eq(pending_inc_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_163 = neq(pending_count_12, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_164 = or(_pending_T_162, _pending_T_163) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_165 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_166 = eq(_pending_T_165, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_166 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_167 = eq(_pending_T_164, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_167 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_25 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_164, UInt<1>("h1"), "") : pending_assert_25 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_168 = neq(pending_next_12, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_13 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_13 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_39 = bits(enq_OH, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_40 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_41 = and(_pending_inc_T_39, _pending_inc_T_40) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_13 = and(_pending_inc_T_41, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_39 = bits(deq_OH, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_40 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_41 = and(_pending_dec_T_39, _pending_dec_T_40) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_13 = and(_pending_dec_T_41, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_52 = add(pending_count_13, pending_inc_13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_53 = tail(_pending_next_T_52, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_54 = sub(_pending_next_T_53, pending_dec_13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_55 = tail(_pending_next_T_54, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_13 <= _pending_next_T_55 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_13 <= pending_next_13 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_169 = eq(pending_dec_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_170 = neq(pending_count_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_171 = or(_pending_T_169, _pending_T_170) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_172 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_173 = eq(_pending_T_172, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_173 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_174 = eq(_pending_T_171, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_174 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_26 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_171, UInt<1>("h1"), "") : pending_assert_26 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_175 = eq(pending_inc_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_176 = neq(pending_count_13, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_177 = or(_pending_T_175, _pending_T_176) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_178 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_179 = eq(_pending_T_178, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_179 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_180 = eq(_pending_T_177, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_180 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_27 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_177, UInt<1>("h1"), "") : pending_assert_27 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_181 = neq(pending_next_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_14 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_14 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_42 = bits(enq_OH, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_43 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_44 = and(_pending_inc_T_42, _pending_inc_T_43) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_14 = and(_pending_inc_T_44, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_42 = bits(deq_OH, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_43 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_44 = and(_pending_dec_T_42, _pending_dec_T_43) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_14 = and(_pending_dec_T_44, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_56 = add(pending_count_14, pending_inc_14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_57 = tail(_pending_next_T_56, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_58 = sub(_pending_next_T_57, pending_dec_14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_59 = tail(_pending_next_T_58, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_14 <= _pending_next_T_59 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_14 <= pending_next_14 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_182 = eq(pending_dec_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_183 = neq(pending_count_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_184 = or(_pending_T_182, _pending_T_183) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_185 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_186 = eq(_pending_T_185, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_186 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_187 = eq(_pending_T_184, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_187 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_28 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_184, UInt<1>("h1"), "") : pending_assert_28 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_188 = eq(pending_inc_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_189 = neq(pending_count_14, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_190 = or(_pending_T_188, _pending_T_189) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_191 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_192 = eq(_pending_T_191, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_192 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_193 = eq(_pending_T_190, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_193 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_29 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_190, UInt<1>("h1"), "") : pending_assert_29 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_194 = neq(pending_next_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    reg pending_count_15 : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 93:32]
    wire pending_next_15 : UInt<4> @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 94:28]
    node _pending_inc_T_45 = bits(enq_OH, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:29]
    node _pending_inc_T_46 = and(nodeOut.r.ready, nodeOut.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_inc_T_47 = and(_pending_inc_T_45, _pending_inc_T_46) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:33]
    node pending_inc_15 = and(_pending_inc_T_47, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 95:47]
    node _pending_dec_T_45 = bits(deq_OH, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:29]
    node _pending_dec_T_46 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _pending_dec_T_47 = and(_pending_dec_T_45, _pending_dec_T_46) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:33]
    node pending_dec_15 = and(_pending_dec_T_47, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 96:46]
    node _pending_next_T_60 = add(pending_count_15, pending_inc_15) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_61 = tail(_pending_next_T_60, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:27]
    node _pending_next_T_62 = sub(_pending_next_T_61, pending_dec_15) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    node _pending_next_T_63 = tail(_pending_next_T_62, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:40]
    pending_next_15 <= _pending_next_T_63 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 97:18]
    pending_count_15 <= pending_next_15 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 98:19]
    node _pending_T_195 = eq(pending_dec_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:21]
    node _pending_T_196 = neq(pending_count_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:35]
    node _pending_T_197 = or(_pending_T_195, _pending_T_196) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:26]
    node _pending_T_198 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_199 = eq(_pending_T_198, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    when _pending_T_199 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      node _pending_T_200 = eq(_pending_T_197, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      when _pending_T_200 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n") : pending_printf_30 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
      assert(clock, _pending_T_197, UInt<1>("h1"), "") : pending_assert_30 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 100:20]
    node _pending_T_201 = eq(pending_inc_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:21]
    node _pending_T_202 = neq(pending_count_15, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:35]
    node _pending_T_203 = or(_pending_T_201, _pending_T_202) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:26]
    node _pending_T_204 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_205 = eq(_pending_T_204, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    when _pending_T_205 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      node _pending_T_206 = eq(_pending_T_203, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      when _pending_T_206 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n") : pending_printf_31 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
      assert(clock, _pending_T_203, UInt<1>("h1"), "") : pending_assert_31 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 101:20]
    node _pending_T_207 = neq(pending_next_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 102:18]
    node pending_lo_lo_lo = cat(_pending_T_25, _pending_T_12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_lo_lo_hi = cat(_pending_T_51, _pending_T_38) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_lo_lo = cat(pending_lo_lo_hi, pending_lo_lo_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_lo_hi_lo = cat(_pending_T_77, _pending_T_64) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_lo_hi_hi = cat(_pending_T_103, _pending_T_90) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_lo_hi = cat(pending_lo_hi_hi, pending_lo_hi_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_lo = cat(pending_lo_hi, pending_lo_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi_lo_lo = cat(_pending_T_129, _pending_T_116) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi_lo_hi = cat(_pending_T_155, _pending_T_142) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi_lo = cat(pending_hi_lo_hi, pending_hi_lo_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi_hi_lo = cat(_pending_T_181, _pending_T_168) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi_hi_hi = cat(_pending_T_207, _pending_T_194) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi_hi = cat(pending_hi_hi_hi, pending_hi_hi_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending_hi = cat(pending_hi_hi, pending_hi_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node pending = cat(pending_hi, pending_lo) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 90:26]
    node _winner_T = shl(pending, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _winner_T_1 = bits(_winner_T, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _winner_T_2 = or(pending, _winner_T_1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _winner_T_3 = shl(_winner_T_2, 2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _winner_T_4 = bits(_winner_T_3, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _winner_T_5 = or(_winner_T_2, _winner_T_4) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _winner_T_6 = shl(_winner_T_5, 4) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _winner_T_7 = bits(_winner_T_6, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _winner_T_8 = or(_winner_T_5, _winner_T_7) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _winner_T_9 = shl(_winner_T_8, 8) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _winner_T_10 = bits(_winner_T_9, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _winner_T_11 = or(_winner_T_8, _winner_T_10) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _winner_T_12 = bits(_winner_T_11, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _winner_T_13 = shl(_winner_T_12, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 107:51]
    node _winner_T_14 = not(_winner_T_13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 107:33]
    node winner = and(pending, _winner_T_14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 107:31]
    node _T = eq(locked, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 108:15]
    node _T_1 = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_2 = and(_T_1, nodeIn.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 108:37]
    node _T_3 = or(_T, _T_2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 108:23]
    when _T_3 : @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 108:57]
      node _locked_T = orr(pending) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 109:29]
      locked <= _locked_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 109:18]
      node deq_id_hi = bits(winner, 16, 16) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node deq_id_lo = bits(winner, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _deq_id_T = orr(deq_id_hi) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _deq_id_T_1 = or(deq_id_hi, deq_id_lo) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node deq_id_hi_1 = bits(_deq_id_T_1, 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node deq_id_lo_1 = bits(_deq_id_T_1, 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _deq_id_T_2 = orr(deq_id_hi_1) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _deq_id_T_3 = or(deq_id_hi_1, deq_id_lo_1) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node deq_id_hi_2 = bits(_deq_id_T_3, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node deq_id_lo_2 = bits(_deq_id_T_3, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _deq_id_T_4 = orr(deq_id_hi_2) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _deq_id_T_5 = or(deq_id_hi_2, deq_id_lo_2) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node deq_id_hi_3 = bits(_deq_id_T_5, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node deq_id_lo_3 = bits(_deq_id_T_5, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _deq_id_T_6 = orr(deq_id_hi_3) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _deq_id_T_7 = or(deq_id_hi_3, deq_id_lo_3) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node _deq_id_T_8 = bits(_deq_id_T_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
      node _deq_id_T_9 = cat(_deq_id_T_6, _deq_id_T_8) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _deq_id_T_10 = cat(_deq_id_T_4, _deq_id_T_9) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _deq_id_T_11 = cat(_deq_id_T_2, _deq_id_T_10) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _deq_id_T_12 = cat(_deq_id_T, _deq_id_T_11) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      deq_id <= _deq_id_T_12 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 110:18]
    nodeIn.r.valid <= locked @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 114:20]
    wire deq_bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}[16] @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[0] <= qs_queue_0.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[1] <= qs_queue_1.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[2] <= qs_queue_2.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[3] <= qs_queue_3.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[4] <= qs_queue_4.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[5] <= qs_queue_5.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[6] <= qs_queue_6.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[7] <= qs_queue_7.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[8] <= qs_queue_8.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[9] <= qs_queue_9.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[10] <= qs_queue_10.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[11] <= qs_queue_11.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[12] <= qs_queue_12.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[13] <= qs_queue_13.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[14] <= qs_queue_14.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    deq_bits[15] <= qs_queue_15.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 115:31]
    nodeIn.r.bits.last <= deq_bits[deq_id].last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 116:20]
    nodeIn.r.bits.echo.tl_state.source <= deq_bits[deq_id].echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 116:20]
    nodeIn.r.bits.echo.tl_state.size <= deq_bits[deq_id].echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 116:20]
    nodeIn.r.bits.resp <= deq_bits[deq_id].resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 116:20]
    nodeIn.r.bits.data <= deq_bits[deq_id].data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 116:20]
    nodeIn.r.bits.id <= deq_bits[deq_id].id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 116:20]
    node deq_OH_bools_0 = bits(deq_OH, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_1 = bits(deq_OH, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_2 = bits(deq_OH, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_3 = bits(deq_OH, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_4 = bits(deq_OH, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_5 = bits(deq_OH, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_6 = bits(deq_OH, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_7 = bits(deq_OH, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_8 = bits(deq_OH, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_9 = bits(deq_OH, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_10 = bits(deq_OH, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_11 = bits(deq_OH, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_12 = bits(deq_OH, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_13 = bits(deq_OH, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_14 = bits(deq_OH, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node deq_OH_bools_15 = bits(deq_OH, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 117:35]
    node _queue_0_qs_0_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_0_qs_0_deq_ready_T_1 = and(deq_OH_bools_0, _queue_0_qs_0_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_0.io.deq.ready <= _queue_0_qs_0_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_1_qs_1_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_1_qs_1_deq_ready_T_1 = and(deq_OH_bools_1, _queue_1_qs_1_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_1.io.deq.ready <= _queue_1_qs_1_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_2_qs_2_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_2_qs_2_deq_ready_T_1 = and(deq_OH_bools_2, _queue_2_qs_2_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_2.io.deq.ready <= _queue_2_qs_2_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_3_qs_3_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_3_qs_3_deq_ready_T_1 = and(deq_OH_bools_3, _queue_3_qs_3_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_3.io.deq.ready <= _queue_3_qs_3_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_4_qs_4_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_4_qs_4_deq_ready_T_1 = and(deq_OH_bools_4, _queue_4_qs_4_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_4.io.deq.ready <= _queue_4_qs_4_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_5_qs_5_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_5_qs_5_deq_ready_T_1 = and(deq_OH_bools_5, _queue_5_qs_5_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_5.io.deq.ready <= _queue_5_qs_5_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_6_qs_6_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_6_qs_6_deq_ready_T_1 = and(deq_OH_bools_6, _queue_6_qs_6_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_6.io.deq.ready <= _queue_6_qs_6_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_7_qs_7_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_7_qs_7_deq_ready_T_1 = and(deq_OH_bools_7, _queue_7_qs_7_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_7.io.deq.ready <= _queue_7_qs_7_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_8_qs_8_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_8_qs_8_deq_ready_T_1 = and(deq_OH_bools_8, _queue_8_qs_8_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_8.io.deq.ready <= _queue_8_qs_8_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_9_qs_9_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_9_qs_9_deq_ready_T_1 = and(deq_OH_bools_9, _queue_9_qs_9_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_9.io.deq.ready <= _queue_9_qs_9_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_10_qs_10_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_10_qs_10_deq_ready_T_1 = and(deq_OH_bools_10, _queue_10_qs_10_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_10.io.deq.ready <= _queue_10_qs_10_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_11_qs_11_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_11_qs_11_deq_ready_T_1 = and(deq_OH_bools_11, _queue_11_qs_11_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_11.io.deq.ready <= _queue_11_qs_11_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_12_qs_12_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_12_qs_12_deq_ready_T_1 = and(deq_OH_bools_12, _queue_12_qs_12_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_12.io.deq.ready <= _queue_12_qs_12_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_13_qs_13_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_13_qs_13_deq_ready_T_1 = and(deq_OH_bools_13, _queue_13_qs_13_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_13.io.deq.ready <= _queue_13_qs_13_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_14_qs_14_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_14_qs_14_deq_ready_T_1 = and(deq_OH_bools_14, _queue_14_qs_14_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_14.io.deq.ready <= _queue_14_qs_14_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node _queue_15_qs_15_deq_ready_T = and(nodeIn.r.ready, nodeIn.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _queue_15_qs_15_deq_ready_T_1 = and(deq_OH_bools_15, _queue_15_qs_15_deq_ready_T) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:28]
    qs_queue_15.io.deq.ready <= _queue_15_qs_15_deq_ready_T_1 @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 120:23]
    node enq_OH_bools_0 = bits(enq_OH, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_1 = bits(enq_OH, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_2 = bits(enq_OH, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_3 = bits(enq_OH, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_4 = bits(enq_OH, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_5 = bits(enq_OH, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_6 = bits(enq_OH, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_7 = bits(enq_OH, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_8 = bits(enq_OH, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_9 = bits(enq_OH, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_10 = bits(enq_OH, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_11 = bits(enq_OH, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_12 = bits(enq_OH, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_13 = bits(enq_OH, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_14 = bits(enq_OH, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    node enq_OH_bools_15 = bits(enq_OH, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 123:35]
    wire enq_readys : UInt<1>[16] @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[0] <= qs_queue_0.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[1] <= qs_queue_1.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[2] <= qs_queue_2.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[3] <= qs_queue_3.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[4] <= qs_queue_4.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[5] <= qs_queue_5.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[6] <= qs_queue_6.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[7] <= qs_queue_7.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[8] <= qs_queue_8.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[9] <= qs_queue_9.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[10] <= qs_queue_10.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[11] <= qs_queue_11.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[12] <= qs_queue_12.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[13] <= qs_queue_13.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[14] <= qs_queue_14.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    enq_readys[15] <= qs_queue_15.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 126:33]
    nodeOut.r.ready <= enq_readys[nodeOut.r.bits.id] @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 127:21]
    node _queue_0_qs_0_enq_valid_T = and(enq_OH_bools_0, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_0.io.enq.valid <= _queue_0_qs_0_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_0.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_0.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_0.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_0.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_0.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_0.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_1_qs_1_enq_valid_T = and(enq_OH_bools_1, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_1.io.enq.valid <= _queue_1_qs_1_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_1.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_1.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_1.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_1.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_1.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_1.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_2_qs_2_enq_valid_T = and(enq_OH_bools_2, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_2.io.enq.valid <= _queue_2_qs_2_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_2.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_2.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_2.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_2.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_2.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_2.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_3_qs_3_enq_valid_T = and(enq_OH_bools_3, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_3.io.enq.valid <= _queue_3_qs_3_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_3.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_3.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_3.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_3.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_3.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_3.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_4_qs_4_enq_valid_T = and(enq_OH_bools_4, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_4.io.enq.valid <= _queue_4_qs_4_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_4.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_4.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_4.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_4.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_4.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_4.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_5_qs_5_enq_valid_T = and(enq_OH_bools_5, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_5.io.enq.valid <= _queue_5_qs_5_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_5.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_5.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_5.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_5.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_5.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_5.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_6_qs_6_enq_valid_T = and(enq_OH_bools_6, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_6.io.enq.valid <= _queue_6_qs_6_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_6.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_6.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_6.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_6.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_6.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_6.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_7_qs_7_enq_valid_T = and(enq_OH_bools_7, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_7.io.enq.valid <= _queue_7_qs_7_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_7.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_7.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_7.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_7.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_7.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_7.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_8_qs_8_enq_valid_T = and(enq_OH_bools_8, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_8.io.enq.valid <= _queue_8_qs_8_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_8.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_8.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_8.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_8.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_8.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_8.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_9_qs_9_enq_valid_T = and(enq_OH_bools_9, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_9.io.enq.valid <= _queue_9_qs_9_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_9.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_9.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_9.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_9.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_9.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_9.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_10_qs_10_enq_valid_T = and(enq_OH_bools_10, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_10.io.enq.valid <= _queue_10_qs_10_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_10.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_10.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_10.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_10.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_10.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_10.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_11_qs_11_enq_valid_T = and(enq_OH_bools_11, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_11.io.enq.valid <= _queue_11_qs_11_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_11.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_11.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_11.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_11.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_11.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_11.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_12_qs_12_enq_valid_T = and(enq_OH_bools_12, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_12.io.enq.valid <= _queue_12_qs_12_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_12.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_12.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_12.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_12.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_12.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_12.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_13_qs_13_enq_valid_T = and(enq_OH_bools_13, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_13.io.enq.valid <= _queue_13_qs_13_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_13.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_13.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_13.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_13.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_13.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_13.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_14_qs_14_enq_valid_T = and(enq_OH_bools_14, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_14.io.enq.valid <= _queue_14_qs_14_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_14.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_14.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_14.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_14.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_14.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_14.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    node _queue_15_qs_15_enq_valid_T = and(enq_OH_bools_15, nodeOut.r.valid) @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:28]
    qs_queue_15.io.enq.valid <= _queue_15_qs_15_enq_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 129:23]
    qs_queue_15.io.enq.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_15.io.enq.bits.echo.tl_state.source <= nodeOut.r.bits.echo.tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_15.io.enq.bits.echo.tl_state.size <= nodeOut.r.bits.echo.tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_15.io.enq.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_15.io.enq.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]
    qs_queue_15.io.enq.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala 130:22]

  module Queue_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { tl_state : { size : UInt<4>, source : UInt<4>}}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { tl_state : { size : UInt<4>, source : UInt<4>}} [1] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h0")], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module AXI4UserYanker :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { tl_state : { size : UInt<4>, source : UInt<4>}}, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.echo.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.echo.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst Queue of Queue_20 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue.clock <= clock
    Queue.reset <= reset
    inst Queue_1 of Queue_21 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_1.clock <= clock
    Queue_1.reset <= reset
    inst Queue_2 of Queue_22 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_2.clock <= clock
    Queue_2.reset <= reset
    inst Queue_3 of Queue_23 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_3.clock <= clock
    Queue_3.reset <= reset
    inst Queue_4 of Queue_24 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_4.clock <= clock
    Queue_4.reset <= reset
    inst Queue_5 of Queue_25 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_5.clock <= clock
    Queue_5.reset <= reset
    inst Queue_6 of Queue_26 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_6.clock <= clock
    Queue_6.reset <= reset
    inst Queue_7 of Queue_27 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_7.clock <= clock
    Queue_7.reset <= reset
    inst Queue_8 of Queue_28 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_8.clock <= clock
    Queue_8.reset <= reset
    inst Queue_9 of Queue_29 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_9.clock <= clock
    Queue_9.reset <= reset
    inst Queue_10 of Queue_30 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_10.clock <= clock
    Queue_10.reset <= reset
    inst Queue_11 of Queue_31 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_11.clock <= clock
    Queue_11.reset <= reset
    inst Queue_12 of Queue_32 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_12.clock <= clock
    Queue_12.reset <= reset
    inst Queue_13 of Queue_33 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_13.clock <= clock
    Queue_13.reset <= reset
    inst Queue_14 of Queue_34 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_14.clock <= clock
    Queue_14.reset <= reset
    inst Queue_15 of Queue_35 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_15.clock <= clock
    Queue_15.reset <= reset
    inst Queue_16 of Queue_36 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_16.clock <= clock
    Queue_16.reset <= reset
    inst Queue_17 of Queue_37 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_17.clock <= clock
    Queue_17.reset <= reset
    inst Queue_18 of Queue_38 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_18.clock <= clock
    Queue_18.reset <= reset
    inst Queue_19 of Queue_39 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_19.clock <= clock
    Queue_19.reset <= reset
    inst Queue_20 of Queue_40 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_20.clock <= clock
    Queue_20.reset <= reset
    inst Queue_21 of Queue_41 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_21.clock <= clock
    Queue_21.reset <= reset
    inst Queue_22 of Queue_42 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_22.clock <= clock
    Queue_22.reset <= reset
    inst Queue_23 of Queue_43 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_23.clock <= clock
    Queue_23.reset <= reset
    inst Queue_24 of Queue_44 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_24.clock <= clock
    Queue_24.reset <= reset
    inst Queue_25 of Queue_45 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_25.clock <= clock
    Queue_25.reset <= reset
    inst Queue_26 of Queue_46 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_26.clock <= clock
    Queue_26.reset <= reset
    inst Queue_27 of Queue_47 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_27.clock <= clock
    Queue_27.reset <= reset
    inst Queue_28 of Queue_48 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_28.clock <= clock
    Queue_28.reset <= reset
    inst Queue_29 of Queue_49 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_29.clock <= clock
    Queue_29.reset <= reset
    inst Queue_30 of Queue_50 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_30.clock <= clock
    Queue_30.reset <= reset
    inst Queue_31 of Queue_51 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 48:17]
    Queue_31.clock <= clock
    Queue_31.reset <= reset
    wire _ar_ready_WIRE : UInt<1>[16] @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[0] <= Queue.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[1] <= Queue_1.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[2] <= Queue_2.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[3] <= Queue_3.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[4] <= Queue_4.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[5] <= Queue_5.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[6] <= Queue_6.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[7] <= Queue_7.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[8] <= Queue_8.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[9] <= Queue_9.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[10] <= Queue_10.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[11] <= Queue_11.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[12] <= Queue_12.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[13] <= Queue_13.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[14] <= Queue_14.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    _ar_ready_WIRE[15] <= Queue_15.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 56:29]
    node _nodeIn_ar_ready_T = and(nodeOut.ar.ready, _ar_ready_WIRE[nodeIn.ar.bits.id]) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 57:36]
    nodeIn.ar.ready <= _nodeIn_ar_ready_T @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 57:20]
    node _nodeOut_ar_valid_T = and(nodeIn.ar.valid, _ar_ready_WIRE[nodeIn.ar.bits.id]) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 58:36]
    nodeOut.ar.valid <= _nodeOut_ar_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 58:20]
    nodeOut.ar.bits.qos <= nodeIn.ar.bits.qos @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.prot <= nodeIn.ar.bits.prot @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.cache <= nodeIn.ar.bits.cache @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.lock <= nodeIn.ar.bits.lock @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.burst <= nodeIn.ar.bits.burst @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.size <= nodeIn.ar.bits.size @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.len <= nodeIn.ar.bits.len @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.addr <= nodeIn.ar.bits.addr @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    nodeOut.ar.bits.id <= nodeIn.ar.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 60:32]
    wire _r_valid_WIRE : UInt<1>[16] @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[0] <= Queue.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[1] <= Queue_1.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[2] <= Queue_2.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[3] <= Queue_3.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[4] <= Queue_4.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[5] <= Queue_5.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[6] <= Queue_6.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[7] <= Queue_7.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[8] <= Queue_8.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[9] <= Queue_9.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[10] <= Queue_10.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[11] <= Queue_11.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[12] <= Queue_12.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[13] <= Queue_13.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[14] <= Queue_14.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    _r_valid_WIRE[15] <= Queue_15.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 64:28]
    wire _r_bits_WIRE : { tl_state : { size : UInt<4>, source : UInt<4>}}[16] @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[0] <= Queue.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[1] <= Queue_1.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[2] <= Queue_2.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[3] <= Queue_3.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[4] <= Queue_4.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[5] <= Queue_5.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[6] <= Queue_6.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[7] <= Queue_7.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[8] <= Queue_8.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[9] <= Queue_9.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[10] <= Queue_10.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[11] <= Queue_11.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[12] <= Queue_12.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[13] <= Queue_13.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[14] <= Queue_14.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    _r_bits_WIRE[15] <= Queue_15.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 65:27]
    node _T = eq(nodeOut.r.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:15]
    node _T_1 = or(_T, _r_valid_WIRE[nodeOut.r.bits.id]) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:28]
    node _T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
    when _T_3 : @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
      node _T_4 = eq(_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
      when _T_4 : @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at UserYanker.scala:66 assert (!out.r.valid || r_valid) // Q must be ready faster than the response\n") : printf @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
      assert(clock, _T_1, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 66:14]
    nodeIn.r.bits.last <= nodeOut.r.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 68:32]
    nodeIn.r.bits.resp <= nodeOut.r.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 68:32]
    nodeIn.r.bits.data <= nodeOut.r.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 68:32]
    nodeIn.r.bits.id <= nodeOut.r.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 68:32]
    nodeIn.r.valid <= nodeOut.r.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 68:32]
    nodeOut.r.ready <= nodeIn.r.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 68:32]
    nodeIn.r.bits.echo.tl_state.source <= _r_bits_WIRE[nodeOut.r.bits.id].tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 70:22]
    nodeIn.r.bits.echo.tl_state.size <= _r_bits_WIRE[nodeOut.r.bits.id].tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 70:22]
    node arsel_shiftAmount = bits(nodeIn.ar.bits.id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _arsel_T = dshl(UInt<1>("h1"), arsel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _arsel_T_1 = bits(_arsel_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node arsel_0 = bits(_arsel_T_1, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_1 = bits(_arsel_T_1, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_2 = bits(_arsel_T_1, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_3 = bits(_arsel_T_1, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_4 = bits(_arsel_T_1, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_5 = bits(_arsel_T_1, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_6 = bits(_arsel_T_1, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_7 = bits(_arsel_T_1, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_8 = bits(_arsel_T_1, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_9 = bits(_arsel_T_1, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_10 = bits(_arsel_T_1, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_11 = bits(_arsel_T_1, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_12 = bits(_arsel_T_1, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_13 = bits(_arsel_T_1, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_14 = bits(_arsel_T_1, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node arsel_15 = bits(_arsel_T_1, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 72:55]
    node rsel_shiftAmount = bits(nodeOut.r.bits.id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _rsel_T = dshl(UInt<1>("h1"), rsel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _rsel_T_1 = bits(_rsel_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node rsel_0 = bits(_rsel_T_1, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_1 = bits(_rsel_T_1, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_2 = bits(_rsel_T_1, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_3 = bits(_rsel_T_1, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_4 = bits(_rsel_T_1, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_5 = bits(_rsel_T_1, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_6 = bits(_rsel_T_1, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_7 = bits(_rsel_T_1, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_8 = bits(_rsel_T_1, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_9 = bits(_rsel_T_1, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_10 = bits(_rsel_T_1, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_11 = bits(_rsel_T_1, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_12 = bits(_rsel_T_1, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_13 = bits(_rsel_T_1, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_14 = bits(_rsel_T_1, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node rsel_15 = bits(_rsel_T_1, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 73:55]
    node _T_5 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_6 = and(_T_5, rsel_0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_7 = and(_T_6, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue.io.deq.ready <= _T_7 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_8 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_9 = and(_T_8, arsel_0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue.io.enq.valid <= _T_9 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_10 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_11 = and(_T_10, rsel_1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_12 = and(_T_11, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_1.io.deq.ready <= _T_12 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_1.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_1.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_1.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_13 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_14 = and(_T_13, arsel_1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_1.io.enq.valid <= _T_14 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_1.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_1.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_1.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_15 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_16 = and(_T_15, rsel_2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_17 = and(_T_16, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_2.io.deq.ready <= _T_17 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_2.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_2.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_2.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_18 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_19 = and(_T_18, arsel_2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_2.io.enq.valid <= _T_19 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_2.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_2.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_2.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_20 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_21 = and(_T_20, rsel_3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_22 = and(_T_21, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_3.io.deq.ready <= _T_22 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_3.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_3.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_3.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_23 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_24 = and(_T_23, arsel_3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_3.io.enq.valid <= _T_24 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_3.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_3.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_3.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_25 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_26 = and(_T_25, rsel_4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_27 = and(_T_26, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_4.io.deq.ready <= _T_27 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_4.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_4.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_4.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_28 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_29 = and(_T_28, arsel_4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_4.io.enq.valid <= _T_29 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_4.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_4.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_4.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_30 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_31 = and(_T_30, rsel_5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_32 = and(_T_31, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_5.io.deq.ready <= _T_32 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_5.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_5.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_5.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_33 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_34 = and(_T_33, arsel_5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_5.io.enq.valid <= _T_34 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_5.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_5.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_5.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_35 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_36 = and(_T_35, rsel_6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_37 = and(_T_36, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_6.io.deq.ready <= _T_37 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_6.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_6.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_6.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_38 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_39 = and(_T_38, arsel_6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_6.io.enq.valid <= _T_39 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_6.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_6.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_6.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_40 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_41 = and(_T_40, rsel_7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_42 = and(_T_41, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_7.io.deq.ready <= _T_42 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_7.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_7.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_7.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_43 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_44 = and(_T_43, arsel_7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_7.io.enq.valid <= _T_44 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_7.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_7.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_7.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_45 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_46 = and(_T_45, rsel_8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_47 = and(_T_46, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_8.io.deq.ready <= _T_47 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_8.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_8.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_8.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_48 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_49 = and(_T_48, arsel_8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_8.io.enq.valid <= _T_49 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_8.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_8.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_8.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_50 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_51 = and(_T_50, rsel_9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_52 = and(_T_51, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_9.io.deq.ready <= _T_52 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_9.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_9.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_9.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_53 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_54 = and(_T_53, arsel_9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_9.io.enq.valid <= _T_54 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_9.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_9.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_9.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_55 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_56 = and(_T_55, rsel_10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_57 = and(_T_56, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_10.io.deq.ready <= _T_57 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_10.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_10.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_10.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_58 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_59 = and(_T_58, arsel_10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_10.io.enq.valid <= _T_59 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_10.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_10.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_10.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_60 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_61 = and(_T_60, rsel_11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_62 = and(_T_61, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_11.io.deq.ready <= _T_62 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_11.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_11.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_11.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_63 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_64 = and(_T_63, arsel_11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_11.io.enq.valid <= _T_64 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_11.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_11.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_11.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_65 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_66 = and(_T_65, rsel_12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_67 = and(_T_66, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_12.io.deq.ready <= _T_67 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_12.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_12.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_12.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_68 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_69 = and(_T_68, arsel_12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_12.io.enq.valid <= _T_69 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_12.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_12.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_12.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_70 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_71 = and(_T_70, rsel_13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_72 = and(_T_71, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_13.io.deq.ready <= _T_72 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_13.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_13.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_13.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_73 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_74 = and(_T_73, arsel_13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_13.io.enq.valid <= _T_74 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_13.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_13.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_13.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_75 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_76 = and(_T_75, rsel_14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_77 = and(_T_76, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_14.io.deq.ready <= _T_77 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_14.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_14.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_14.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_78 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_79 = and(_T_78, arsel_14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_14.io.enq.valid <= _T_79 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_14.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_14.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_14.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    node _T_80 = and(nodeOut.r.valid, nodeIn.r.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:37]
    node _T_81 = and(_T_80, rsel_15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:53]
    node _T_82 = and(_T_81, nodeOut.r.bits.last) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:58]
    Queue_15.io.deq.ready <= _T_82 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 75:21]
    Queue_15.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 76:21]
    Queue_15.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    Queue_15.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 77:20]
    node _T_83 = and(nodeIn.ar.valid, nodeOut.ar.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:37]
    node _T_84 = and(_T_83, arsel_15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:53]
    Queue_15.io.enq.valid <= _T_84 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 78:21]
    Queue_15.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 79:21]
    Queue_15.io.enq.bits <= nodeIn.ar.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 80:20]
    Queue_15.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 81:17]
    wire _aw_ready_WIRE : UInt<1>[16] @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[0] <= Queue_16.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[1] <= Queue_17.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[2] <= Queue_18.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[3] <= Queue_19.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[4] <= Queue_20.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[5] <= Queue_21.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[6] <= Queue_22.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[7] <= Queue_23.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[8] <= Queue_24.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[9] <= Queue_25.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[10] <= Queue_26.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[11] <= Queue_27.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[12] <= Queue_28.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[13] <= Queue_29.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[14] <= Queue_30.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    _aw_ready_WIRE[15] <= Queue_31.io.enq.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 85:29]
    node _nodeIn_aw_ready_T = and(nodeOut.aw.ready, _aw_ready_WIRE[nodeIn.aw.bits.id]) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 86:36]
    nodeIn.aw.ready <= _nodeIn_aw_ready_T @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 86:20]
    node _nodeOut_aw_valid_T = and(nodeIn.aw.valid, _aw_ready_WIRE[nodeIn.aw.bits.id]) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 87:36]
    nodeOut.aw.valid <= _nodeOut_aw_valid_T @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 87:20]
    nodeOut.aw.bits.qos <= nodeIn.aw.bits.qos @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.prot <= nodeIn.aw.bits.prot @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.cache <= nodeIn.aw.bits.cache @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.lock <= nodeIn.aw.bits.lock @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.burst <= nodeIn.aw.bits.burst @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.size <= nodeIn.aw.bits.size @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.len <= nodeIn.aw.bits.len @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.addr <= nodeIn.aw.bits.addr @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    nodeOut.aw.bits.id <= nodeIn.aw.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 89:32]
    wire _b_valid_WIRE : UInt<1>[16] @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[0] <= Queue_16.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[1] <= Queue_17.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[2] <= Queue_18.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[3] <= Queue_19.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[4] <= Queue_20.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[5] <= Queue_21.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[6] <= Queue_22.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[7] <= Queue_23.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[8] <= Queue_24.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[9] <= Queue_25.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[10] <= Queue_26.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[11] <= Queue_27.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[12] <= Queue_28.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[13] <= Queue_29.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[14] <= Queue_30.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    _b_valid_WIRE[15] <= Queue_31.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 93:28]
    wire _b_bits_WIRE : { tl_state : { size : UInt<4>, source : UInt<4>}}[16] @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[0] <= Queue_16.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[1] <= Queue_17.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[2] <= Queue_18.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[3] <= Queue_19.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[4] <= Queue_20.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[5] <= Queue_21.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[6] <= Queue_22.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[7] <= Queue_23.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[8] <= Queue_24.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[9] <= Queue_25.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[10] <= Queue_26.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[11] <= Queue_27.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[12] <= Queue_28.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[13] <= Queue_29.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[14] <= Queue_30.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    _b_bits_WIRE[15] <= Queue_31.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 94:27]
    node _T_85 = eq(nodeOut.b.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:15]
    node _T_86 = or(_T_85, _b_valid_WIRE[nodeOut.b.bits.id]) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:28]
    node _T_87 = asUInt(reset) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
    node _T_88 = eq(_T_87, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
    when _T_88 : @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
      node _T_89 = eq(_T_86, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
      when _T_89 : @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at UserYanker.scala:95 assert (!out.b.valid || b_valid) // Q must be ready faster than the response\n") : printf_1 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
      assert(clock, _T_86, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 95:14]
    nodeIn.b.bits.resp <= nodeOut.b.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 97:32]
    nodeIn.b.bits.id <= nodeOut.b.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 97:32]
    nodeIn.b.valid <= nodeOut.b.valid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 97:32]
    nodeOut.b.ready <= nodeIn.b.ready @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 97:32]
    nodeIn.b.bits.echo.tl_state.source <= _b_bits_WIRE[nodeOut.b.bits.id].tl_state.source @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 99:22]
    nodeIn.b.bits.echo.tl_state.size <= _b_bits_WIRE[nodeOut.b.bits.id].tl_state.size @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 99:22]
    node awsel_shiftAmount = bits(nodeIn.aw.bits.id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _awsel_T = dshl(UInt<1>("h1"), awsel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _awsel_T_1 = bits(_awsel_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node awsel_0 = bits(_awsel_T_1, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_1 = bits(_awsel_T_1, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_2 = bits(_awsel_T_1, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_3 = bits(_awsel_T_1, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_4 = bits(_awsel_T_1, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_5 = bits(_awsel_T_1, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_6 = bits(_awsel_T_1, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_7 = bits(_awsel_T_1, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_8 = bits(_awsel_T_1, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_9 = bits(_awsel_T_1, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_10 = bits(_awsel_T_1, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_11 = bits(_awsel_T_1, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_12 = bits(_awsel_T_1, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_13 = bits(_awsel_T_1, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_14 = bits(_awsel_T_1, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node awsel_15 = bits(_awsel_T_1, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 101:55]
    node bsel_shiftAmount = bits(nodeOut.b.bits.id, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _bsel_T = dshl(UInt<1>("h1"), bsel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _bsel_T_1 = bits(_bsel_T, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node bsel_0 = bits(_bsel_T_1, 0, 0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_1 = bits(_bsel_T_1, 1, 1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_2 = bits(_bsel_T_1, 2, 2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_3 = bits(_bsel_T_1, 3, 3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_4 = bits(_bsel_T_1, 4, 4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_5 = bits(_bsel_T_1, 5, 5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_6 = bits(_bsel_T_1, 6, 6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_7 = bits(_bsel_T_1, 7, 7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_8 = bits(_bsel_T_1, 8, 8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_9 = bits(_bsel_T_1, 9, 9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_10 = bits(_bsel_T_1, 10, 10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_11 = bits(_bsel_T_1, 11, 11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_12 = bits(_bsel_T_1, 12, 12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_13 = bits(_bsel_T_1, 13, 13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_14 = bits(_bsel_T_1, 14, 14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node bsel_15 = bits(_bsel_T_1, 15, 15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 102:55]
    node _T_90 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_91 = and(_T_90, bsel_0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_16.io.deq.ready <= _T_91 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_16.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_16.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_16.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_92 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_93 = and(_T_92, awsel_0) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_16.io.enq.valid <= _T_93 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_16.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_16.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_16.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_94 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_95 = and(_T_94, bsel_1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_17.io.deq.ready <= _T_95 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_17.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_17.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_17.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_96 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_97 = and(_T_96, awsel_1) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_17.io.enq.valid <= _T_97 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_17.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_17.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_17.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_98 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_99 = and(_T_98, bsel_2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_18.io.deq.ready <= _T_99 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_18.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_18.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_18.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_100 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_101 = and(_T_100, awsel_2) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_18.io.enq.valid <= _T_101 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_18.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_18.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_18.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_102 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_103 = and(_T_102, bsel_3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_19.io.deq.ready <= _T_103 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_19.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_19.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_19.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_104 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_105 = and(_T_104, awsel_3) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_19.io.enq.valid <= _T_105 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_19.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_19.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_19.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_106 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_107 = and(_T_106, bsel_4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_20.io.deq.ready <= _T_107 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_20.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_20.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_20.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_108 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_109 = and(_T_108, awsel_4) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_20.io.enq.valid <= _T_109 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_20.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_20.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_20.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_110 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_111 = and(_T_110, bsel_5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_21.io.deq.ready <= _T_111 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_21.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_21.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_21.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_112 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_113 = and(_T_112, awsel_5) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_21.io.enq.valid <= _T_113 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_21.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_21.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_21.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_114 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_115 = and(_T_114, bsel_6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_22.io.deq.ready <= _T_115 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_22.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_22.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_22.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_116 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_117 = and(_T_116, awsel_6) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_22.io.enq.valid <= _T_117 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_22.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_22.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_22.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_118 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_119 = and(_T_118, bsel_7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_23.io.deq.ready <= _T_119 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_23.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_23.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_23.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_120 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_121 = and(_T_120, awsel_7) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_23.io.enq.valid <= _T_121 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_23.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_23.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_23.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_122 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_123 = and(_T_122, bsel_8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_24.io.deq.ready <= _T_123 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_24.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_24.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_24.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_124 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_125 = and(_T_124, awsel_8) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_24.io.enq.valid <= _T_125 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_24.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_24.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_24.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_126 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_127 = and(_T_126, bsel_9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_25.io.deq.ready <= _T_127 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_25.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_25.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_25.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_128 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_129 = and(_T_128, awsel_9) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_25.io.enq.valid <= _T_129 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_25.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_25.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_25.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_130 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_131 = and(_T_130, bsel_10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_26.io.deq.ready <= _T_131 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_26.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_26.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_26.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_132 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_133 = and(_T_132, awsel_10) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_26.io.enq.valid <= _T_133 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_26.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_26.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_26.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_134 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_135 = and(_T_134, bsel_11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_27.io.deq.ready <= _T_135 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_27.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_27.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_27.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_136 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_137 = and(_T_136, awsel_11) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_27.io.enq.valid <= _T_137 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_27.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_27.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_27.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_138 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_139 = and(_T_138, bsel_12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_28.io.deq.ready <= _T_139 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_28.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_28.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_28.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_140 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_141 = and(_T_140, awsel_12) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_28.io.enq.valid <= _T_141 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_28.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_28.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_28.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_142 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_143 = and(_T_142, bsel_13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_29.io.deq.ready <= _T_143 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_29.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_29.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_29.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_144 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_145 = and(_T_144, awsel_13) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_29.io.enq.valid <= _T_145 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_29.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_29.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_29.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_146 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_147 = and(_T_146, bsel_14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_30.io.deq.ready <= _T_147 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_30.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_30.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_30.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_148 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_149 = and(_T_148, awsel_14) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_30.io.enq.valid <= _T_149 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_30.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_30.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_30.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    node _T_150 = and(nodeOut.b.valid, nodeIn.b.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:37]
    node _T_151 = and(_T_150, bsel_15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:53]
    Queue_31.io.deq.ready <= _T_151 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 104:21]
    Queue_31.io.deq.valid is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 105:21]
    Queue_31.io.deq.bits.tl_state.source is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    Queue_31.io.deq.bits.tl_state.size is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 106:20]
    node _T_152 = and(nodeIn.aw.valid, nodeOut.aw.ready) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:37]
    node _T_153 = and(_T_152, awsel_15) @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:53]
    Queue_31.io.enq.valid <= _T_153 @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 107:21]
    Queue_31.io.enq.ready is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 108:21]
    Queue_31.io.enq.bits <= nodeIn.aw.bits.echo @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 109:20]
    Queue_31.io.count is invalid @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 110:17]
    nodeOut.w <= nodeIn.w @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala 113:13]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w61 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<61>, q : UInt<61>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<61>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_4 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_1 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_2 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_6 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_3 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip async : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w61 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    node io_deq_bits_deq_bits_reg_io_d_lo_lo = cat(io.async.mem[index].prot, io.async.mem[index].qos) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_lo_hi = cat(io.async.mem[index].lock, io.async.mem[index].cache) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_lo = cat(io_deq_bits_deq_bits_reg_io_d_lo_hi, io_deq_bits_deq_bits_reg_io_d_lo_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi_lo = cat(io.async.mem[index].size, io.async.mem[index].burst) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi_hi_hi = cat(io.async.mem[index].id, io.async.mem[index].addr) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi_hi = cat(io_deq_bits_deq_bits_reg_io_d_hi_hi_hi, io.async.mem[index].len) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi = cat(io_deq_bits_deq_bits_reg_io_d_hi_hi, io_deq_bits_deq_bits_reg_io_d_hi_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node _io_deq_bits_deq_bits_reg_io_d_T = cat(io_deq_bits_deq_bits_reg_io_d_hi, io_deq_bits_deq_bits_reg_io_d_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    io_deq_bits_deq_bits_reg.io.d <= _io_deq_bits_deq_bits_reg_io_d_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    wire _io_deq_bits_WIRE_1 : UInt<61> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE_1 <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T = bits(_io_deq_bits_WIRE_1, 3, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.qos <= _io_deq_bits_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_1 = bits(_io_deq_bits_WIRE_1, 6, 4) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.prot <= _io_deq_bits_T_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_2 = bits(_io_deq_bits_WIRE_1, 10, 7) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.cache <= _io_deq_bits_T_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_3 = bits(_io_deq_bits_WIRE_1, 11, 11) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.lock <= _io_deq_bits_T_3 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_4 = bits(_io_deq_bits_WIRE_1, 13, 12) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.burst <= _io_deq_bits_T_4 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_5 = bits(_io_deq_bits_WIRE_1, 16, 14) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.size <= _io_deq_bits_T_5 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_6 = bits(_io_deq_bits_WIRE_1, 24, 17) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.len <= _io_deq_bits_T_6 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_7 = bits(_io_deq_bits_WIRE_1, 56, 25) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.addr <= _io_deq_bits_T_7 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_8 = bits(_io_deq_bits_WIRE_1, 60, 57) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.id <= _io_deq_bits_T_8 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w61_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<61>, q : UInt<61>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<61>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_4 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_8 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_5 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_9 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_6 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_10 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_7 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_11 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink_1 :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip async : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w61_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    node io_deq_bits_deq_bits_reg_io_d_lo_lo = cat(io.async.mem[index].prot, io.async.mem[index].qos) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_lo_hi = cat(io.async.mem[index].lock, io.async.mem[index].cache) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_lo = cat(io_deq_bits_deq_bits_reg_io_d_lo_hi, io_deq_bits_deq_bits_reg_io_d_lo_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi_lo = cat(io.async.mem[index].size, io.async.mem[index].burst) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi_hi_hi = cat(io.async.mem[index].id, io.async.mem[index].addr) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi_hi = cat(io_deq_bits_deq_bits_reg_io_d_hi_hi_hi, io.async.mem[index].len) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi = cat(io_deq_bits_deq_bits_reg_io_d_hi_hi, io_deq_bits_deq_bits_reg_io_d_hi_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node _io_deq_bits_deq_bits_reg_io_d_T = cat(io_deq_bits_deq_bits_reg_io_d_hi, io_deq_bits_deq_bits_reg_io_d_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    io_deq_bits_deq_bits_reg.io.d <= _io_deq_bits_deq_bits_reg_io_d_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    wire _io_deq_bits_WIRE_1 : UInt<61> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE_1 <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T = bits(_io_deq_bits_WIRE_1, 3, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.qos <= _io_deq_bits_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_1 = bits(_io_deq_bits_WIRE_1, 6, 4) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.prot <= _io_deq_bits_T_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_2 = bits(_io_deq_bits_WIRE_1, 10, 7) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.cache <= _io_deq_bits_T_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_3 = bits(_io_deq_bits_WIRE_1, 11, 11) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.lock <= _io_deq_bits_T_3 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_4 = bits(_io_deq_bits_WIRE_1, 13, 12) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.burst <= _io_deq_bits_T_4 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_5 = bits(_io_deq_bits_WIRE_1, 16, 14) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.size <= _io_deq_bits_T_5 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_6 = bits(_io_deq_bits_WIRE_1, 24, 17) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.len <= _io_deq_bits_T_6 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_7 = bits(_io_deq_bits_WIRE_1, 56, 25) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.addr <= _io_deq_bits_T_7 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_8 = bits(_io_deq_bits_WIRE_1, 60, 57) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.id <= _io_deq_bits_T_8 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync_4 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_5 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_6 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_7 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w73 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<73>, q : UInt<73>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<73>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_8 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_12 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_9 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_13 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_10 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_14 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_11 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_15 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink_2 :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip async : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_2 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w73 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    node io_deq_bits_deq_bits_reg_io_d_hi = cat(io.async.mem[index].data, io.async.mem[index].strb) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node _io_deq_bits_deq_bits_reg_io_d_T = cat(io_deq_bits_deq_bits_reg_io_d_hi, io.async.mem[index].last) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    io_deq_bits_deq_bits_reg.io.d <= _io_deq_bits_deq_bits_reg_io_d_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    wire _io_deq_bits_WIRE_1 : UInt<73> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE_1 <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T = bits(_io_deq_bits_WIRE_1, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.last <= _io_deq_bits_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_1 = bits(_io_deq_bits_WIRE_1, 8, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.strb <= _io_deq_bits_T_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_2 = bits(_io_deq_bits_WIRE_1, 72, 9) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.data <= _io_deq_bits_T_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync_8 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_9 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_10 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_11 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_12 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_16 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_13 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_17 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_14 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_18 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_15 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_19 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}, async : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_12 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_13 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_14 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_15 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_16 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_20 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_17 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_21 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_18 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_22 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_19 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_23 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, async : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_4 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_16 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_17 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_18 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_19 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AXI4AsyncCrossingSink :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.r.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[0].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[1].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[2].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[3].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[4].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[5].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[6].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[7].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_ar_sink of AsyncQueueSink @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 207:22]
    nodeOut_ar_sink.clock <= clock
    nodeOut_ar_sink.reset <= reset
    nodeOut_ar_sink.io.async <= nodeIn.ar @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 208:19]
    nodeOut.ar.bits <= nodeOut_ar_sink.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 50:14]
    nodeOut.ar.valid <= nodeOut_ar_sink.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 50:14]
    nodeOut_ar_sink.io.deq.ready <= nodeOut.ar.ready @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 50:14]
    inst nodeOut_aw_sink of AsyncQueueSink_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 207:22]
    nodeOut_aw_sink.clock <= clock
    nodeOut_aw_sink.reset <= reset
    nodeOut_aw_sink.io.async <= nodeIn.aw @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 208:19]
    nodeOut.aw.bits <= nodeOut_aw_sink.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 51:14]
    nodeOut.aw.valid <= nodeOut_aw_sink.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 51:14]
    nodeOut_aw_sink.io.deq.ready <= nodeOut.aw.ready @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 51:14]
    inst nodeOut_w_sink of AsyncQueueSink_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 207:22]
    nodeOut_w_sink.clock <= clock
    nodeOut_w_sink.reset <= reset
    nodeOut_w_sink.io.async <= nodeIn.w @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 208:19]
    nodeOut.w.bits <= nodeOut_w_sink.io.deq.bits @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 52:14]
    nodeOut.w.valid <= nodeOut_w_sink.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 52:14]
    nodeOut_w_sink.io.deq.ready <= nodeOut.w.ready @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 52:14]
    inst nodeIn_r_source of AsyncQueueSource @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 216:24]
    nodeIn_r_source.clock <= clock
    nodeIn_r_source.reset <= reset
    nodeIn_r_source.io.enq <= nodeOut.r @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 217:19]
    nodeIn_r_source.io.async.safe.sink_reset_n <= nodeIn.r.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.safe.source_reset_n <= nodeIn_r_source.io.async.safe.source_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.safe.widx_valid <= nodeIn_r_source.io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn_r_source.io.async.safe.ridx_valid <= nodeIn.r.safe.ridx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.widx <= nodeIn_r_source.io.async.widx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn_r_source.io.async.ridx <= nodeIn.r.ridx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[0].last <= nodeIn_r_source.io.async.mem[0].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[0].resp <= nodeIn_r_source.io.async.mem[0].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[0].data <= nodeIn_r_source.io.async.mem[0].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[0].id <= nodeIn_r_source.io.async.mem[0].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[1].last <= nodeIn_r_source.io.async.mem[1].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[1].resp <= nodeIn_r_source.io.async.mem[1].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[1].data <= nodeIn_r_source.io.async.mem[1].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[1].id <= nodeIn_r_source.io.async.mem[1].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[2].last <= nodeIn_r_source.io.async.mem[2].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[2].resp <= nodeIn_r_source.io.async.mem[2].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[2].data <= nodeIn_r_source.io.async.mem[2].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[2].id <= nodeIn_r_source.io.async.mem[2].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[3].last <= nodeIn_r_source.io.async.mem[3].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[3].resp <= nodeIn_r_source.io.async.mem[3].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[3].data <= nodeIn_r_source.io.async.mem[3].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[3].id <= nodeIn_r_source.io.async.mem[3].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[4].last <= nodeIn_r_source.io.async.mem[4].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[4].resp <= nodeIn_r_source.io.async.mem[4].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[4].data <= nodeIn_r_source.io.async.mem[4].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[4].id <= nodeIn_r_source.io.async.mem[4].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[5].last <= nodeIn_r_source.io.async.mem[5].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[5].resp <= nodeIn_r_source.io.async.mem[5].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[5].data <= nodeIn_r_source.io.async.mem[5].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[5].id <= nodeIn_r_source.io.async.mem[5].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[6].last <= nodeIn_r_source.io.async.mem[6].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[6].resp <= nodeIn_r_source.io.async.mem[6].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[6].data <= nodeIn_r_source.io.async.mem[6].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[6].id <= nodeIn_r_source.io.async.mem[6].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[7].last <= nodeIn_r_source.io.async.mem[7].last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[7].resp <= nodeIn_r_source.io.async.mem[7].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[7].data <= nodeIn_r_source.io.async.mem[7].data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    nodeIn.r.mem[7].id <= nodeIn_r_source.io.async.mem[7].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 53:14]
    inst nodeIn_b_source of AsyncQueueSource_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 216:24]
    nodeIn_b_source.clock <= clock
    nodeIn_b_source.reset <= reset
    nodeIn_b_source.io.enq <= nodeOut.b @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 217:19]
    nodeIn_b_source.io.async.safe.sink_reset_n <= nodeIn.b.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.safe.source_reset_n <= nodeIn_b_source.io.async.safe.source_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.safe.widx_valid <= nodeIn_b_source.io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn_b_source.io.async.safe.ridx_valid <= nodeIn.b.safe.ridx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.widx <= nodeIn_b_source.io.async.widx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn_b_source.io.async.ridx <= nodeIn.b.ridx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[0].resp <= nodeIn_b_source.io.async.mem[0].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[0].id <= nodeIn_b_source.io.async.mem[0].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[1].resp <= nodeIn_b_source.io.async.mem[1].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[1].id <= nodeIn_b_source.io.async.mem[1].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[2].resp <= nodeIn_b_source.io.async.mem[2].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[2].id <= nodeIn_b_source.io.async.mem[2].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[3].resp <= nodeIn_b_source.io.async.mem[3].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[3].id <= nodeIn_b_source.io.async.mem[3].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[4].resp <= nodeIn_b_source.io.async.mem[4].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[4].id <= nodeIn_b_source.io.async.mem[4].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[5].resp <= nodeIn_b_source.io.async.mem[5].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[5].id <= nodeIn_b_source.io.async.mem[5].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[6].resp <= nodeIn_b_source.io.async.mem[6].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[6].id <= nodeIn_b_source.io.async.mem[6].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[7].resp <= nodeIn_b_source.io.async.mem[7].resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]
    nodeIn.b.mem[7].id <= nodeIn_b_source.io.async.mem[7].id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 54:14]

  extmodule nexysvideomig :
    output ddr3_addr : UInt<15>
    output ddr3_ba : UInt<3>
    output ddr3_ras_n : UInt<1>
    output ddr3_cas_n : UInt<1>
    output ddr3_we_n : UInt<1>
    output ddr3_reset_n : UInt<1>
    output ddr3_ck_p : UInt<1>
    output ddr3_ck_n : UInt<1>
    output ddr3_cke : UInt<1>
    output ddr3_dm : UInt<2>
    output ddr3_odt : UInt<1>
    output ddr3_dq : Analog<16>
    output ddr3_dqs_n : Analog<2>
    output ddr3_dqs_p : Analog<2>
    input sys_clk_i : UInt<1>
    input clk_ref_i : UInt<1>
    output ui_clk : Clock
    output ui_clk_sync_rst : UInt<1>
    output mmcm_locked : UInt<1>
    input aresetn : UInt<1>
    output init_calib_complete : UInt<1>
    input sys_rst : UInt<1>
    input app_sr_req : UInt<1>
    input app_ref_req : UInt<1>
    input app_zq_req : UInt<1>
    output app_sr_active : UInt<1>
    output app_ref_ack : UInt<1>
    output app_zq_ack : UInt<1>
    input s_axi_awid : UInt<4>
    input s_axi_awaddr : UInt<30>
    input s_axi_awlen : UInt<8>
    input s_axi_awsize : UInt<3>
    input s_axi_awburst : UInt<2>
    input s_axi_awlock : UInt<1>
    input s_axi_awcache : UInt<4>
    input s_axi_awprot : UInt<3>
    input s_axi_awqos : UInt<4>
    input s_axi_awvalid : UInt<1>
    output s_axi_awready : UInt<1>
    input s_axi_wdata : UInt<64>
    input s_axi_wstrb : UInt<8>
    input s_axi_wlast : UInt<1>
    input s_axi_wvalid : UInt<1>
    output s_axi_wready : UInt<1>
    input s_axi_bready : UInt<1>
    output s_axi_bid : UInt<4>
    output s_axi_bresp : UInt<2>
    output s_axi_bvalid : UInt<1>
    input s_axi_arid : UInt<4>
    input s_axi_araddr : UInt<30>
    input s_axi_arlen : UInt<8>
    input s_axi_arsize : UInt<3>
    input s_axi_arburst : UInt<2>
    input s_axi_arlock : UInt<1>
    input s_axi_arcache : UInt<4>
    input s_axi_arprot : UInt<3>
    input s_axi_arqos : UInt<4>
    input s_axi_arvalid : UInt<1>
    output s_axi_arready : UInt<1>
    input s_axi_rready : UInt<1>
    output s_axi_rid : UInt<4>
    output s_axi_rdata : UInt<64>
    output s_axi_rresp : UInt<2>
    output s_axi_rlast : UInt<1>
    output s_axi_rvalid : UInt<1>
    output device_temp : UInt<12>
    defname = nexysvideomig

  module XilinxNexysVideoMIGIsland :
    output auto : { flip axi4in_xing_in : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output io : { port : { ddr3_addr : UInt<15>, ddr3_ba : UInt<3>, ddr3_ras_n : UInt<1>, ddr3_cas_n : UInt<1>, ddr3_we_n : UInt<1>, ddr3_reset_n : UInt<1>, ddr3_ck_p : UInt<1>, ddr3_ck_n : UInt<1>, ddr3_cke : UInt<1>, ddr3_dm : UInt<2>, ddr3_odt : UInt<1>, ddr3_dq : Analog<16>, ddr3_dqs_n : Analog<2>, ddr3_dqs_p : Analog<2>, flip sys_clk_i : UInt<1>, flip clk_ref_i : UInt<1>, ui_clk : Clock, ui_clk_sync_rst : UInt<1>, mmcm_locked : UInt<1>, flip aresetn : UInt<1>, init_calib_complete : UInt<1>, flip sys_rst : UInt<1>}} @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 44:16]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst axi4asink of AXI4AsyncCrossingSink @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 72:31]
    axi4asink.clock <= childClock
    axi4asink.reset <= childReset
    wire nodeIn : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire axi4InXingOut : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    axi4InXingOut.r.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[0].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[1].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[2].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[3].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[4].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[5].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[6].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[7].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire axi4InXingIn : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    axi4InXingIn.r.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[0].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[1].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[2].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[3].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[4].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[5].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[6].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[7].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingOut <= axi4InXingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    axi4asink.auto.out.r <= nodeIn.r @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    nodeIn.ar.bits <= axi4asink.auto.out.ar.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    nodeIn.ar.valid <= axi4asink.auto.out.ar.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asink.auto.out.ar.ready <= nodeIn.ar.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asink.auto.out.b <= nodeIn.b @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    nodeIn.w.bits <= axi4asink.auto.out.w.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    nodeIn.w.valid <= axi4asink.auto.out.w.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asink.auto.out.w.ready <= nodeIn.w.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    nodeIn.aw.bits <= axi4asink.auto.out.aw.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    nodeIn.aw.valid <= axi4asink.auto.out.aw.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asink.auto.out.aw.ready <= nodeIn.aw.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asink.auto.in <= axi4InXingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    axi4InXingIn <= auto.axi4in_xing_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    childClock <= io.port.ui_clk @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 48:16]
    childReset <= io.port.ui_clk_sync_rst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 49:16]
    inst blackbox of nexysvideomig @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 52:26]
    attach (io.port.ddr3_dq, blackbox.ddr3_dq) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 58:11]
    attach (io.port.ddr3_dqs_n, blackbox.ddr3_dqs_n) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 59:11]
    attach (io.port.ddr3_dqs_p, blackbox.ddr3_dqs_p) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 60:11]
    io.port.ddr3_addr <= blackbox.ddr3_addr @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 63:31]
    io.port.ddr3_ba <= blackbox.ddr3_ba @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 64:31]
    io.port.ddr3_ras_n <= blackbox.ddr3_ras_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 65:31]
    io.port.ddr3_cas_n <= blackbox.ddr3_cas_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 66:31]
    io.port.ddr3_we_n <= blackbox.ddr3_we_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 67:31]
    io.port.ddr3_reset_n <= blackbox.ddr3_reset_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 68:31]
    io.port.ddr3_ck_p <= blackbox.ddr3_ck_p @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 69:31]
    io.port.ddr3_ck_n <= blackbox.ddr3_ck_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 70:31]
    io.port.ddr3_cke <= blackbox.ddr3_cke @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 71:31]
    io.port.ddr3_dm <= blackbox.ddr3_dm @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 72:31]
    io.port.ddr3_odt <= blackbox.ddr3_odt @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 73:31]
    blackbox.sys_clk_i <= io.port.sys_clk_i @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 77:31]
    blackbox.clk_ref_i <= io.port.clk_ref_i @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 78:31]
    io.port.ui_clk <= blackbox.ui_clk @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 80:31]
    io.port.ui_clk_sync_rst <= blackbox.ui_clk_sync_rst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 81:31]
    io.port.mmcm_locked <= blackbox.mmcm_locked @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 82:31]
    blackbox.aresetn <= io.port.aresetn @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 83:31]
    blackbox.app_sr_req <= UInt<1>("h0") @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 84:31]
    blackbox.app_ref_req <= UInt<1>("h0") @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 85:31]
    blackbox.app_zq_req <= UInt<1>("h0") @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 86:31]
    node _awaddr_T = sub(nodeIn.aw.bits.addr, UInt<32>("h80000000")) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 91:41]
    node awaddr = tail(_awaddr_T, 1) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 91:41]
    node _araddr_T = sub(nodeIn.ar.bits.addr, UInt<32>("h80000000")) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 92:41]
    node araddr = tail(_araddr_T, 1) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 92:41]
    blackbox.s_axi_awid <= nodeIn.aw.bits.id @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 95:31]
    blackbox.s_axi_awaddr <= awaddr @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 96:31]
    blackbox.s_axi_awlen <= nodeIn.aw.bits.len @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 97:31]
    blackbox.s_axi_awsize <= nodeIn.aw.bits.size @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 98:31]
    blackbox.s_axi_awburst <= nodeIn.aw.bits.burst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 99:31]
    blackbox.s_axi_awlock <= nodeIn.aw.bits.lock @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 100:31]
    blackbox.s_axi_awcache <= UInt<2>("h3") @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 101:31]
    blackbox.s_axi_awprot <= nodeIn.aw.bits.prot @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 102:31]
    blackbox.s_axi_awqos <= nodeIn.aw.bits.qos @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 103:31]
    blackbox.s_axi_awvalid <= nodeIn.aw.valid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 104:31]
    nodeIn.aw.ready <= blackbox.s_axi_awready @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 105:31]
    blackbox.s_axi_wdata <= nodeIn.w.bits.data @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 108:31]
    blackbox.s_axi_wstrb <= nodeIn.w.bits.strb @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 109:31]
    blackbox.s_axi_wlast <= nodeIn.w.bits.last @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 110:31]
    blackbox.s_axi_wvalid <= nodeIn.w.valid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 111:31]
    nodeIn.w.ready <= blackbox.s_axi_wready @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 112:31]
    blackbox.s_axi_bready <= nodeIn.b.ready @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 115:31]
    nodeIn.b.bits.id <= blackbox.s_axi_bid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 116:31]
    nodeIn.b.bits.resp <= blackbox.s_axi_bresp @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 117:31]
    nodeIn.b.valid <= blackbox.s_axi_bvalid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 118:31]
    blackbox.s_axi_arid <= nodeIn.ar.bits.id @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 121:31]
    blackbox.s_axi_araddr <= araddr @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 122:31]
    blackbox.s_axi_arlen <= nodeIn.ar.bits.len @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 123:31]
    blackbox.s_axi_arsize <= nodeIn.ar.bits.size @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 124:31]
    blackbox.s_axi_arburst <= nodeIn.ar.bits.burst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 125:31]
    blackbox.s_axi_arlock <= nodeIn.ar.bits.lock @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 126:31]
    blackbox.s_axi_arcache <= UInt<2>("h3") @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 127:31]
    blackbox.s_axi_arprot <= nodeIn.ar.bits.prot @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 128:31]
    blackbox.s_axi_arqos <= nodeIn.ar.bits.qos @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 129:31]
    blackbox.s_axi_arvalid <= nodeIn.ar.valid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 130:31]
    nodeIn.ar.ready <= blackbox.s_axi_arready @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 131:31]
    blackbox.s_axi_rready <= nodeIn.r.ready @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 134:31]
    nodeIn.r.bits.id <= blackbox.s_axi_rid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 135:31]
    nodeIn.r.bits.data <= blackbox.s_axi_rdata @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 136:31]
    nodeIn.r.bits.resp <= blackbox.s_axi_rresp @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 137:31]
    nodeIn.r.bits.last <= blackbox.s_axi_rlast @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 138:31]
    nodeIn.r.valid <= blackbox.s_axi_rvalid @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 139:31]
    io.port.init_calib_complete <= blackbox.init_calib_complete @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 142:33]
    blackbox.sys_rst <= io.port.sys_rst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 143:31]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_20 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_24 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_21 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_25 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_22 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_26 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_23 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_27 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, async : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_20 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_21 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_22 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_23 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_24 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_28 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_25 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_29 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_26 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_30 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_27 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_31 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, async : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_6 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_24 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_25 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_26 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_27 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_28 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_32 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_29 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_33 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_66 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_66 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_30 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_34 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_31 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_35 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, async : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_28 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_29 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_30 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_31 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_68 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_70 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_68 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_70 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w71 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<71>, q : UInt<71>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<71>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_32 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_36 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_33 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_37 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_34 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_38 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_75 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_75 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_35 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_39 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink_3 :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}, flip async : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_8 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w71 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    node io_deq_bits_deq_bits_reg_io_d_lo = cat(io.async.mem[index].resp, io.async.mem[index].last) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node io_deq_bits_deq_bits_reg_io_d_hi = cat(io.async.mem[index].id, io.async.mem[index].data) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    node _io_deq_bits_deq_bits_reg_io_d_T = cat(io_deq_bits_deq_bits_reg_io_d_hi, io_deq_bits_deq_bits_reg_io_d_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    io_deq_bits_deq_bits_reg.io.d <= _io_deq_bits_deq_bits_reg_io_d_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    wire _io_deq_bits_WIRE_1 : UInt<71> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE_1 <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T = bits(_io_deq_bits_WIRE_1, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.last <= _io_deq_bits_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_1 = bits(_io_deq_bits_WIRE_1, 2, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.resp <= _io_deq_bits_T_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_2 = bits(_io_deq_bits_WIRE_1, 66, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.data <= _io_deq_bits_T_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_3 = bits(_io_deq_bits_WIRE_1, 70, 67) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.id <= _io_deq_bits_T_3 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync_32 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_33 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_34 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_35 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w6 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<6>, q : UInt<6>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<6>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_80 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_80 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_36 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_40 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_37 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_41 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_38 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_42 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_39 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_43 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink_4 :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, flip async : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_9 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w6 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    node _io_deq_bits_deq_bits_reg_io_d_T = cat(io.async.mem[index].id, io.async.mem[index].resp) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:24]
    io_deq_bits_deq_bits_reg.io.d <= _io_deq_bits_deq_bits_reg_io_d_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    wire _io_deq_bits_WIRE_1 : UInt<6> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE_1 <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T = bits(_io_deq_bits_WIRE_1, 1, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.resp <= _io_deq_bits_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    node _io_deq_bits_T_1 = bits(_io_deq_bits_WIRE_1, 5, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE.id <= _io_deq_bits_T_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync_36 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_37 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_38 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_39 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AXI4AsyncCrossingSource :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}}, out : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.r.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.r.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.ar.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.b.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.w.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.bits.id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.aw.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.r.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.r.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.ar.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.b.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[0].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[1].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[2].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[3].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[4].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[5].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[6].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[7].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.w.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.aw.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_ar_source of AsyncQueueSource_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 216:24]
    nodeOut_ar_source.clock <= clock
    nodeOut_ar_source.reset <= reset
    nodeOut_ar_source.io.enq <= nodeIn.ar @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 217:19]
    nodeOut_ar_source.io.async.safe.sink_reset_n <= nodeOut.ar.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    nodeOut.ar.safe.source_reset_n <= nodeOut_ar_source.io.async.safe.source_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    nodeOut.ar.safe.widx_valid <= nodeOut_ar_source.io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    nodeOut_ar_source.io.async.safe.ridx_valid <= nodeOut.ar.safe.ridx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    nodeOut.ar.widx <= nodeOut_ar_source.io.async.widx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    nodeOut_ar_source.io.async.ridx <= nodeOut.ar.ridx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    nodeOut.ar.mem <= nodeOut_ar_source.io.async.mem @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 29:14]
    inst nodeOut_aw_source of AsyncQueueSource_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 216:24]
    nodeOut_aw_source.clock <= clock
    nodeOut_aw_source.reset <= reset
    nodeOut_aw_source.io.enq <= nodeIn.aw @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 217:19]
    nodeOut_aw_source.io.async.safe.sink_reset_n <= nodeOut.aw.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    nodeOut.aw.safe.source_reset_n <= nodeOut_aw_source.io.async.safe.source_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    nodeOut.aw.safe.widx_valid <= nodeOut_aw_source.io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    nodeOut_aw_source.io.async.safe.ridx_valid <= nodeOut.aw.safe.ridx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    nodeOut.aw.widx <= nodeOut_aw_source.io.async.widx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    nodeOut_aw_source.io.async.ridx <= nodeOut.aw.ridx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    nodeOut.aw.mem <= nodeOut_aw_source.io.async.mem @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 30:14]
    inst nodeOut_w_source of AsyncQueueSource_4 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 216:24]
    nodeOut_w_source.clock <= clock
    nodeOut_w_source.reset <= reset
    nodeOut_w_source.io.enq <= nodeIn.w @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 217:19]
    nodeOut_w_source.io.async.safe.sink_reset_n <= nodeOut.w.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    nodeOut.w.safe.source_reset_n <= nodeOut_w_source.io.async.safe.source_reset_n @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    nodeOut.w.safe.widx_valid <= nodeOut_w_source.io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    nodeOut_w_source.io.async.safe.ridx_valid <= nodeOut.w.safe.ridx_valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    nodeOut.w.widx <= nodeOut_w_source.io.async.widx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    nodeOut_w_source.io.async.ridx <= nodeOut.w.ridx @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    nodeOut.w.mem <= nodeOut_w_source.io.async.mem @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 31:14]
    inst nodeIn_r_sink of AsyncQueueSink_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 207:22]
    nodeIn_r_sink.clock <= clock
    nodeIn_r_sink.reset <= reset
    nodeIn_r_sink.io.async <= nodeOut.r @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 208:19]
    nodeIn.r.bits.last <= nodeIn_r_sink.io.deq.bits.last @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 32:14]
    nodeIn.r.bits.resp <= nodeIn_r_sink.io.deq.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 32:14]
    nodeIn.r.bits.data <= nodeIn_r_sink.io.deq.bits.data @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 32:14]
    nodeIn.r.bits.id <= nodeIn_r_sink.io.deq.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 32:14]
    nodeIn.r.valid <= nodeIn_r_sink.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 32:14]
    nodeIn_r_sink.io.deq.ready <= nodeIn.r.ready @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 32:14]
    inst nodeIn_b_sink of AsyncQueueSink_4 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 207:22]
    nodeIn_b_sink.clock <= clock
    nodeIn_b_sink.reset <= reset
    nodeIn_b_sink.io.async <= nodeOut.b @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 208:19]
    nodeIn.b.bits.resp <= nodeIn_b_sink.io.deq.bits.resp @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 33:14]
    nodeIn.b.bits.id <= nodeIn_b_sink.io.deq.bits.id @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 33:14]
    nodeIn.b.valid <= nodeIn_b_sink.io.deq.valid @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 33:14]
    nodeIn_b_sink.io.deq.ready <= nodeIn.b.ready @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 33:14]

  module XilinxNexysVideoMIG :
    input clock : Clock
    input reset : Reset
    output auto : { flip buffer_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output io : { port : { ddr3_addr : UInt<15>, ddr3_ba : UInt<3>, ddr3_ras_n : UInt<1>, ddr3_cas_n : UInt<1>, ddr3_we_n : UInt<1>, ddr3_reset_n : UInt<1>, ddr3_ck_p : UInt<1>, ddr3_ck_n : UInt<1>, ddr3_cke : UInt<1>, ddr3_dm : UInt<2>, ddr3_odt : UInt<1>, ddr3_dq : Analog<16>, ddr3_dqs_n : Analog<2>, ddr3_dqs_p : Analog<2>, flip sys_clk_i : UInt<1>, flip clk_ref_i : UInt<1>, ui_clk : Clock, ui_clk_sync_rst : UInt<1>, mmcm_locked : UInt<1>, flip aresetn : UInt<1>, init_calib_complete : UInt<1>, flip sys_rst : UInt<1>}} @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 164:16]

    inst buffer of TLBuffer @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 152:27]
    buffer.clock <= clock
    buffer.reset <= reset
    inst toaxi4 of TLToAXI4 @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 153:27]
    toaxi4.clock <= clock
    toaxi4.reset <= reset
    inst indexer of AXI4IdIndexer @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 154:27]
    indexer.clock <= clock
    indexer.reset <= reset
    inst deint of AXI4Deinterleaver @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 155:27]
    deint.clock <= clock
    deint.reset <= reset
    inst yank of AXI4UserYanker @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 156:27]
    yank.clock <= clock
    yank.reset <= reset
    inst island of XilinxNexysVideoMIGIsland @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 157:27]
    inst axi4asource of AXI4AsyncCrossingSource @[generators/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala 64:33]
    axi4asource.clock <= clock
    axi4asource.reset <= reset
    wire axi4InXingOut : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    axi4InXingOut.r.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.r.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.ar.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.b.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[0].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[1].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[2].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[3].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[4].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[5].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[6].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[7].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.w.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    axi4InXingOut.aw.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire axi4InXingIn : { aw : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, w : { mem : { data : UInt<64>, strb : UInt<8>, last : UInt<1>, user : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip b : { mem : { id : UInt<4>, resp : UInt<2>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, ar : { mem : { id : UInt<4>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, user : { }, echo : { }}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}, flip r : { mem : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, user : { }, echo : { }, last : UInt<1>}[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    axi4InXingIn.r.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.r.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.ar.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[0].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[1].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[2].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[3].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[4].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[5].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[6].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[7].resp is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.b.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[0].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[0].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[0].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[1].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[1].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[1].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[2].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[2].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[2].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[3].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[3].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[3].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[4].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[4].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[4].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[5].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[5].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[5].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[6].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[6].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[6].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[7].last is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[7].strb is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.w.mem[7].data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.sink_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.source_reset_n is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.widx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.safe.ridx_valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.widx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.ridx is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[0].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[1].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[2].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[3].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[4].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[5].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[6].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].qos is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].prot is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].cache is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].lock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].burst is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].len is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].addr is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingIn.aw.mem[7].id is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    axi4InXingOut <= axi4InXingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    toaxi4.auto.in <= buffer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    indexer.auto.in <= toaxi4.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    deint.auto.in <= indexer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    yank.auto.in <= deint.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    axi4asource.auto.in <= yank.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    island.auto.axi4in_xing_in <= axi4InXingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    axi4asource.auto.out.r <= axi4InXingIn.r @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.ar.safe.sink_reset_n <= axi4InXingIn.ar.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.ar.safe.source_reset_n <= axi4asource.auto.out.ar.safe.source_reset_n @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.ar.safe.widx_valid <= axi4asource.auto.out.ar.safe.widx_valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.ar.safe.ridx_valid <= axi4InXingIn.ar.safe.ridx_valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.ar.widx <= axi4asource.auto.out.ar.widx @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.ar.ridx <= axi4InXingIn.ar.ridx @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.ar.mem <= axi4asource.auto.out.ar.mem @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.b <= axi4InXingIn.b @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.w.safe.sink_reset_n <= axi4InXingIn.w.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.w.safe.source_reset_n <= axi4asource.auto.out.w.safe.source_reset_n @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.w.safe.widx_valid <= axi4asource.auto.out.w.safe.widx_valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.w.safe.ridx_valid <= axi4InXingIn.w.safe.ridx_valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.w.widx <= axi4asource.auto.out.w.widx @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.w.ridx <= axi4InXingIn.w.ridx @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.w.mem <= axi4asource.auto.out.w.mem @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.aw.safe.sink_reset_n <= axi4InXingIn.aw.safe.sink_reset_n @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.aw.safe.source_reset_n <= axi4asource.auto.out.aw.safe.source_reset_n @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.aw.safe.widx_valid <= axi4asource.auto.out.aw.safe.widx_valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.aw.safe.ridx_valid <= axi4InXingIn.aw.safe.ridx_valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.aw.widx <= axi4asource.auto.out.aw.widx @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4asource.auto.out.aw.ridx <= axi4InXingIn.aw.ridx @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    axi4InXingIn.aw.mem <= axi4asource.auto.out.aw.mem @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    buffer.auto.in <= auto.buffer_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    island.io.port.sys_rst <= io.port.sys_rst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.init_calib_complete <= island.io.port.init_calib_complete @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    island.io.port.aresetn <= io.port.aresetn @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.mmcm_locked <= island.io.port.mmcm_locked @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ui_clk_sync_rst <= island.io.port.ui_clk_sync_rst @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ui_clk <= island.io.port.ui_clk @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    island.io.port.clk_ref_i <= io.port.clk_ref_i @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    island.io.port.sys_clk_i <= io.port.sys_clk_i @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    attach (io.port.ddr3_dqs_p, island.io.port.ddr3_dqs_p) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    attach (io.port.ddr3_dqs_n, island.io.port.ddr3_dqs_n) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    attach (io.port.ddr3_dq, island.io.port.ddr3_dq) @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_odt <= island.io.port.ddr3_odt @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_dm <= island.io.port.ddr3_dm @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_cke <= island.io.port.ddr3_cke @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_ck_n <= island.io.port.ddr3_ck_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_ck_p <= island.io.port.ddr3_ck_p @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_reset_n <= island.io.port.ddr3_reset_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_we_n <= island.io.port.ddr3_we_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_cas_n <= island.io.port.ddr3_cas_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_ras_n <= island.io.port.ddr3_ras_n @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_ba <= island.io.port.ddr3_ba @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]
    io.port.ddr3_addr <= island.io.port.ddr3_addr @[fpga/fpga-shells/src/main/scala/devices/xilinx/xilinxnexysvideomig/XilinxNexysVideoMIG.scala 168:13]

  module TLBlockDuringReset :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    reg nodeOut_a_c_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire nodeOut_a_wrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    nodeOut_a_wrap <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when UInt<1>("h1") : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node nodeOut_a_wrap_wrap = eq(nodeOut_a_c_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _nodeOut_a_wrap_value_T = add(nodeOut_a_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _nodeOut_a_wrap_value_T_1 = tail(_nodeOut_a_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      nodeOut_a_c_value <= _nodeOut_a_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      nodeOut_a_wrap <= nodeOut_a_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    reg nodeOut_a_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    when nodeOut_a_wrap : @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
      nodeOut_a_r <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    node _nodeOut_a_T = eq(nodeOut_a_r, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 17:41]
    wire nodeOut_a_res : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/Blockable.scala 33:21]
    nodeOut_a_res.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/util/Blockable.scala 34:18]
    nodeIn.a.ready <= nodeOut_a_res.ready @[generators/rocket-chip/src/main/scala/util/Blockable.scala 35:18]
    nodeOut_a_res.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    when _nodeOut_a_T : @[generators/rocket-chip/src/main/scala/util/Blockable.scala 37:30]
      nodeOut_a_res.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 38:20]
      nodeIn.a.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 39:20]
    nodeOut.a <= nodeOut_a_res @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 19:13]
    reg nodeIn_d_c_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire nodeIn_d_wrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    nodeIn_d_wrap <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when UInt<1>("h1") : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node nodeIn_d_wrap_wrap = eq(nodeIn_d_c_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _nodeIn_d_wrap_value_T = add(nodeIn_d_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _nodeIn_d_wrap_value_T_1 = tail(_nodeIn_d_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      nodeIn_d_c_value <= _nodeIn_d_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      nodeIn_d_wrap <= nodeIn_d_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    reg nodeIn_d_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    when nodeIn_d_wrap : @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
      nodeIn_d_r <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    node _nodeIn_d_T = eq(nodeIn_d_r, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 17:41]
    wire nodeIn_d_res : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/Blockable.scala 33:21]
    nodeIn_d_res.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/util/Blockable.scala 34:18]
    nodeOut.d.ready <= nodeIn_d_res.ready @[generators/rocket-chip/src/main/scala/util/Blockable.scala 35:18]
    nodeIn_d_res.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    nodeIn_d_res.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    when _nodeIn_d_T : @[generators/rocket-chip/src/main/scala/util/Blockable.scala 37:30]
      nodeIn_d_res.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 38:20]
      nodeOut.d.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 39:20]
    nodeIn.d <= nodeIn_d_res @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 20:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 26:21]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 27:21]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 28:21]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 29:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 30:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala 31:21]

  extmodule harnessSysPLLNode :
    input clk_in1 : Clock
    output clk_out1 : Clock
    output clk_out2 : Clock
    output clk_out3 : Clock
    input reset : UInt<1>
    output locked : UInt<1>
    defname = harnessSysPLLNode

  extmodule IBUFG :
    output O : Clock
    input I : Clock
    defname = IBUFG

  extmodule UIntToAnalog_1 :
    output a : Analog<1>
    input b : UInt<1>
    input b_en : UInt<1>
    defname = UIntToAnalog_1

  extmodule AnalogToUInt_1 :
    output a : Analog<1>
    output b : UInt<1>
    defname = AnalogToUInt_1

  extmodule IBUF :
    output O : UInt<1>
    input I : UInt<1>
    defname = IBUF

  extmodule PowerOnResetFPGAOnly :
    input clock : Clock
    output power_on_reset : UInt<1>
    defname = PowerOnResetFPGAOnly

  module IntXbar :
    input clock : Clock
    input reset : Reset
    output auto : { flip int_in : UInt<1>[1], int_out : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire intnodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    intnodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire intnodeOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    intnodeOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.int_out <= intnodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    intnodeIn <= auto.int_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    intnodeOut[0] <= intnodeIn[0] @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 24:44]

  module NonSyncResetSynchronizerPrimitiveShiftReg_d3 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sync_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:66]
    reg sync_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sync_1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:66]
    reg sync_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sync_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:66]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module SynchronizerShiftReg_w1_d3 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 173:39]
    inst output_chain of NonSyncResetSynchronizerPrimitiveShiftReg_d3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= reset
    output_chain.io.d <= _output_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 175:8]

  module IntSyncAsyncCrossingSink :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { sync : UInt<1>[1]}, out : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { sync : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.sync[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst chain of SynchronizerShiftReg_w1_d3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    chain.clock <= clock
    chain.reset <= reset
    chain.io.d <= nodeIn.sync[0] @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _WIRE : UInt<1>[1] @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    wire _WIRE_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _WIRE_1 <= chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _T = bits(_WIRE_1, 0, 0) @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _WIRE[0] <= _T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut <= _WIRE @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala 69:11]

  module InterruptBusWrapper :
    output auto : { int_bus_int_out : UInt<1>[1], flip int_in_xing_in : { sync : UInt<1>[1]}, flip clock_in : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst int_bus of IntXbar @[generators/rocket-chip/src/main/scala/subsystem/InterruptBus.scala 14:27]
    int_bus.clock <= childClock
    int_bus.reset <= childReset
    inst intsink of IntSyncAsyncCrossingSink @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala 78:29]
    intsink.clock <= childClock
    intsink.reset <= childReset
    wire clockNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire int_in_xingOut : { sync : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    int_in_xingOut.sync[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire int_in_xingIn : { sync : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    int_in_xingIn.sync[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    int_in_xingOut <= int_in_xingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    int_bus.auto.int_in <= intsink.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    intsink.auto.in <= int_in_xingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockNodeIn <= auto.clock_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    int_in_xingIn <= auto.int_in_xing_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    auto.int_bus_int_out <= int_bus.auto.int_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    childClock <= clockNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator :
    output auto : { flip in : { member : { subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, out_2 : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}}, out_1 : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}}, out_0 : { member : { subsystem_sbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { member : { subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { member : { subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.member.subsystem_l2_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.member.subsystem_l2_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_1 : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_1.member.subsystem_obus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_1.member.subsystem_obus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_2 <= x1_nodeOut_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_sbus_0 <= nodeIn.member.subsystem_sbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut.member.subsystem_l2_0 <= nodeIn.member.subsystem_sbus_1 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut_1.member.subsystem_obus_0 <= nodeIn.member.subsystem_sbus_2 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_2 :
    output auto : { flip in : { member : { subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_sbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast :
    output auto : { flip in : { clock : Clock, reset : Reset}, out_2 : { clock : Clock, reset : Reset}, out_1 : { clock : Clock, reset : Reset}, out_0 : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_1 : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_2 <= x1_nodeOut_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]
    x1_nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]
    x1_nodeOut_1 <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLXbar :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out_1 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out_0 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    in[0].a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    nodeIn.a.ready <= in[0].a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    node _in_0_a_bits_source_T = or(nodeIn.a.bits.source, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:55]
    in[0].a.bits.source <= _in_0_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:29]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 176:23]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 177:26]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    wire _WIRE_12 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_13 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.bits <= _WIRE_12.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= _WIRE_12.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.ready <= _WIRE_12.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 187:23]
    wire _WIRE_14 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_15 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.bits <= _WIRE_14.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.valid <= _WIRE_14.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= _WIRE_14.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 188:26]
    nodeIn.d.bits.corrupt <= in[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.data <= in[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.denied <= in[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.sink <= in[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.source <= in[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.size <= in[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.param <= in[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.opcode <= in[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.valid <= in[0].d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    in[0].d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    node _nodeIn_d_bits_source_T = bits(in[0].d.bits.source, 4, 0) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 152:69]
    nodeIn.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 193:32]
    wire _WIRE_16 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_17 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits <= _WIRE_16.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.valid <= _WIRE_16.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.ready <= _WIRE_16.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    wire _WIRE_18 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_19 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits <= _WIRE_18.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.valid <= _WIRE_18.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.ready <= _WIRE_18.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    wire _WIRE_20 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_21 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.bits <= _WIRE_20.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= _WIRE_20.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.ready <= _WIRE_20.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 206:23]
    wire _WIRE_22 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_23 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.bits <= _WIRE_22.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.valid <= _WIRE_22.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= _WIRE_22.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 207:26]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]
    nodeOut.a.bits.corrupt <= out[0].a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.data <= out[0].a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.mask <= out[0].a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.address <= out[0].a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.source <= out[0].a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.size <= out[0].a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.param <= out[0].a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.opcode <= out[0].a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.valid <= out[0].a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    out[0].a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    wire _WIRE_24 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_25 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits <= _WIRE_24.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.valid <= _WIRE_24.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.ready <= _WIRE_24.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    wire _WIRE_26 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_27 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits <= _WIRE_26.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.valid <= _WIRE_26.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.ready <= _WIRE_26.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    wire _WIRE_28 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_29 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.bits <= _WIRE_28.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= _WIRE_28.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.ready <= _WIRE_28.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 231:24]
    wire _WIRE_30 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_31 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.bits <= _WIRE_30.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.valid <= _WIRE_30.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= _WIRE_30.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 232:27]
    wire _WIRE_32 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_33 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits <= _WIRE_32.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.valid <= _WIRE_32.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.ready <= _WIRE_32.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    wire _WIRE_34 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_35 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits <= _WIRE_34.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.valid <= _WIRE_34.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.ready <= _WIRE_34.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    wire _WIRE_36 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_37 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.bits <= _WIRE_36.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= _WIRE_36.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= _WIRE_36.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 241:24]
    wire _WIRE_38 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_39 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.bits <= _WIRE_38.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= _WIRE_38.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= _WIRE_38.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 242:27]
    out[0].d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    nodeOut.d.ready <= out[0].d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    node _out_0_d_bits_sink_T = or(nodeOut.d.bits.sink, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:53]
    out[0].d.bits.sink <= _out_0_d_bits_sink_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:28]
    wire _WIRE_40 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_41 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits <= _WIRE_40.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.valid <= _WIRE_40.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.ready <= _WIRE_40.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    wire _WIRE_42 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_43 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits <= _WIRE_42.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.valid <= _WIRE_42.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.ready <= _WIRE_42.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    wire _WIRE_44 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_45 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.bits <= _WIRE_44.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.valid <= _WIRE_44.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= _WIRE_44.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 261:24]
    wire _WIRE_46 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_47 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.bits <= _WIRE_46.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= _WIRE_46.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.ready <= _WIRE_46.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 262:27]
    x1_nodeOut.a.bits.corrupt <= out[1].a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.data <= out[1].a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.mask <= out[1].a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.address <= out[1].a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.source <= out[1].a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.size <= out[1].a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.param <= out[1].a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.bits.opcode <= out[1].a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    x1_nodeOut.a.valid <= out[1].a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    out[1].a.ready <= x1_nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    wire _WIRE_48 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_49 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.bits <= _WIRE_48.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.valid <= _WIRE_48.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.ready <= _WIRE_48.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    wire _WIRE_50 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_51 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.bits <= _WIRE_50.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.valid <= _WIRE_50.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.ready <= _WIRE_50.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    wire _WIRE_52 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_53 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits <= _WIRE_52.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= _WIRE_52.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.ready <= _WIRE_52.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 231:24]
    wire _WIRE_54 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_55 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.bits <= _WIRE_54.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.valid <= _WIRE_54.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.ready <= _WIRE_54.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 232:27]
    wire _WIRE_56 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_57 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.bits <= _WIRE_56.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.valid <= _WIRE_56.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.ready <= _WIRE_56.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    wire _WIRE_58 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_59 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.bits <= _WIRE_58.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.valid <= _WIRE_58.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.ready <= _WIRE_58.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    wire _WIRE_60 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_61 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.bits <= _WIRE_60.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.valid <= _WIRE_60.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.ready <= _WIRE_60.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 241:24]
    wire _WIRE_62 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_63 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.bits <= _WIRE_62.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.valid <= _WIRE_62.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.ready <= _WIRE_62.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 242:27]
    out[1].d.bits.corrupt <= x1_nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.data <= x1_nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.denied <= x1_nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.sink <= x1_nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.source <= x1_nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.size <= x1_nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.param <= x1_nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.bits.opcode <= x1_nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[1].d.valid <= x1_nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    x1_nodeOut.d.ready <= out[1].d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    node _out_1_d_bits_sink_T = or(x1_nodeOut.d.bits.sink, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:53]
    out[1].d.bits.sink <= _out_1_d_bits_sink_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:28]
    wire _WIRE_64 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_64.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_64.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_64.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_65 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.bits <= _WIRE_64.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.valid <= _WIRE_64.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.ready <= _WIRE_64.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_65.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_65.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    wire _WIRE_66 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_66.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_66.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_66.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_67 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.bits <= _WIRE_66.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.valid <= _WIRE_66.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.ready <= _WIRE_66.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_67.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_67.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    wire _WIRE_68 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_68.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_68.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_68.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_69 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.bits <= _WIRE_68.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.valid <= _WIRE_68.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.ready <= _WIRE_68.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 261:24]
    wire _WIRE_70 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_70.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_70.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_70.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_71 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.bits <= _WIRE_70.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.valid <= _WIRE_70.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.ready <= _WIRE_70.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 262:27]
    wire _addressC_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _addressC_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.bits <= _addressC_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.valid <= _addressC_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.ready <= _addressC_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _requestAIO_T = xor(in[0].a.bits.address, UInt<32>("h80000000")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_1 = cvt(_requestAIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_2 = and(_requestAIO_T_1, asSInt(UInt<33>("h80000000"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_3 = asSInt(_requestAIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_4 = eq(_requestAIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_0_0 = or(UInt<1>("h0"), _requestAIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestAIO_T_5 = xor(in[0].a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_6 = cvt(_requestAIO_T_5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_7 = and(_requestAIO_T_6, asSInt(UInt<33>("h80000000"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_8 = asSInt(_requestAIO_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_9 = eq(_requestAIO_T_8, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_0_1 = or(UInt<1>("h0"), _requestAIO_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestCIO_T = xor(_addressC_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_1 = cvt(_requestCIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_2 = and(_requestCIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_3 = asSInt(_requestCIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_4 = eq(_requestCIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_0_0 = or(UInt<1>("h1"), _requestCIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    node _requestCIO_T_5 = xor(_addressC_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_6 = cvt(_requestCIO_T_5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_7 = and(_requestCIO_T_6, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_8 = asSInt(_requestCIO_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_9 = eq(_requestCIO_T_8, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_0_1 = or(UInt<1>("h1"), _requestCIO_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    wire _requestBOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.bits <= _requestBOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.valid <= _requestBOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.ready <= _requestBOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _requestBOI_uncommonBits_T = or(_requestBOI_WIRE_1.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestBOI_uncommonBits = bits(_requestBOI_uncommonBits_T, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestBOI_T = shr(_requestBOI_WIRE_1.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestBOI_T_1 = eq(_requestBOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestBOI_T_2 = leq(UInt<1>("h0"), requestBOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestBOI_T_3 = and(_requestBOI_T_1, _requestBOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestBOI_T_4 = leq(requestBOI_uncommonBits, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestBOI_0_0 = and(_requestBOI_T_3, _requestBOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestBOI_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_3.bits <= _requestBOI_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_3.valid <= _requestBOI_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_3.ready <= _requestBOI_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _requestBOI_uncommonBits_T_1 = or(_requestBOI_WIRE_3.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestBOI_uncommonBits_1 = bits(_requestBOI_uncommonBits_T_1, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestBOI_T_5 = shr(_requestBOI_WIRE_3.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestBOI_T_6 = eq(_requestBOI_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestBOI_T_7 = leq(UInt<1>("h0"), requestBOI_uncommonBits_1) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestBOI_T_8 = and(_requestBOI_T_6, _requestBOI_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestBOI_T_9 = leq(requestBOI_uncommonBits_1, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestBOI_1_0 = and(_requestBOI_T_8, _requestBOI_T_9) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _requestDOI_uncommonBits_T = or(out[0].d.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestDOI_uncommonBits = bits(_requestDOI_uncommonBits_T, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestDOI_T = shr(out[0].d.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestDOI_T_1 = eq(_requestDOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestDOI_T_2 = leq(UInt<1>("h0"), requestDOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestDOI_T_3 = and(_requestDOI_T_1, _requestDOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestDOI_T_4 = leq(requestDOI_uncommonBits, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestDOI_0_0 = and(_requestDOI_T_3, _requestDOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _requestDOI_uncommonBits_T_1 = or(out[1].d.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestDOI_uncommonBits_1 = bits(_requestDOI_uncommonBits_T_1, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestDOI_T_5 = shr(out[1].d.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestDOI_T_6 = eq(_requestDOI_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestDOI_T_7 = leq(UInt<1>("h0"), requestDOI_uncommonBits_1) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestDOI_T_8 = and(_requestDOI_T_6, _requestDOI_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestDOI_T_9 = leq(requestDOI_uncommonBits_1, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestDOI_1_0 = and(_requestDOI_T_8, _requestDOI_T_9) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.bits <= _requestEIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.valid <= _requestEIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.ready <= _requestEIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _requestEIO_uncommonBits_T = or(_requestEIO_WIRE_1.bits.sink, UInt<2>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestEIO_uncommonBits = bits(_requestEIO_uncommonBits_T, 1, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestEIO_T = shr(_requestEIO_WIRE_1.bits.sink, 2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestEIO_T_1 = eq(_requestEIO_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestEIO_T_2 = leq(UInt<1>("h0"), requestEIO_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestEIO_T_3 = and(_requestEIO_T_1, _requestEIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestEIO_T_4 = leq(requestEIO_uncommonBits, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestEIO_0_0 = and(_requestEIO_T_3, _requestEIO_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE_2.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_3.bits <= _requestEIO_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_3.valid <= _requestEIO_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_3.ready <= _requestEIO_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _beatsAI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsAI_decode_T_1 = dshl(_beatsAI_decode_T, in[0].a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsAI_decode_T_2 = bits(_beatsAI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsAI_decode_T_3 = not(_beatsAI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsAI_decode = shr(_beatsAI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsAI_opdata_T = bits(in[0].a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beatsAI_opdata = eq(_beatsAI_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beatsAI_0 = mux(beatsAI_opdata, beatsAI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsBO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _beatsBO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.bits <= _beatsBO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.valid <= _beatsBO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.ready <= _beatsBO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _beatsBO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsBO_decode_T_1 = dshl(_beatsBO_decode_T, _beatsBO_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsBO_decode_T_2 = bits(_beatsBO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsBO_decode_T_3 = not(_beatsBO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsBO_decode = shr(_beatsBO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsBO_opdata_T = bits(_beatsBO_WIRE_1.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node beatsBO_opdata = eq(_beatsBO_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node beatsBO_0 = mux(UInt<1>("h0"), beatsBO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsBO_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _beatsBO_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_3.bits <= _beatsBO_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_3.valid <= _beatsBO_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_3.ready <= _beatsBO_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _beatsBO_decode_T_4 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsBO_decode_T_5 = dshl(_beatsBO_decode_T_4, _beatsBO_WIRE_3.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsBO_decode_T_6 = bits(_beatsBO_decode_T_5, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsBO_decode_T_7 = not(_beatsBO_decode_T_6) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsBO_decode_1 = shr(_beatsBO_decode_T_7, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsBO_opdata_T_1 = bits(_beatsBO_WIRE_3.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node beatsBO_opdata_1 = eq(_beatsBO_opdata_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node beatsBO_1 = mux(UInt<1>("h0"), beatsBO_decode_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsCI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _beatsCI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.bits <= _beatsCI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.valid <= _beatsCI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.ready <= _beatsCI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _beatsCI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsCI_decode_T_1 = dshl(_beatsCI_decode_T, _beatsCI_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsCI_decode_T_2 = bits(_beatsCI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsCI_decode_T_3 = not(_beatsCI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsCI_decode = shr(_beatsCI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsCI_opdata = bits(_beatsCI_WIRE_1.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node beatsCI_0 = mux(UInt<1>("h0"), beatsCI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsDO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsDO_decode_T_1 = dshl(_beatsDO_decode_T, out[0].d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsDO_decode_T_2 = bits(_beatsDO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsDO_decode_T_3 = not(_beatsDO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsDO_decode = shr(_beatsDO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsDO_opdata = bits(out[0].d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beatsDO_0 = mux(beatsDO_opdata, beatsDO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsDO_decode_T_4 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsDO_decode_T_5 = dshl(_beatsDO_decode_T_4, out[1].d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsDO_decode_T_6 = bits(_beatsDO_decode_T_5, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsDO_decode_T_7 = not(_beatsDO_decode_T_6) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsDO_decode_1 = shr(_beatsDO_decode_T_7, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsDO_opdata_1 = bits(out[1].d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beatsDO_1 = mux(beatsDO_opdata_1, beatsDO_decode_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsEI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _beatsEI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.bits <= _beatsEI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.valid <= _beatsEI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.ready <= _beatsEI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsAOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsAOI_filtered[0].bits <= in[0].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_0_valid_T = or(requestAIO_0_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_0_valid_T_1 = and(in[0].a.valid, _portsAOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered[0].valid <= _portsAOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    portsAOI_filtered[1].bits <= in[0].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_1_valid_T = or(requestAIO_0_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_1_valid_T_1 = and(in[0].a.valid, _portsAOI_filtered_1_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered[1].valid <= _portsAOI_filtered_1_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    node _portsAOI_in_0_a_ready_T = mux(requestAIO_0_0, portsAOI_filtered[0].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsAOI_in_0_a_ready_T_1 = mux(requestAIO_0_1, portsAOI_filtered[1].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsAOI_in_0_a_ready_T_2 = or(_portsAOI_in_0_a_ready_T, _portsAOI_in_0_a_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _portsAOI_in_0_a_ready_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsAOI_in_0_a_ready_WIRE <= _portsAOI_in_0_a_ready_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    in[0].a.ready <= _portsAOI_in_0_a_ready_WIRE @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsBIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _portsBIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.bits <= _portsBIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.valid <= _portsBIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.ready <= _portsBIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire portsBIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsBIO_filtered[0].bits <= _portsBIO_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_0_valid_T = or(requestBOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_0_valid_T_1 = and(_portsBIO_WIRE_1.valid, _portsBIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered[0].valid <= _portsBIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsBIO_WIRE_1.ready <= portsBIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsBIO_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _portsBIO_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_3.bits <= _portsBIO_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_3.valid <= _portsBIO_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_3.ready <= _portsBIO_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire portsBIO_filtered_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsBIO_filtered_1[0].bits <= _portsBIO_WIRE_3.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_0_valid_T_2 = or(requestBOI_1_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_0_valid_T_3 = and(_portsBIO_WIRE_3.valid, _portsBIO_filtered_0_valid_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered_1[0].valid <= _portsBIO_filtered_0_valid_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsBIO_WIRE_3.ready <= portsBIO_filtered_1[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsCOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _portsCOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.bits <= _portsCOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.valid <= _portsCOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.ready <= _portsCOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire portsCOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsCOI_filtered[0].bits <= _portsCOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_0_valid_T = or(requestCIO_0_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_0_valid_T_1 = and(_portsCOI_WIRE_1.valid, _portsCOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered[0].valid <= _portsCOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    portsCOI_filtered[1].bits <= _portsCOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_1_valid_T = or(requestCIO_0_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_1_valid_T_1 = and(_portsCOI_WIRE_1.valid, _portsCOI_filtered_1_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered[1].valid <= _portsCOI_filtered_1_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    node _portsCOI_T = mux(requestCIO_0_0, portsCOI_filtered[0].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsCOI_T_1 = mux(requestCIO_0_1, portsCOI_filtered[1].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsCOI_T_2 = or(_portsCOI_T, _portsCOI_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _portsCOI_WIRE_2 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsCOI_WIRE_2 <= _portsCOI_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsCOI_WIRE_1.ready <= _portsCOI_WIRE_2 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsDIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsDIO_filtered[0].bits.corrupt <= out[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.data <= out[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.denied <= out[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.sink <= out[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.source <= out[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.size <= out[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.param <= out[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.opcode <= out[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_0_valid_T = or(requestDOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_0_valid_T_1 = and(out[0].d.valid, _portsDIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered[0].valid <= _portsDIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    out[0].d.ready <= portsDIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsDIO_filtered_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsDIO_filtered_1[0].bits.corrupt <= out[1].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.data <= out[1].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.denied <= out[1].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.sink <= out[1].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.source <= out[1].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.size <= out[1].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.param <= out[1].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered_1[0].bits.opcode <= out[1].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_0_valid_T_2 = or(requestDOI_1_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_0_valid_T_3 = and(out[1].d.valid, _portsDIO_filtered_0_valid_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered_1[0].valid <= _portsDIO_filtered_0_valid_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    out[1].d.ready <= portsDIO_filtered_1[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsEOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _portsEOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.bits <= _portsEOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.valid <= _portsEOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.ready <= _portsEOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsEOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsEOI_filtered[0].bits <= _portsEOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_0_valid_T = or(requestEIO_0_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_0_valid_T_1 = and(_portsEOI_WIRE_1.valid, _portsEOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered[0].valid <= _portsEOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    portsEOI_filtered[1].bits <= _portsEOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_1_valid_T = or(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_1_valid_T_1 = and(_portsEOI_WIRE_1.valid, _portsEOI_filtered_1_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered[1].valid <= _portsEOI_filtered_1_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    node _portsEOI_T = mux(requestEIO_0_0, portsEOI_filtered[0].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsEOI_T_1 = mux(UInt<1>("h0"), portsEOI_filtered[1].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsEOI_T_2 = or(_portsEOI_T, _portsEOI_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _portsEOI_WIRE_2 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsEOI_WIRE_2 <= _portsEOI_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsEOI_WIRE_1.ready <= _portsEOI_WIRE_2 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    out[0].a <= portsAOI_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    wire _WIRE_72 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_73 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.bits <= _WIRE_72.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.valid <= _WIRE_72.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.ready <= _WIRE_72.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    wire _WIRE_74 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_74.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_74.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_74.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_75 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.bits <= _WIRE_74.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.valid <= _WIRE_74.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.ready <= _WIRE_74.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    portsCOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsEOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    out[1].a <= portsAOI_filtered[1] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    wire _WIRE_76 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_76.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_77 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_77.bits <= _WIRE_76.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_77.valid <= _WIRE_76.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_77.ready <= _WIRE_76.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_77.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    wire _WIRE_78 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_78.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_78.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_78.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_79 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_79.bits <= _WIRE_78.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_79.valid <= _WIRE_78.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_79.ready <= _WIRE_78.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_79.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    portsCOI_filtered[1].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsEOI_filtered[1].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    wire _WIRE_80 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_80.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_81 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_81.bits <= _WIRE_80.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_81.valid <= _WIRE_80.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_81.ready <= _WIRE_80.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_81.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_81.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    reg beatsLeft : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 60:30]
    node idle = eq(beatsLeft, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 61:28]
    node latch = and(idle, in[0].d.ready) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 62:24]
    node _readys_T = cat(portsDIO_filtered_1[0].valid, portsDIO_filtered[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node readys_valid = bits(_readys_T, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 21:23]
    node _readys_T_1 = eq(readys_valid, _readys_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:19]
    node _readys_T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
    node _readys_T_3 = eq(_readys_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
    when _readys_T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
      node _readys_T_4 = eq(_readys_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
      when _readys_T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n") : readys_printf @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
      assert(clock, _readys_T_1, UInt<1>("h1"), "") : readys_assert @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
    reg readys_mask : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 23:23]
    node _readys_filter_T = not(readys_mask) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 24:30]
    node _readys_filter_T_1 = and(readys_valid, _readys_filter_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 24:28]
    node readys_filter = cat(_readys_filter_T_1, readys_valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 24:21]
    node _readys_unready_T = shr(readys_filter, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 254:48]
    node _readys_unready_T_1 = or(readys_filter, _readys_unready_T) @[generators/rocket-chip/src/main/scala/util/package.scala 254:43]
    node _readys_unready_T_2 = bits(_readys_unready_T_1, 3, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 255:17]
    node _readys_unready_T_3 = shr(_readys_unready_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 25:52]
    node _readys_unready_T_4 = shl(readys_mask, 2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 25:66]
    node readys_unready = or(_readys_unready_T_3, _readys_unready_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 25:58]
    node _readys_readys_T = shr(readys_unready, 2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:29]
    node _readys_readys_T_1 = bits(readys_unready, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:48]
    node _readys_readys_T_2 = and(_readys_readys_T, _readys_readys_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:39]
    node readys_readys = not(_readys_readys_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:18]
    node _readys_T_5 = orr(readys_valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 27:27]
    node _readys_T_6 = and(latch, _readys_T_5) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 27:18]
    when _readys_T_6 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 27:32]
      node _readys_mask_T = and(readys_readys, readys_valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 28:29]
      node _readys_mask_T_1 = shl(_readys_mask_T, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
      node _readys_mask_T_2 = bits(_readys_mask_T_1, 1, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
      node _readys_mask_T_3 = or(_readys_mask_T, _readys_mask_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
      node _readys_mask_T_4 = bits(_readys_mask_T_3, 1, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
      readys_mask <= _readys_mask_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 28:12]
    node _readys_T_7 = bits(readys_readys, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 30:11]
    node _readys_T_8 = bits(_readys_T_7, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_9 = bits(_readys_T_7, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    wire readys : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys[0] <= _readys_T_8 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys[1] <= _readys_T_9 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    node _winner_T = and(readys[0], portsDIO_filtered[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_1 = and(readys[1], portsDIO_filtered_1[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    wire winner : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner[0] <= _winner_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner[1] <= _winner_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    node prefixOR_1 = or(UInt<1>("h0"), winner[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _prefixOR_T = or(prefixOR_1, winner[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_1 = eq(winner[0], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_2 = or(_T, _T_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_3 = eq(prefixOR_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_4 = eq(winner[1], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_5 = or(_T_3, _T_4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_6 = and(_T_2, _T_5) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_7 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      node _T_9 = eq(_T_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      when _T_9 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      assert(clock, _T_6, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_10 = or(portsDIO_filtered[0].valid, portsDIO_filtered_1[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:15]
    node _T_12 = or(winner[0], winner[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_13 = or(_T_11, _T_12) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:36]
    node _T_14 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    when _T_15 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      node _T_16 = eq(_T_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      assert(clock, _T_13, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node maskedBeats_0 = mux(winner[0], beatsDO_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_1 = mux(winner[1], beatsDO_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node initBeats = or(maskedBeats_0, maskedBeats_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node _beatsLeft_T = and(in[0].d.ready, in[0].d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _beatsLeft_T_1 = sub(beatsLeft, _beatsLeft_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_2 = tail(_beatsLeft_T_1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_3 = mux(latch, initBeats, _beatsLeft_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:23]
    beatsLeft <= _beatsLeft_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:17]
    wire _state_WIRE : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    reg state : UInt<1>[2], clock with :
      reset => (reset, _state_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:26]
    node muxState = mux(idle, winner, state) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 89:25]
    state <= muxState @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 90:13]
    node allowed = mux(idle, readys, state) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 92:24]
    node _filtered_0_ready_T = and(in[0].d.ready, allowed[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    portsDIO_filtered[0].ready <= _filtered_0_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _filtered_0_ready_T_1 = and(in[0].d.ready, allowed[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    portsDIO_filtered_1[0].ready <= _filtered_0_ready_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _in_0_d_valid_T = or(portsDIO_filtered[0].valid, portsDIO_filtered_1[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _in_0_d_valid_T_1 = mux(state[0], portsDIO_filtered[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_valid_T_2 = mux(state[1], portsDIO_filtered_1[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_valid_T_3 = or(_in_0_d_valid_T_1, _in_0_d_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_valid_WIRE <= _in_0_d_valid_T_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_valid_T_4 = mux(idle, _in_0_d_valid_T, _in_0_d_valid_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:24]
    in[0].d.valid <= _in_0_d_valid_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:18]
    wire _in_0_d_bits_WIRE : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T = mux(muxState[0], portsDIO_filtered[0].bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_1 = mux(muxState[1], portsDIO_filtered_1[0].bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_2 = or(_in_0_d_bits_T, _in_0_d_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_1 <= _in_0_d_bits_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.corrupt <= _in_0_d_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_3 = mux(muxState[0], portsDIO_filtered[0].bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_4 = mux(muxState[1], portsDIO_filtered_1[0].bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_5 = or(_in_0_d_bits_T_3, _in_0_d_bits_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_2 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_2 <= _in_0_d_bits_T_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.data <= _in_0_d_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_3 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.echo <= _in_0_d_bits_WIRE_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_4 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.user <= _in_0_d_bits_WIRE_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_6 = mux(muxState[0], portsDIO_filtered[0].bits.denied, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_7 = mux(muxState[1], portsDIO_filtered_1[0].bits.denied, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_8 = or(_in_0_d_bits_T_6, _in_0_d_bits_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_5 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_5 <= _in_0_d_bits_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.denied <= _in_0_d_bits_WIRE_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_9 = mux(muxState[0], portsDIO_filtered[0].bits.sink, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_10 = mux(muxState[1], portsDIO_filtered_1[0].bits.sink, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_11 = or(_in_0_d_bits_T_9, _in_0_d_bits_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_6 : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_6 <= _in_0_d_bits_T_11 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.sink <= _in_0_d_bits_WIRE_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_12 = mux(muxState[0], portsDIO_filtered[0].bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_13 = mux(muxState[1], portsDIO_filtered_1[0].bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_14 = or(_in_0_d_bits_T_12, _in_0_d_bits_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_7 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_7 <= _in_0_d_bits_T_14 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.source <= _in_0_d_bits_WIRE_7 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_15 = mux(muxState[0], portsDIO_filtered[0].bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_16 = mux(muxState[1], portsDIO_filtered_1[0].bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_17 = or(_in_0_d_bits_T_15, _in_0_d_bits_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_8 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_8 <= _in_0_d_bits_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.size <= _in_0_d_bits_WIRE_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_18 = mux(muxState[0], portsDIO_filtered[0].bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_19 = mux(muxState[1], portsDIO_filtered_1[0].bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_20 = or(_in_0_d_bits_T_18, _in_0_d_bits_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_9 : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_9 <= _in_0_d_bits_T_20 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.param <= _in_0_d_bits_WIRE_9 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_21 = mux(muxState[0], portsDIO_filtered[0].bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_22 = mux(muxState[1], portsDIO_filtered_1[0].bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _in_0_d_bits_T_23 = or(_in_0_d_bits_T_21, _in_0_d_bits_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _in_0_d_bits_WIRE_10 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE_10 <= _in_0_d_bits_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _in_0_d_bits_WIRE.opcode <= _in_0_d_bits_WIRE_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    in[0].d.bits.corrupt <= _in_0_d_bits_WIRE.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.data <= _in_0_d_bits_WIRE.data @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.denied <= _in_0_d_bits_WIRE.denied @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.sink <= _in_0_d_bits_WIRE.sink @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.source <= _in_0_d_bits_WIRE.source @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.size <= _in_0_d_bits_WIRE.size @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.param <= _in_0_d_bits_WIRE.param @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    in[0].d.bits.opcode <= _in_0_d_bits_WIRE.opcode @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    portsBIO_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]
    portsBIO_filtered_1[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]

  module TLFIFOFixer :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    node _a_notFIFO_T = xor(nodeIn.a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _a_notFIFO_T_1 = cvt(_a_notFIFO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _a_notFIFO_T_2 = and(_a_notFIFO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_notFIFO_T_3 = asSInt(_a_notFIFO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_notFIFO_T_4 = eq(_a_notFIFO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node a_noDomain = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 57:29]
    node _a_first_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _a_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _a_first_beats1_decode_T_1 = dshl(_a_first_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _a_first_beats1_decode_T_2 = bits(_a_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _a_first_beats1_decode_T_3 = not(_a_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node a_first_beats1_decode = shr(_a_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _a_first_beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_first_beats1_opdata = eq(_a_first_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node a_first_beats1 = mux(a_first_beats1_opdata, a_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg a_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _a_first_counter1_T = sub(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first_counter1 = tail(_a_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(a_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _a_first_last_T = eq(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _a_first_last_T_1 = eq(a_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_first_last = or(_a_first_last_T, _a_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node a_first_done = and(a_first_last, _a_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _a_first_count_T = not(a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node a_first_count = and(a_first_beats1, _a_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _a_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _a_first_counter_T = mux(a_first, a_first_beats1, a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      a_first_counter <= _a_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_first_T = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _d_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _d_first_beats1_decode_T_1 = dshl(_d_first_beats1_decode_T, nodeOut.d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _d_first_beats1_decode_T_2 = bits(_d_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _d_first_beats1_decode_T_3 = not(_d_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node d_first_beats1_decode = shr(_d_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node d_first_beats1_opdata = bits(nodeOut.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node d_first_beats1 = mux(d_first_beats1_opdata, d_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg d_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _d_first_counter1_T = sub(d_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first_counter1 = tail(_d_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first_first = eq(d_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _d_first_last_T = eq(d_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _d_first_last_T_1 = eq(d_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node d_first_last = or(_d_first_last_T, _d_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node d_first_done = and(d_first_last, _d_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _d_first_count_T = not(d_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node d_first_count = and(d_first_beats1, _d_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _d_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _d_first_counter_T = mux(d_first_first, d_first_beats1, d_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      d_first_counter <= _d_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_first_T_1 = neq(nodeOut.d.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 69:63]
    node d_first = and(d_first_first, _d_first_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 69:42]
    wire _flight_WIRE : UInt<1>[17] @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[2] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[3] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[4] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[5] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[6] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[7] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[8] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[9] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[10] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[11] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[12] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[13] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[14] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[15] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[16] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    reg flight : UInt<1>[17], clock with :
      reset => (reset, _flight_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:27]
    node _T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(a_first, _T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:21]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:35]
      node _flight_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:65]
      flight[nodeIn.a.bits.source] <= _flight_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:62]
    node _T_2 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = and(d_first, _T_2) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:21]
    when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:35]
      flight[nodeIn.d.bits.source] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:62]
    nodeOut.a <= nodeIn.a @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 87:13]
    nodeIn.d <= nodeOut.d @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 88:12]
    node _nodeOut_a_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:50]
    node _nodeOut_a_valid_T_1 = or(UInt<1>("h1"), _nodeOut_a_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:47]
    node _nodeOut_a_valid_T_2 = and(nodeIn.a.valid, _nodeOut_a_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:33]
    nodeOut.a.valid <= _nodeOut_a_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:19]
    node _nodeIn_a_ready_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:50]
    node _nodeIn_a_ready_T_1 = or(UInt<1>("h1"), _nodeIn_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:47]
    node _nodeIn_a_ready_T_2 = and(nodeOut.a.ready, _nodeIn_a_ready_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:33]
    nodeIn.a.ready <= _nodeIn_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 97:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 98:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 99:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 100:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 101:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 102:21]
    node _T_4 = and(nodeIn.a.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 107:33]
    reg SourceIdFIFOed : UInt<17>, clock with :
      reset => (reset, UInt<17>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 109:35]
    wire SourceIdSet : UInt<17> @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 110:36]
    SourceIdSet <= UInt<17>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 110:36]
    wire SourceIdClear : UInt<17> @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 111:38]
    SourceIdClear <= UInt<17>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 111:38]
    node _T_5 = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = and(a_first, _T_5) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:21]
    node _T_7 = eq(UInt<1>("h1"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:37]
    node _T_8 = and(_T_6, _T_7) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:34]
    when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:50]
      node _SourceIdSet_T = dshl(UInt<1>("h1"), nodeIn.a.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      SourceIdSet <= _SourceIdSet_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 114:21]
    node _T_9 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_10 = and(d_first, _T_9) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 116:21]
    when _T_10 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 116:36]
      node _SourceIdClear_T = dshl(UInt<1>("h1"), nodeIn.d.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      SourceIdClear <= _SourceIdClear_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 117:23]
    node _SourceIdFIFOed_T = or(SourceIdFIFOed, SourceIdSet) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 120:40]
    SourceIdFIFOed <= _SourceIdFIFOed_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 120:22]
    node _allIDs_FIFOed_T = mux(UInt<1>("h1"), UInt<17>("h1ffff"), UInt<17>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 121:48]
    node allIDs_FIFOed = eq(SourceIdFIFOed, _allIDs_FIFOed_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 121:41]
    node _T_11 = or(flight[0], flight[1]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_12 = or(_T_11, flight[2]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_13 = or(_T_12, flight[3]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_14 = or(_T_13, flight[4]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_15 = or(_T_14, flight[5]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_16 = or(_T_15, flight[6]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_17 = or(_T_16, flight[7]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_18 = or(_T_17, flight[8]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_19 = or(_T_18, flight[9]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_20 = or(_T_19, flight[10]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_21 = or(_T_20, flight[11]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_22 = or(_T_21, flight[12]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_23 = or(_T_22, flight[13]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_24 = or(_T_23, flight[14]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_25 = or(_T_24, flight[15]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_26 = or(_T_25, flight[16]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:22]
    node _T_28 = gt(SourceIdSet, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 126:34]
    node _T_29 = gt(SourceIdClear, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 127:36]

  module TLWidthWidget :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLInterconnectCoupler :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst widget of TLWidthWidget @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset

  module TLWidthWidget_1 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeOut.a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeIn.a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    nodeIn.d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeOut.d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 205:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 206:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 207:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 208:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 209:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 210:21]

  module TLInterconnectCoupler_1 :
    input clock : Clock
    input reset : Reset
    output auto : { widget_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip bus_xing_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst widget of TLWidthWidget_1 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset
    wire bus_xingOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    bus_xingOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire bus_xingIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    bus_xingIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingOut <= bus_xingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    widget.auto.in <= bus_xingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    bus_xingIn <= auto.bus_xing_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    widget.auto.out.d <= auto.widget_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.widget_out.a.bits <= widget.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.widget_out.a.valid <= widget.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    widget.auto.out.a.ready <= auto.widget_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]

  module TLWidthWidget_2 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeOut.a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeIn.a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    nodeIn.d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeOut.d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 205:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 206:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 207:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 208:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 209:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 210:21]

  module TLInterconnectCoupler_2 :
    input clock : Clock
    input reset : Reset
    output auto : { flip widget_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, widget_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst widget of TLWidthWidget_2 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset
    widget.auto.out.d <= auto.widget_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.widget_out.a.bits <= widget.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.widget_out.a.valid <= widget.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    widget.auto.out.a.ready <= auto.widget_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    widget.auto.in <= auto.widget_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]

  module TLWidthWidget_3 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeOut.a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeIn.a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    nodeIn.d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeOut.d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 205:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 206:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 207:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 208:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 209:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 210:21]

  module TLFilter :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 59:11]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 63:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 64:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 65:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 66:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 67:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 68:21]

  module TLInterconnectCoupler_3 :
    input clock : Clock
    input reset : Reset
    output auto : { flip filter_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, widget_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst widget of TLWidthWidget_3 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset
    inst filter of TLFilter @[generators/rocket-chip/src/main/scala/tilelink/Filter.scala 174:28]
    filter.clock <= clock
    filter.reset <= reset
    widget.auto.in <= filter.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    widget.auto.out.d <= auto.widget_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.widget_out.a.bits <= widget.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.widget_out.a.valid <= widget.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    widget.auto.out.a.ready <= auto.widget_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    filter.auto.in <= auto.filter_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]

  module SystemBus :
    output auto : { coupler_to_bus_named_subsystem_obus_widget_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, coupler_to_bus_named_subsystem_l2_widget_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip coupler_from_bus_named_subsystem_fbus_bus_xing_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, fixedClockNode_out_1 : { clock : Clock, reset : Reset}, fixedClockNode_out_0 : { clock : Clock, reset : Reset}, flip subsystem_sbus_clock_groups_in : { member : { subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, subsystem_sbus_clock_groups_out_1 : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}}, subsystem_sbus_clock_groups_out_0 : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_sbus_clock_groups of ClockGroupAggregator @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_2 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst system_bus_xbar of TLXbar @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala 40:43]
    system_bus_xbar.clock <= childClock
    system_bus_xbar.reset <= childReset
    inst fixer of TLFIFOFixer @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 146:27]
    fixer.clock <= childClock
    fixer.reset <= childReset
    inst coupler_to_bus_named_subsystem_cbus of TLInterconnectCoupler @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_bus_named_subsystem_cbus.clock <= childClock
    coupler_to_bus_named_subsystem_cbus.reset <= childReset
    inst coupler_from_bus_named_subsystem_fbus of TLInterconnectCoupler_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_from_bus_named_subsystem_fbus.clock <= childClock
    coupler_from_bus_named_subsystem_fbus.reset <= childReset
    inst coupler_to_bus_named_subsystem_l2 of TLInterconnectCoupler_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_bus_named_subsystem_l2.clock <= childClock
    coupler_to_bus_named_subsystem_l2.reset <= childReset
    inst coupler_to_bus_named_subsystem_obus of TLInterconnectCoupler_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_bus_named_subsystem_obus.clock <= childClock
    coupler_to_bus_named_subsystem_obus.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroup.auto.in <= subsystem_sbus_clock_groups.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    coupler_to_bus_named_subsystem_l2.auto.widget_in <= system_bus_xbar.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    coupler_to_bus_named_subsystem_obus.auto.filter_in <= system_bus_xbar.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    system_bus_xbar.auto.in <= fixer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    fixer.auto.in <= coupler_from_bus_named_subsystem_fbus.auto.widget_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    auto.subsystem_sbus_clock_groups_out_0 <= subsystem_sbus_clock_groups.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.subsystem_sbus_clock_groups_out_1 <= subsystem_sbus_clock_groups.auto.out_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    subsystem_sbus_clock_groups.auto.in <= auto.subsystem_sbus_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    auto.fixedClockNode_out_0 <= fixedClockNode.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.fixedClockNode_out_1 <= fixedClockNode.auto.out_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_from_bus_named_subsystem_fbus.auto.bus_xing_in <= auto.coupler_from_bus_named_subsystem_fbus_bus_xing_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    coupler_to_bus_named_subsystem_l2.auto.widget_out.d <= auto.coupler_to_bus_named_subsystem_l2_widget_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_bus_named_subsystem_l2_widget_out.a.bits <= coupler_to_bus_named_subsystem_l2.auto.widget_out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_bus_named_subsystem_l2_widget_out.a.valid <= coupler_to_bus_named_subsystem_l2.auto.widget_out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_to_bus_named_subsystem_l2.auto.widget_out.a.ready <= auto.coupler_to_bus_named_subsystem_l2_widget_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_to_bus_named_subsystem_obus.auto.widget_out.d <= auto.coupler_to_bus_named_subsystem_obus_widget_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_bus_named_subsystem_obus_widget_out.a.bits <= coupler_to_bus_named_subsystem_obus.auto.widget_out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_bus_named_subsystem_obus_widget_out.a.valid <= coupler_to_bus_named_subsystem_obus.auto.widget_out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_to_bus_named_subsystem_obus.auto.widget_out.a.ready <= auto.coupler_to_bus_named_subsystem_obus_widget_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_1 :
    output auto : { flip in : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}}, out : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_pbus_0 <= nodeIn.member.subsystem_pbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_3 :
    output auto : { flip in : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_pbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast_1 :
    output auto : { flip in : { clock : Clock, reset : Reset}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus_1 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLFIFOFixer_1 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLXbar_1 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]

  module TLXbar_2 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]

  module TLBuffer_1 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLAtomicAutomata :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLBuffer_2 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module PeripheryBus :
    output auto : { flip subsystem_pbus_clock_groups_in : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_pbus_clock_groups of ClockGroupAggregator_1 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_3 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast_1 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus_1 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst fixer of TLFIFOFixer_1 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 47:33]
    fixer.clock <= childClock
    fixer.reset <= childReset
    inst in_xbar of TLXbar_1 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 49:29]
    in_xbar.clock <= childClock
    in_xbar.reset <= childReset
    inst out_xbar of TLXbar_2 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 50:30]
    out_xbar.clock <= childClock
    out_xbar.reset <= childReset
    inst buffer of TLBuffer_1 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer.clock <= childClock
    buffer.reset <= childReset
    inst atomics of TLAtomicAutomata @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala 285:29]
    atomics.clock <= childClock
    atomics.reset <= childReset
    inst buffer_1 of TLBuffer_2 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer_1.clock <= childClock
    buffer_1.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroup.auto.in <= subsystem_pbus_clock_groups.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_pbus_clock_groups.auto.in <= auto.subsystem_pbus_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_2 :
    output auto : { flip in : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}}, out : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_fbus_0 <= nodeIn.member.subsystem_fbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_4 :
    output auto : { flip in : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_fbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast_2 :
    output auto : { flip in : { clock : Clock, reset : Reset}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus_2 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLXbar_3 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in_1 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip in_0 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeIn_1 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn_1.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn_1.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeIn_1 <= auto.in_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    in[0].a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    nodeIn.a.ready <= in[0].a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    node _in_0_a_bits_source_T = or(nodeIn.a.bits.source, UInt<5>("h10")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:55]
    in[0].a.bits.source <= _in_0_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:29]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 176:23]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 177:26]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    wire _WIRE_12 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_13 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.bits <= _WIRE_12.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= _WIRE_12.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.ready <= _WIRE_12.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 187:23]
    wire _WIRE_14 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_15 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.bits <= _WIRE_14.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.valid <= _WIRE_14.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= _WIRE_14.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 188:26]
    nodeIn.d.bits.corrupt <= in[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.data <= in[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.denied <= in[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.sink <= in[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.source <= in[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.size <= in[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.param <= in[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.opcode <= in[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.valid <= in[0].d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    in[0].d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 193:32]
    wire _WIRE_16 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_17 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits <= _WIRE_16.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.valid <= _WIRE_16.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.ready <= _WIRE_16.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    wire _WIRE_18 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_19 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits <= _WIRE_18.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.valid <= _WIRE_18.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.ready <= _WIRE_18.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    wire _WIRE_20 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_21 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.bits <= _WIRE_20.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= _WIRE_20.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.ready <= _WIRE_20.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 206:23]
    wire _WIRE_22 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_23 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.bits <= _WIRE_22.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.valid <= _WIRE_22.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= _WIRE_22.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 207:26]
    in[1].a.bits.corrupt <= nodeIn_1.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.data <= nodeIn_1.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.mask <= nodeIn_1.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.address <= nodeIn_1.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.source <= nodeIn_1.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.size <= nodeIn_1.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.param <= nodeIn_1.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.bits.opcode <= nodeIn_1.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[1].a.valid <= nodeIn_1.a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    nodeIn_1.a.ready <= in[1].a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    node _in_1_a_bits_source_T = or(nodeIn_1.a.bits.source, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:55]
    in[1].a.bits.source <= _in_1_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:29]
    wire _WIRE_24 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_25 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits <= _WIRE_24.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.valid <= _WIRE_24.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.ready <= _WIRE_24.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_25.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    wire _WIRE_26 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_27 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits <= _WIRE_26.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.valid <= _WIRE_26.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.ready <= _WIRE_26.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_27.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    wire _WIRE_28 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_29 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.bits <= _WIRE_28.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= _WIRE_28.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.ready <= _WIRE_28.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 176:23]
    wire _WIRE_30 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_31 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.bits <= _WIRE_30.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.valid <= _WIRE_30.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= _WIRE_30.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 177:26]
    wire _WIRE_32 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_33 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits <= _WIRE_32.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.valid <= _WIRE_32.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.ready <= _WIRE_32.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_33.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    wire _WIRE_34 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_35 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits <= _WIRE_34.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.valid <= _WIRE_34.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.ready <= _WIRE_34.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_35.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    wire _WIRE_36 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_37 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.bits <= _WIRE_36.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= _WIRE_36.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= _WIRE_36.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 187:23]
    wire _WIRE_38 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_39 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.bits <= _WIRE_38.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= _WIRE_38.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= _WIRE_38.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 188:26]
    nodeIn_1.d.bits.corrupt <= in[1].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.data <= in[1].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.denied <= in[1].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.sink <= in[1].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.source <= in[1].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.size <= in[1].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.param <= in[1].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.bits.opcode <= in[1].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn_1.d.valid <= in[1].d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    in[1].d.ready <= nodeIn_1.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    node _nodeIn_d_bits_source_T = bits(in[1].d.bits.source, 3, 0) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 152:69]
    nodeIn_1.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 193:32]
    wire _WIRE_40 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_41 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits <= _WIRE_40.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.valid <= _WIRE_40.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.ready <= _WIRE_40.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_41.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_41.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    wire _WIRE_42 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_43 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits <= _WIRE_42.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.valid <= _WIRE_42.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.ready <= _WIRE_42.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_43.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_43.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    wire _WIRE_44 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_45 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.bits <= _WIRE_44.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.valid <= _WIRE_44.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= _WIRE_44.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 206:23]
    wire _WIRE_46 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_47 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.bits <= _WIRE_46.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= _WIRE_46.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.ready <= _WIRE_46.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 207:26]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]
    nodeOut.a.bits.corrupt <= out[0].a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.data <= out[0].a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.mask <= out[0].a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.address <= out[0].a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.source <= out[0].a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.size <= out[0].a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.param <= out[0].a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.opcode <= out[0].a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.valid <= out[0].a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    out[0].a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    wire _WIRE_48 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_49 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.bits <= _WIRE_48.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.valid <= _WIRE_48.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.ready <= _WIRE_48.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_49.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    wire _WIRE_50 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_51 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.bits <= _WIRE_50.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.valid <= _WIRE_50.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.ready <= _WIRE_50.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_51.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    wire _WIRE_52 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_53 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits <= _WIRE_52.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= _WIRE_52.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.ready <= _WIRE_52.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 231:24]
    wire _WIRE_54 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_54.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_55 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.bits <= _WIRE_54.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.valid <= _WIRE_54.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.ready <= _WIRE_54.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_55.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 232:27]
    wire _WIRE_56 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_56.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_57 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.bits <= _WIRE_56.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.valid <= _WIRE_56.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.ready <= _WIRE_56.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_57.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_57.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    wire _WIRE_58 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_58.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_59 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.bits <= _WIRE_58.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.valid <= _WIRE_58.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.ready <= _WIRE_58.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_59.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_59.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    wire _WIRE_60 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_60.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_61 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.bits <= _WIRE_60.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.valid <= _WIRE_60.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.ready <= _WIRE_60.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_61.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 241:24]
    wire _WIRE_62 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_62.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_63 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.bits <= _WIRE_62.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.valid <= _WIRE_62.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.ready <= _WIRE_62.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_63.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 242:27]
    out[0].d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    nodeOut.d.ready <= out[0].d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    node _out_0_d_bits_sink_T = or(nodeOut.d.bits.sink, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:53]
    out[0].d.bits.sink <= _out_0_d_bits_sink_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:28]
    wire _WIRE_64 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_64.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_64.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_64.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_65 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.bits <= _WIRE_64.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.valid <= _WIRE_64.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.ready <= _WIRE_64.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_65.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_65.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_65.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    wire _WIRE_66 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_66.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_66.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_66.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_67 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.bits <= _WIRE_66.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.valid <= _WIRE_66.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.ready <= _WIRE_66.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_67.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_67.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_67.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    wire _WIRE_68 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_68.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_68.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_68.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_69 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.bits <= _WIRE_68.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.valid <= _WIRE_68.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.ready <= _WIRE_68.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_69.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 261:24]
    wire _WIRE_70 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_70.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_70.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_70.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_71 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.bits <= _WIRE_70.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.valid <= _WIRE_70.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.ready <= _WIRE_70.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_71.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 262:27]
    wire _addressC_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _addressC_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.bits <= _addressC_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.valid <= _addressC_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.ready <= _addressC_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire _addressC_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _addressC_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_3.bits <= _addressC_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_3.valid <= _addressC_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_3.ready <= _addressC_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _requestAIO_T = xor(in[0].a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_1 = cvt(_requestAIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_2 = and(_requestAIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_3 = asSInt(_requestAIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_4 = eq(_requestAIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_0_0 = or(UInt<1>("h1"), _requestAIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestAIO_T_5 = xor(in[1].a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_6 = cvt(_requestAIO_T_5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_7 = and(_requestAIO_T_6, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_8 = asSInt(_requestAIO_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_9 = eq(_requestAIO_T_8, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_1_0 = or(UInt<1>("h1"), _requestAIO_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestCIO_T = xor(_addressC_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_1 = cvt(_requestCIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_2 = and(_requestCIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_3 = asSInt(_requestCIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_4 = eq(_requestCIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_0_0 = or(UInt<1>("h1"), _requestCIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    node _requestCIO_T_5 = xor(_addressC_WIRE_3.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_6 = cvt(_requestCIO_T_5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_7 = and(_requestCIO_T_6, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_8 = asSInt(_requestCIO_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_9 = eq(_requestCIO_T_8, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_1_0 = or(UInt<1>("h1"), _requestCIO_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    wire _requestBOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.bits <= _requestBOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.valid <= _requestBOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.ready <= _requestBOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node requestBOI_0_0 = eq(_requestBOI_WIRE_1.bits.source, UInt<5>("h10")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 46:9]
    wire _requestBOI_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_3.bits <= _requestBOI_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_3.valid <= _requestBOI_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_3.ready <= _requestBOI_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _requestBOI_uncommonBits_T = or(_requestBOI_WIRE_3.bits.source, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestBOI_uncommonBits = bits(_requestBOI_uncommonBits_T, 3, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestBOI_T = shr(_requestBOI_WIRE_3.bits.source, 4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestBOI_T_1 = eq(_requestBOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestBOI_T_2 = leq(UInt<1>("h0"), requestBOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestBOI_T_3 = and(_requestBOI_T_1, _requestBOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestBOI_T_4 = leq(requestBOI_uncommonBits, UInt<4>("hf")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestBOI_0_1 = and(_requestBOI_T_3, _requestBOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node requestDOI_0_0 = eq(out[0].d.bits.source, UInt<5>("h10")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 46:9]
    node _requestDOI_uncommonBits_T = or(out[0].d.bits.source, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestDOI_uncommonBits = bits(_requestDOI_uncommonBits_T, 3, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestDOI_T = shr(out[0].d.bits.source, 4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestDOI_T_1 = eq(_requestDOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestDOI_T_2 = leq(UInt<1>("h0"), requestDOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestDOI_T_3 = and(_requestDOI_T_1, _requestDOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestDOI_T_4 = leq(requestDOI_uncommonBits, UInt<4>("hf")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestDOI_0_1 = and(_requestDOI_T_3, _requestDOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.bits <= _requestEIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.valid <= _requestEIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.ready <= _requestEIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _requestEIO_uncommonBits_T = or(_requestEIO_WIRE_1.bits.sink, UInt<2>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestEIO_uncommonBits = bits(_requestEIO_uncommonBits_T, 1, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestEIO_T = shr(_requestEIO_WIRE_1.bits.sink, 2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestEIO_T_1 = eq(_requestEIO_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestEIO_T_2 = leq(UInt<1>("h0"), requestEIO_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestEIO_T_3 = and(_requestEIO_T_1, _requestEIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestEIO_T_4 = leq(requestEIO_uncommonBits, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestEIO_0_0 = and(_requestEIO_T_3, _requestEIO_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE_2.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_3.bits <= _requestEIO_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_3.valid <= _requestEIO_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_3.ready <= _requestEIO_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _requestEIO_uncommonBits_T_1 = or(_requestEIO_WIRE_3.bits.sink, UInt<2>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestEIO_uncommonBits_1 = bits(_requestEIO_uncommonBits_T_1, 1, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestEIO_T_5 = shr(_requestEIO_WIRE_3.bits.sink, 2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestEIO_T_6 = eq(_requestEIO_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestEIO_T_7 = leq(UInt<1>("h0"), requestEIO_uncommonBits_1) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestEIO_T_8 = and(_requestEIO_T_6, _requestEIO_T_7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestEIO_T_9 = leq(requestEIO_uncommonBits_1, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestEIO_1_0 = and(_requestEIO_T_8, _requestEIO_T_9) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _beatsAI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsAI_decode_T_1 = dshl(_beatsAI_decode_T, in[0].a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsAI_decode_T_2 = bits(_beatsAI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsAI_decode_T_3 = not(_beatsAI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsAI_decode = shr(_beatsAI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsAI_opdata_T = bits(in[0].a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beatsAI_opdata = eq(_beatsAI_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beatsAI_0 = mux(beatsAI_opdata, beatsAI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsAI_decode_T_4 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsAI_decode_T_5 = dshl(_beatsAI_decode_T_4, in[1].a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsAI_decode_T_6 = bits(_beatsAI_decode_T_5, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsAI_decode_T_7 = not(_beatsAI_decode_T_6) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsAI_decode_1 = shr(_beatsAI_decode_T_7, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsAI_opdata_T_1 = bits(in[1].a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beatsAI_opdata_1 = eq(_beatsAI_opdata_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beatsAI_1 = mux(beatsAI_opdata_1, beatsAI_decode_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsBO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _beatsBO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.bits <= _beatsBO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.valid <= _beatsBO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.ready <= _beatsBO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _beatsBO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsBO_decode_T_1 = dshl(_beatsBO_decode_T, _beatsBO_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsBO_decode_T_2 = bits(_beatsBO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsBO_decode_T_3 = not(_beatsBO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsBO_decode = shr(_beatsBO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsBO_opdata_T = bits(_beatsBO_WIRE_1.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node beatsBO_opdata = eq(_beatsBO_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node beatsBO_0 = mux(UInt<1>("h0"), beatsBO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsCI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _beatsCI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.bits <= _beatsCI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.valid <= _beatsCI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.ready <= _beatsCI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _beatsCI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsCI_decode_T_1 = dshl(_beatsCI_decode_T, _beatsCI_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsCI_decode_T_2 = bits(_beatsCI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsCI_decode_T_3 = not(_beatsCI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsCI_decode = shr(_beatsCI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsCI_opdata = bits(_beatsCI_WIRE_1.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node beatsCI_0 = mux(UInt<1>("h0"), beatsCI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsCI_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _beatsCI_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_3.bits <= _beatsCI_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_3.valid <= _beatsCI_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_3.ready <= _beatsCI_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _beatsCI_decode_T_4 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsCI_decode_T_5 = dshl(_beatsCI_decode_T_4, _beatsCI_WIRE_3.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsCI_decode_T_6 = bits(_beatsCI_decode_T_5, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsCI_decode_T_7 = not(_beatsCI_decode_T_6) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsCI_decode_1 = shr(_beatsCI_decode_T_7, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsCI_opdata_1 = bits(_beatsCI_WIRE_3.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node beatsCI_1 = mux(UInt<1>("h0"), beatsCI_decode_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsDO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsDO_decode_T_1 = dshl(_beatsDO_decode_T, out[0].d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsDO_decode_T_2 = bits(_beatsDO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsDO_decode_T_3 = not(_beatsDO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsDO_decode = shr(_beatsDO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsDO_opdata = bits(out[0].d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beatsDO_0 = mux(beatsDO_opdata, beatsDO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsEI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _beatsEI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.bits <= _beatsEI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.valid <= _beatsEI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.ready <= _beatsEI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire _beatsEI_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE_2.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _beatsEI_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_3.bits <= _beatsEI_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_3.valid <= _beatsEI_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_3.ready <= _beatsEI_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsAOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsAOI_filtered[0].bits <= in[0].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_0_valid_T = or(requestAIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_0_valid_T_1 = and(in[0].a.valid, _portsAOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered[0].valid <= _portsAOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    in[0].a.ready <= portsAOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsAOI_filtered_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsAOI_filtered_1[0].bits <= in[1].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_0_valid_T_2 = or(requestAIO_1_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_0_valid_T_3 = and(in[1].a.valid, _portsAOI_filtered_0_valid_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered_1[0].valid <= _portsAOI_filtered_0_valid_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    in[1].a.ready <= portsAOI_filtered_1[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsBIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _portsBIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.bits <= _portsBIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.valid <= _portsBIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.ready <= _portsBIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire portsBIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsBIO_filtered[0].bits <= _portsBIO_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_0_valid_T = or(requestBOI_0_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_0_valid_T_1 = and(_portsBIO_WIRE_1.valid, _portsBIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered[0].valid <= _portsBIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    portsBIO_filtered[1].bits <= _portsBIO_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_1_valid_T = or(requestBOI_0_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_1_valid_T_1 = and(_portsBIO_WIRE_1.valid, _portsBIO_filtered_1_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered[1].valid <= _portsBIO_filtered_1_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    node _portsBIO_T = mux(requestBOI_0_0, portsBIO_filtered[0].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsBIO_T_1 = mux(requestBOI_0_1, portsBIO_filtered[1].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsBIO_T_2 = or(_portsBIO_T, _portsBIO_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _portsBIO_WIRE_2 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsBIO_WIRE_2 <= _portsBIO_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsBIO_WIRE_1.ready <= _portsBIO_WIRE_2 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsCOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _portsCOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.bits <= _portsCOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.valid <= _portsCOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.ready <= _portsCOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire portsCOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsCOI_filtered[0].bits <= _portsCOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_0_valid_T = or(requestCIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_0_valid_T_1 = and(_portsCOI_WIRE_1.valid, _portsCOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered[0].valid <= _portsCOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsCOI_WIRE_1.ready <= portsCOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsCOI_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _portsCOI_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_3.bits <= _portsCOI_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_3.valid <= _portsCOI_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_3.ready <= _portsCOI_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire portsCOI_filtered_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsCOI_filtered_1[0].bits <= _portsCOI_WIRE_3.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_0_valid_T_2 = or(requestCIO_1_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_0_valid_T_3 = and(_portsCOI_WIRE_3.valid, _portsCOI_filtered_0_valid_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered_1[0].valid <= _portsCOI_filtered_0_valid_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsCOI_WIRE_3.ready <= portsCOI_filtered_1[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsDIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[2] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsDIO_filtered[0].bits.corrupt <= out[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.data <= out[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.denied <= out[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.sink <= out[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.source <= out[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.size <= out[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.param <= out[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.opcode <= out[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_0_valid_T = or(requestDOI_0_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_0_valid_T_1 = and(out[0].d.valid, _portsDIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered[0].valid <= _portsDIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    portsDIO_filtered[1].bits.corrupt <= out[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.data <= out[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.denied <= out[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.sink <= out[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.source <= out[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.size <= out[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.param <= out[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[1].bits.opcode <= out[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_1_valid_T = or(requestDOI_0_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_1_valid_T_1 = and(out[0].d.valid, _portsDIO_filtered_1_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered[1].valid <= _portsDIO_filtered_1_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    node _portsDIO_out_0_d_ready_T = mux(requestDOI_0_0, portsDIO_filtered[0].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsDIO_out_0_d_ready_T_1 = mux(requestDOI_0_1, portsDIO_filtered[1].ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _portsDIO_out_0_d_ready_T_2 = or(_portsDIO_out_0_d_ready_T, _portsDIO_out_0_d_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _portsDIO_out_0_d_ready_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _portsDIO_out_0_d_ready_WIRE <= _portsDIO_out_0_d_ready_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    out[0].d.ready <= _portsDIO_out_0_d_ready_WIRE @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsEOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _portsEOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.bits <= _portsEOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.valid <= _portsEOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.ready <= _portsEOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsEOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsEOI_filtered[0].bits <= _portsEOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_0_valid_T = or(requestEIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_0_valid_T_1 = and(_portsEOI_WIRE_1.valid, _portsEOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered[0].valid <= _portsEOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsEOI_WIRE_1.ready <= portsEOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsEOI_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE_2.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _portsEOI_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_3.bits <= _portsEOI_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_3.valid <= _portsEOI_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_3.ready <= _portsEOI_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsEOI_filtered_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsEOI_filtered_1[0].bits <= _portsEOI_WIRE_3.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_0_valid_T_2 = or(requestEIO_1_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_0_valid_T_3 = and(_portsEOI_WIRE_3.valid, _portsEOI_filtered_0_valid_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered_1[0].valid <= _portsEOI_filtered_0_valid_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsEOI_WIRE_3.ready <= portsEOI_filtered_1[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    reg beatsLeft : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 60:30]
    node idle = eq(beatsLeft, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 61:28]
    node latch = and(idle, out[0].a.ready) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 62:24]
    node _readys_T = cat(portsAOI_filtered_1[0].valid, portsAOI_filtered[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node readys_valid = bits(_readys_T, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 21:23]
    node _readys_T_1 = eq(readys_valid, _readys_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:19]
    node _readys_T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
    node _readys_T_3 = eq(_readys_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
    when _readys_T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
      node _readys_T_4 = eq(_readys_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
      when _readys_T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n") : readys_printf @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
      assert(clock, _readys_T_1, UInt<1>("h1"), "") : readys_assert @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 22:12]
    reg readys_mask : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 23:23]
    node _readys_filter_T = not(readys_mask) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 24:30]
    node _readys_filter_T_1 = and(readys_valid, _readys_filter_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 24:28]
    node readys_filter = cat(_readys_filter_T_1, readys_valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 24:21]
    node _readys_unready_T = shr(readys_filter, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 254:48]
    node _readys_unready_T_1 = or(readys_filter, _readys_unready_T) @[generators/rocket-chip/src/main/scala/util/package.scala 254:43]
    node _readys_unready_T_2 = bits(_readys_unready_T_1, 3, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 255:17]
    node _readys_unready_T_3 = shr(_readys_unready_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 25:52]
    node _readys_unready_T_4 = shl(readys_mask, 2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 25:66]
    node readys_unready = or(_readys_unready_T_3, _readys_unready_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 25:58]
    node _readys_readys_T = shr(readys_unready, 2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:29]
    node _readys_readys_T_1 = bits(readys_unready, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:48]
    node _readys_readys_T_2 = and(_readys_readys_T, _readys_readys_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:39]
    node readys_readys = not(_readys_readys_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 26:18]
    node _readys_T_5 = orr(readys_valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 27:27]
    node _readys_T_6 = and(latch, _readys_T_5) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 27:18]
    when _readys_T_6 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 27:32]
      node _readys_mask_T = and(readys_readys, readys_valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 28:29]
      node _readys_mask_T_1 = shl(_readys_mask_T, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
      node _readys_mask_T_2 = bits(_readys_mask_T_1, 1, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
      node _readys_mask_T_3 = or(_readys_mask_T, _readys_mask_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
      node _readys_mask_T_4 = bits(_readys_mask_T_3, 1, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
      readys_mask <= _readys_mask_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 28:12]
    node _readys_T_7 = bits(readys_readys, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 30:11]
    node _readys_T_8 = bits(_readys_T_7, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_9 = bits(_readys_T_7, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    wire readys : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys[0] <= _readys_T_8 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys[1] <= _readys_T_9 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    node _winner_T = and(readys[0], portsAOI_filtered[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_1 = and(readys[1], portsAOI_filtered_1[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    wire winner : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner[0] <= _winner_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner[1] <= _winner_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    node prefixOR_1 = or(UInt<1>("h0"), winner[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _prefixOR_T = or(prefixOR_1, winner[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_1 = eq(winner[0], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_2 = or(_T, _T_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_3 = eq(prefixOR_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_4 = eq(winner[1], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_5 = or(_T_3, _T_4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_6 = and(_T_2, _T_5) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_7 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      node _T_9 = eq(_T_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      when _T_9 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      assert(clock, _T_6, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_10 = or(portsAOI_filtered[0].valid, portsAOI_filtered_1[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:15]
    node _T_12 = or(winner[0], winner[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_13 = or(_T_11, _T_12) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:36]
    node _T_14 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    when _T_15 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      node _T_16 = eq(_T_13, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      assert(clock, _T_13, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node maskedBeats_0 = mux(winner[0], beatsAI_0, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_1 = mux(winner[1], beatsAI_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node initBeats = or(maskedBeats_0, maskedBeats_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node _beatsLeft_T = and(out[0].a.ready, out[0].a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _beatsLeft_T_1 = sub(beatsLeft, _beatsLeft_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_2 = tail(_beatsLeft_T_1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_3 = mux(latch, initBeats, _beatsLeft_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:23]
    beatsLeft <= _beatsLeft_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:17]
    wire _state_WIRE : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    reg state : UInt<1>[2], clock with :
      reset => (reset, _state_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:26]
    node muxState = mux(idle, winner, state) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 89:25]
    state <= muxState @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 90:13]
    node allowed = mux(idle, readys, state) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 92:24]
    node _filtered_0_ready_T = and(out[0].a.ready, allowed[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    portsAOI_filtered[0].ready <= _filtered_0_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _filtered_0_ready_T_1 = and(out[0].a.ready, allowed[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    portsAOI_filtered_1[0].ready <= _filtered_0_ready_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _out_0_a_valid_T = or(portsAOI_filtered[0].valid, portsAOI_filtered_1[0].valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _out_0_a_valid_T_1 = mux(state[0], portsAOI_filtered[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_valid_T_2 = mux(state[1], portsAOI_filtered_1[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_valid_T_3 = or(_out_0_a_valid_T_1, _out_0_a_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_valid_WIRE <= _out_0_a_valid_T_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_valid_T_4 = mux(idle, _out_0_a_valid_T, _out_0_a_valid_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:24]
    out[0].a.valid <= _out_0_a_valid_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:18]
    wire _out_0_a_bits_WIRE : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T = mux(muxState[0], portsAOI_filtered[0].bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_1 = mux(muxState[1], portsAOI_filtered_1[0].bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_2 = or(_out_0_a_bits_T, _out_0_a_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_1 <= _out_0_a_bits_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.corrupt <= _out_0_a_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_3 = mux(muxState[0], portsAOI_filtered[0].bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_4 = mux(muxState[1], portsAOI_filtered_1[0].bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_5 = or(_out_0_a_bits_T_3, _out_0_a_bits_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_2 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_2 <= _out_0_a_bits_T_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.data <= _out_0_a_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_6 = mux(muxState[0], portsAOI_filtered[0].bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_7 = mux(muxState[1], portsAOI_filtered_1[0].bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_8 = or(_out_0_a_bits_T_6, _out_0_a_bits_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_3 : UInt<8> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_3 <= _out_0_a_bits_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.mask <= _out_0_a_bits_WIRE_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_4 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.echo <= _out_0_a_bits_WIRE_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_5 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.user <= _out_0_a_bits_WIRE_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_9 = mux(muxState[0], portsAOI_filtered[0].bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_10 = mux(muxState[1], portsAOI_filtered_1[0].bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_11 = or(_out_0_a_bits_T_9, _out_0_a_bits_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_6 : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_6 <= _out_0_a_bits_T_11 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.address <= _out_0_a_bits_WIRE_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_12 = mux(muxState[0], portsAOI_filtered[0].bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_13 = mux(muxState[1], portsAOI_filtered_1[0].bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_14 = or(_out_0_a_bits_T_12, _out_0_a_bits_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_7 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_7 <= _out_0_a_bits_T_14 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.source <= _out_0_a_bits_WIRE_7 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_15 = mux(muxState[0], portsAOI_filtered[0].bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_16 = mux(muxState[1], portsAOI_filtered_1[0].bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_17 = or(_out_0_a_bits_T_15, _out_0_a_bits_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_8 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_8 <= _out_0_a_bits_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.size <= _out_0_a_bits_WIRE_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_18 = mux(muxState[0], portsAOI_filtered[0].bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_19 = mux(muxState[1], portsAOI_filtered_1[0].bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_20 = or(_out_0_a_bits_T_18, _out_0_a_bits_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_9 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_9 <= _out_0_a_bits_T_20 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.param <= _out_0_a_bits_WIRE_9 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_21 = mux(muxState[0], portsAOI_filtered[0].bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_22 = mux(muxState[1], portsAOI_filtered_1[0].bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _out_0_a_bits_T_23 = or(_out_0_a_bits_T_21, _out_0_a_bits_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _out_0_a_bits_WIRE_10 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE_10 <= _out_0_a_bits_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _out_0_a_bits_WIRE.opcode <= _out_0_a_bits_WIRE_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    out[0].a.bits.corrupt <= _out_0_a_bits_WIRE.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.data <= _out_0_a_bits_WIRE.data @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.mask <= _out_0_a_bits_WIRE.mask @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.address <= _out_0_a_bits_WIRE.address @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.source <= _out_0_a_bits_WIRE.source @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.size <= _out_0_a_bits_WIRE.size @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.param <= _out_0_a_bits_WIRE.param @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    out[0].a.bits.opcode <= _out_0_a_bits_WIRE.opcode @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    wire _WIRE_72 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_72.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_73 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.bits <= _WIRE_72.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.valid <= _WIRE_72.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.ready <= _WIRE_72.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_73.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_73.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    wire _WIRE_74 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_74.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_74.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_74.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_75 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.bits <= _WIRE_74.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.valid <= _WIRE_74.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.ready <= _WIRE_74.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_75.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    portsCOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsCOI_filtered_1[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsEOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    portsEOI_filtered_1[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    wire _WIRE_76 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_76.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_77 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_77.bits <= _WIRE_76.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_77.valid <= _WIRE_76.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_77.ready <= _WIRE_76.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_77.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_77.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    in[0].d <= portsDIO_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    portsBIO_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]
    wire _WIRE_78 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_78.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_79 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_79.bits <= _WIRE_78.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_79.valid <= _WIRE_78.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_79.ready <= _WIRE_78.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_79.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_79.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    in[1].d <= portsDIO_filtered[1] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    portsBIO_filtered[1].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]

  module Queue_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBuffer_3 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_a_q of Queue_52 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeOut_a_q.clock <= clock
    nodeOut_a_q.reset <= reset
    nodeOut_a_q.io.enq.valid <= nodeIn.a.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeOut_a_q.io.enq.bits.corrupt <= nodeIn.a.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.data <= nodeIn.a.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.mask <= nodeIn.a.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.address <= nodeIn.a.bits.address @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.source <= nodeIn.a.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.size <= nodeIn.a.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.param <= nodeIn.a.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.opcode <= nodeIn.a.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn.a.ready <= nodeOut_a_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeOut.a.bits <= nodeOut_a_q.io.deq.bits @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut.a.valid <= nodeOut_a_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut_a_q.io.deq.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    inst nodeIn_d_q of Queue_53 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeIn_d_q.clock <= clock
    nodeIn_d_q.reset <= reset
    nodeIn_d_q.io.enq.valid <= nodeOut.d.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeIn_d_q.io.enq.bits.corrupt <= nodeOut.d.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.data <= nodeOut.d.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.denied <= nodeOut.d.bits.denied @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.sink <= nodeOut.d.bits.sink @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.source <= nodeOut.d.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.size <= nodeOut.d.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.param <= nodeOut.d.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.opcode <= nodeOut.d.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut.d.ready <= nodeIn_d_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeIn.d.bits.corrupt <= nodeIn_d_q.io.deq.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.data <= nodeIn_d_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.denied <= nodeIn_d_q.io.deq.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.sink <= nodeIn_d_q.io.deq.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.source <= nodeIn_d_q.io.deq.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.size <= nodeIn_d_q.io.deq.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.param <= nodeIn_d_q.io.deq.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.opcode <= nodeIn_d_q.io.deq.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.valid <= nodeIn_d_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn_d_q.io.deq.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 46:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 47:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 48:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 49:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 50:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 51:21]

  module TSIToTileLink :
    input clock : Clock
    input reset : Reset
    output auto : { out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output io : { tsi : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}, state : UInt} @[generators/testchipip/src/main/scala/TSIToTileLink.scala 37:14]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    reg cmd : UInt<32>, clock with :
      reset => (UInt<1>("h0"), cmd) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 56:16]
    reg addr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), addr) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 57:17]
    reg len : UInt<64>, clock with :
      reset => (UInt<1>("h0"), len) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 58:16]
    reg body : UInt<32>[2], clock with :
      reset => (UInt<1>("h0"), body) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 59:17]
    reg bodyValid : UInt<2>, clock with :
      reset => (UInt<1>("h0"), bodyValid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 60:22]
    reg idx : UInt<1>, clock with :
      reset => (UInt<1>("h0"), idx) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 61:16]
    reg state : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 67:22]
    io.state <= state @[generators/testchipip/src/main/scala/TSIToTileLink.scala 68:12]
    node _io_tsi_in_ready_T = eq(state, UInt<4>("h0")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _io_tsi_in_ready_T_1 = eq(state, UInt<4>("h1")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _io_tsi_in_ready_T_2 = eq(state, UInt<4>("h2")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _io_tsi_in_ready_T_3 = eq(state, UInt<4>("h6")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _io_tsi_in_ready_T_4 = or(_io_tsi_in_ready_T, _io_tsi_in_ready_T_1) @[generators/rocket-chip/src/main/scala/util/package.scala 73:59]
    node _io_tsi_in_ready_T_5 = or(_io_tsi_in_ready_T_4, _io_tsi_in_ready_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 73:59]
    node _io_tsi_in_ready_T_6 = or(_io_tsi_in_ready_T_5, _io_tsi_in_ready_T_3) @[generators/rocket-chip/src/main/scala/util/package.scala 73:59]
    io.tsi.in.ready <= _io_tsi_in_ready_T_6 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 70:19]
    node _io_tsi_out_valid_T = eq(state, UInt<4>("h5")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 71:29]
    io.tsi.out.valid <= _io_tsi_out_valid_T @[generators/testchipip/src/main/scala/TSIToTileLink.scala 71:20]
    io.tsi.out.bits <= body[idx] @[generators/testchipip/src/main/scala/TSIToTileLink.scala 72:19]
    node beatAddr = bits(addr, 31, 3) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 74:22]
    node _nextAddr_T = add(beatAddr, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 75:31]
    node _nextAddr_T_1 = tail(_nextAddr_T, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 75:31]
    node nextAddr = cat(_nextAddr_T_1, UInt<3>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 75:21]
    node _wmask_T = bits(bodyValid, 0, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node _wmask_T_1 = bits(bodyValid, 1, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node _wmask_T_2 = bits(_wmask_T, 0, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node _wmask_T_3 = mux(_wmask_T_2, UInt<4>("hf"), UInt<4>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node _wmask_T_4 = bits(_wmask_T_1, 0, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node _wmask_T_5 = mux(_wmask_T_4, UInt<4>("hf"), UInt<4>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node wmask = cat(_wmask_T_5, _wmask_T_3) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 77:30]
    node _addr_size_T = sub(nextAddr, addr) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 78:28]
    node addr_size = tail(_addr_size_T, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 78:28]
    node _len_size_T = add(len, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 79:26]
    node _len_size_T_1 = tail(_len_size_T, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 79:26]
    node len_size = cat(_len_size_T_1, UInt<2>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 79:21]
    node _raw_size_T = lt(len_size, addr_size) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 80:31]
    node raw_size = mux(_raw_size_T, len_size, addr_size) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 80:21]
    node _rsize_T = eq(UInt<1>("h1"), raw_size) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _rsize_T_1 = mux(_rsize_T, UInt<1>("h0"), UInt<2>("h3")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _rsize_T_2 = eq(UInt<2>("h2"), raw_size) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _rsize_T_3 = mux(_rsize_T_2, UInt<1>("h1"), _rsize_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _rsize_T_4 = eq(UInt<3>("h4"), raw_size) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node rsize = mux(_rsize_T_4, UInt<2>("h2"), _rsize_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _pow2size_T = bits(raw_size, 0, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_1 = bits(raw_size, 1, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_2 = bits(raw_size, 2, 2) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_3 = bits(raw_size, 3, 3) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_4 = bits(raw_size, 4, 4) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_5 = bits(raw_size, 5, 5) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_6 = bits(raw_size, 6, 6) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_7 = bits(raw_size, 7, 7) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_8 = bits(raw_size, 8, 8) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_9 = bits(raw_size, 9, 9) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_10 = bits(raw_size, 10, 10) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_11 = bits(raw_size, 11, 11) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_12 = bits(raw_size, 12, 12) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_13 = bits(raw_size, 13, 13) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_14 = bits(raw_size, 14, 14) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_15 = bits(raw_size, 15, 15) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_16 = bits(raw_size, 16, 16) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_17 = bits(raw_size, 17, 17) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_18 = bits(raw_size, 18, 18) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_19 = bits(raw_size, 19, 19) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_20 = bits(raw_size, 20, 20) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_21 = bits(raw_size, 21, 21) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_22 = bits(raw_size, 22, 22) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_23 = bits(raw_size, 23, 23) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_24 = bits(raw_size, 24, 24) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_25 = bits(raw_size, 25, 25) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_26 = bits(raw_size, 26, 26) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_27 = bits(raw_size, 27, 27) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_28 = bits(raw_size, 28, 28) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_29 = bits(raw_size, 29, 29) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_30 = bits(raw_size, 30, 30) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_31 = bits(raw_size, 31, 31) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_32 = bits(raw_size, 32, 32) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_33 = bits(raw_size, 33, 33) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_34 = bits(raw_size, 34, 34) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_35 = bits(raw_size, 35, 35) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_36 = bits(raw_size, 36, 36) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_37 = bits(raw_size, 37, 37) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_38 = bits(raw_size, 38, 38) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_39 = bits(raw_size, 39, 39) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_40 = bits(raw_size, 40, 40) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_41 = bits(raw_size, 41, 41) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_42 = bits(raw_size, 42, 42) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_43 = bits(raw_size, 43, 43) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_44 = bits(raw_size, 44, 44) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_45 = bits(raw_size, 45, 45) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_46 = bits(raw_size, 46, 46) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_47 = bits(raw_size, 47, 47) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_48 = bits(raw_size, 48, 48) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_49 = bits(raw_size, 49, 49) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_50 = bits(raw_size, 50, 50) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_51 = bits(raw_size, 51, 51) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_52 = bits(raw_size, 52, 52) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_53 = bits(raw_size, 53, 53) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_54 = bits(raw_size, 54, 54) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_55 = bits(raw_size, 55, 55) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_56 = bits(raw_size, 56, 56) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_57 = bits(raw_size, 57, 57) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_58 = bits(raw_size, 58, 58) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_59 = bits(raw_size, 59, 59) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_60 = bits(raw_size, 60, 60) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_61 = bits(raw_size, 61, 61) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_62 = bits(raw_size, 62, 62) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_63 = bits(raw_size, 63, 63) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_64 = bits(raw_size, 64, 64) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_65 = bits(raw_size, 65, 65) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_66 = add(_pow2size_T, _pow2size_T_1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_67 = bits(_pow2size_T_66, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_68 = add(_pow2size_T_2, _pow2size_T_3) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_69 = bits(_pow2size_T_68, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_70 = add(_pow2size_T_67, _pow2size_T_69) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_71 = bits(_pow2size_T_70, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_72 = add(_pow2size_T_4, _pow2size_T_5) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_73 = bits(_pow2size_T_72, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_74 = add(_pow2size_T_6, _pow2size_T_7) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_75 = bits(_pow2size_T_74, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_76 = add(_pow2size_T_73, _pow2size_T_75) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_77 = bits(_pow2size_T_76, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_78 = add(_pow2size_T_71, _pow2size_T_77) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_79 = bits(_pow2size_T_78, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_80 = add(_pow2size_T_8, _pow2size_T_9) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_81 = bits(_pow2size_T_80, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_82 = add(_pow2size_T_10, _pow2size_T_11) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_83 = bits(_pow2size_T_82, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_84 = add(_pow2size_T_81, _pow2size_T_83) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_85 = bits(_pow2size_T_84, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_86 = add(_pow2size_T_12, _pow2size_T_13) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_87 = bits(_pow2size_T_86, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_88 = add(_pow2size_T_14, _pow2size_T_15) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_89 = bits(_pow2size_T_88, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_90 = add(_pow2size_T_87, _pow2size_T_89) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_91 = bits(_pow2size_T_90, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_92 = add(_pow2size_T_85, _pow2size_T_91) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_93 = bits(_pow2size_T_92, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_94 = add(_pow2size_T_79, _pow2size_T_93) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_95 = bits(_pow2size_T_94, 4, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_96 = add(_pow2size_T_16, _pow2size_T_17) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_97 = bits(_pow2size_T_96, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_98 = add(_pow2size_T_18, _pow2size_T_19) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_99 = bits(_pow2size_T_98, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_100 = add(_pow2size_T_97, _pow2size_T_99) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_101 = bits(_pow2size_T_100, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_102 = add(_pow2size_T_20, _pow2size_T_21) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_103 = bits(_pow2size_T_102, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_104 = add(_pow2size_T_22, _pow2size_T_23) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_105 = bits(_pow2size_T_104, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_106 = add(_pow2size_T_103, _pow2size_T_105) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_107 = bits(_pow2size_T_106, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_108 = add(_pow2size_T_101, _pow2size_T_107) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_109 = bits(_pow2size_T_108, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_110 = add(_pow2size_T_24, _pow2size_T_25) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_111 = bits(_pow2size_T_110, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_112 = add(_pow2size_T_26, _pow2size_T_27) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_113 = bits(_pow2size_T_112, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_114 = add(_pow2size_T_111, _pow2size_T_113) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_115 = bits(_pow2size_T_114, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_116 = add(_pow2size_T_28, _pow2size_T_29) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_117 = bits(_pow2size_T_116, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_118 = add(_pow2size_T_31, _pow2size_T_32) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_119 = bits(_pow2size_T_118, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_120 = add(_pow2size_T_30, _pow2size_T_119) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_121 = bits(_pow2size_T_120, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_122 = add(_pow2size_T_117, _pow2size_T_121) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_123 = bits(_pow2size_T_122, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_124 = add(_pow2size_T_115, _pow2size_T_123) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_125 = bits(_pow2size_T_124, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_126 = add(_pow2size_T_109, _pow2size_T_125) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_127 = bits(_pow2size_T_126, 4, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_128 = add(_pow2size_T_95, _pow2size_T_127) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_129 = bits(_pow2size_T_128, 5, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_130 = add(_pow2size_T_33, _pow2size_T_34) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_131 = bits(_pow2size_T_130, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_132 = add(_pow2size_T_35, _pow2size_T_36) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_133 = bits(_pow2size_T_132, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_134 = add(_pow2size_T_131, _pow2size_T_133) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_135 = bits(_pow2size_T_134, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_136 = add(_pow2size_T_37, _pow2size_T_38) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_137 = bits(_pow2size_T_136, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_138 = add(_pow2size_T_39, _pow2size_T_40) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_139 = bits(_pow2size_T_138, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_140 = add(_pow2size_T_137, _pow2size_T_139) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_141 = bits(_pow2size_T_140, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_142 = add(_pow2size_T_135, _pow2size_T_141) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_143 = bits(_pow2size_T_142, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_144 = add(_pow2size_T_41, _pow2size_T_42) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_145 = bits(_pow2size_T_144, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_146 = add(_pow2size_T_43, _pow2size_T_44) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_147 = bits(_pow2size_T_146, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_148 = add(_pow2size_T_145, _pow2size_T_147) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_149 = bits(_pow2size_T_148, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_150 = add(_pow2size_T_45, _pow2size_T_46) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_151 = bits(_pow2size_T_150, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_152 = add(_pow2size_T_47, _pow2size_T_48) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_153 = bits(_pow2size_T_152, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_154 = add(_pow2size_T_151, _pow2size_T_153) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_155 = bits(_pow2size_T_154, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_156 = add(_pow2size_T_149, _pow2size_T_155) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_157 = bits(_pow2size_T_156, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_158 = add(_pow2size_T_143, _pow2size_T_157) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_159 = bits(_pow2size_T_158, 4, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_160 = add(_pow2size_T_49, _pow2size_T_50) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_161 = bits(_pow2size_T_160, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_162 = add(_pow2size_T_51, _pow2size_T_52) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_163 = bits(_pow2size_T_162, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_164 = add(_pow2size_T_161, _pow2size_T_163) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_165 = bits(_pow2size_T_164, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_166 = add(_pow2size_T_53, _pow2size_T_54) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_167 = bits(_pow2size_T_166, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_168 = add(_pow2size_T_55, _pow2size_T_56) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_169 = bits(_pow2size_T_168, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_170 = add(_pow2size_T_167, _pow2size_T_169) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_171 = bits(_pow2size_T_170, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_172 = add(_pow2size_T_165, _pow2size_T_171) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_173 = bits(_pow2size_T_172, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_174 = add(_pow2size_T_57, _pow2size_T_58) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_175 = bits(_pow2size_T_174, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_176 = add(_pow2size_T_59, _pow2size_T_60) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_177 = bits(_pow2size_T_176, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_178 = add(_pow2size_T_175, _pow2size_T_177) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_179 = bits(_pow2size_T_178, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_180 = add(_pow2size_T_61, _pow2size_T_62) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_181 = bits(_pow2size_T_180, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_182 = add(_pow2size_T_64, _pow2size_T_65) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_183 = bits(_pow2size_T_182, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_184 = add(_pow2size_T_63, _pow2size_T_183) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_185 = bits(_pow2size_T_184, 1, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_186 = add(_pow2size_T_181, _pow2size_T_185) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_187 = bits(_pow2size_T_186, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_188 = add(_pow2size_T_179, _pow2size_T_187) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_189 = bits(_pow2size_T_188, 3, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_190 = add(_pow2size_T_173, _pow2size_T_189) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_191 = bits(_pow2size_T_190, 4, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_192 = add(_pow2size_T_159, _pow2size_T_191) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_193 = bits(_pow2size_T_192, 5, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_194 = add(_pow2size_T_129, _pow2size_T_193) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node _pow2size_T_195 = bits(_pow2size_T_194, 6, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:26]
    node pow2size = eq(_pow2size_T_195, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 84:37]
    node _byteAddr_T = bits(addr, 2, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 85:36]
    node byteAddr = mux(pow2size, _byteAddr_T, UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 85:21]
    node _put_acquire_T = dshl(beatAddr, UInt<2>("h3")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 88:19]
    node _put_acquire_T_1 = cat(body[1], body[0]) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 89:10]
    node _put_acquire_legal_T = leq(UInt<1>("h0"), UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:28]
    node _put_acquire_legal_T_1 = leq(UInt<2>("h3"), UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:38]
    node _put_acquire_legal_T_2 = and(_put_acquire_legal_T, _put_acquire_legal_T_1) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:33]
    node _put_acquire_legal_T_3 = or(UInt<1>("h0"), _put_acquire_legal_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 671:29]
    node _put_acquire_legal_T_4 = xor(_put_acquire_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _put_acquire_legal_T_5 = cvt(_put_acquire_legal_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _put_acquire_legal_T_6 = and(_put_acquire_legal_T_5, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _put_acquire_legal_T_7 = asSInt(_put_acquire_legal_T_6) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _put_acquire_legal_T_8 = eq(_put_acquire_legal_T_7, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node _put_acquire_legal_T_9 = and(_put_acquire_legal_T_3, _put_acquire_legal_T_8) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 671:54]
    node put_acquire_legal = or(UInt<1>("h0"), _put_acquire_legal_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 673:26]
    wire put_acquire : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 492:17]
    put_acquire.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 493:7]
    put_acquire.opcode <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 494:15]
    put_acquire.param <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 495:15]
    put_acquire.size <= UInt<2>("h3") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 496:15]
    put_acquire.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 497:15]
    put_acquire.address <= _put_acquire_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 498:15]
    put_acquire.mask <= wmask @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 499:15]
    put_acquire.data <= _put_acquire_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 500:15]
    put_acquire.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 501:15]
    node _get_acquire_T = cat(beatAddr, byteAddr) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 92:13]
    node _get_acquire_legal_T = leq(UInt<1>("h0"), rsize) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:28]
    node _get_acquire_legal_T_1 = leq(rsize, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:38]
    node _get_acquire_legal_T_2 = and(_get_acquire_legal_T, _get_acquire_legal_T_1) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:33]
    node _get_acquire_legal_T_3 = or(UInt<1>("h0"), _get_acquire_legal_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 671:29]
    node _get_acquire_legal_T_4 = xor(_get_acquire_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _get_acquire_legal_T_5 = cvt(_get_acquire_legal_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _get_acquire_legal_T_6 = and(_get_acquire_legal_T_5, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _get_acquire_legal_T_7 = asSInt(_get_acquire_legal_T_6) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _get_acquire_legal_T_8 = eq(_get_acquire_legal_T_7, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node _get_acquire_legal_T_9 = and(_get_acquire_legal_T_3, _get_acquire_legal_T_8) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 671:54]
    node get_acquire_legal = or(UInt<1>("h0"), _get_acquire_legal_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 673:26]
    wire get_acquire : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 454:17]
    get_acquire.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 455:7]
    get_acquire.opcode <= UInt<3>("h4") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 456:15]
    get_acquire.param <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 457:15]
    get_acquire.size <= rsize @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 458:15]
    get_acquire.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 459:15]
    get_acquire.address <= _get_acquire_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 460:15]
    node _get_acquire_a_mask_sizeOH_T = or(rsize, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 202:34]
    node get_acquire_a_mask_sizeOH_shiftAmount = bits(_get_acquire_a_mask_sizeOH_T, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _get_acquire_a_mask_sizeOH_T_1 = dshl(UInt<1>("h1"), get_acquire_a_mask_sizeOH_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _get_acquire_a_mask_sizeOH_T_2 = bits(_get_acquire_a_mask_sizeOH_T_1, 2, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node get_acquire_a_mask_sizeOH = or(_get_acquire_a_mask_sizeOH_T_2, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 202:81]
    node _get_acquire_a_mask_T = geq(rsize, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 206:21]
    node get_acquire_a_mask_size = bits(get_acquire_a_mask_sizeOH, 2, 2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 209:26]
    node get_acquire_a_mask_bit = bits(_get_acquire_T, 2, 2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 210:26]
    node get_acquire_a_mask_nbit = eq(get_acquire_a_mask_bit, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 211:20]
    node get_acquire_a_mask_eq = and(UInt<1>("h1"), get_acquire_a_mask_nbit) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T = and(get_acquire_a_mask_size, get_acquire_a_mask_eq) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc = or(_get_acquire_a_mask_T, _get_acquire_a_mask_acc_T) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_1 = and(UInt<1>("h1"), get_acquire_a_mask_bit) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_1 = and(get_acquire_a_mask_size, get_acquire_a_mask_eq_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_1 = or(_get_acquire_a_mask_T, _get_acquire_a_mask_acc_T_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_size_1 = bits(get_acquire_a_mask_sizeOH, 1, 1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 209:26]
    node get_acquire_a_mask_bit_1 = bits(_get_acquire_T, 1, 1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 210:26]
    node get_acquire_a_mask_nbit_1 = eq(get_acquire_a_mask_bit_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 211:20]
    node get_acquire_a_mask_eq_2 = and(get_acquire_a_mask_eq, get_acquire_a_mask_nbit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_2 = and(get_acquire_a_mask_size_1, get_acquire_a_mask_eq_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_2 = or(get_acquire_a_mask_acc, _get_acquire_a_mask_acc_T_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_3 = and(get_acquire_a_mask_eq, get_acquire_a_mask_bit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_3 = and(get_acquire_a_mask_size_1, get_acquire_a_mask_eq_3) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_3 = or(get_acquire_a_mask_acc, _get_acquire_a_mask_acc_T_3) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_4 = and(get_acquire_a_mask_eq_1, get_acquire_a_mask_nbit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_4 = and(get_acquire_a_mask_size_1, get_acquire_a_mask_eq_4) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_4 = or(get_acquire_a_mask_acc_1, _get_acquire_a_mask_acc_T_4) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_5 = and(get_acquire_a_mask_eq_1, get_acquire_a_mask_bit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_5 = and(get_acquire_a_mask_size_1, get_acquire_a_mask_eq_5) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_5 = or(get_acquire_a_mask_acc_1, _get_acquire_a_mask_acc_T_5) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_size_2 = bits(get_acquire_a_mask_sizeOH, 0, 0) @[generators/rocket-chip/src/main/scala/util/Misc.scala 209:26]
    node get_acquire_a_mask_bit_2 = bits(_get_acquire_T, 0, 0) @[generators/rocket-chip/src/main/scala/util/Misc.scala 210:26]
    node get_acquire_a_mask_nbit_2 = eq(get_acquire_a_mask_bit_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 211:20]
    node get_acquire_a_mask_eq_6 = and(get_acquire_a_mask_eq_2, get_acquire_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_6 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_6 = or(get_acquire_a_mask_acc_2, _get_acquire_a_mask_acc_T_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_7 = and(get_acquire_a_mask_eq_2, get_acquire_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_7 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_7) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_7 = or(get_acquire_a_mask_acc_2, _get_acquire_a_mask_acc_T_7) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_8 = and(get_acquire_a_mask_eq_3, get_acquire_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_8 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_8) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_8 = or(get_acquire_a_mask_acc_3, _get_acquire_a_mask_acc_T_8) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_9 = and(get_acquire_a_mask_eq_3, get_acquire_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_9 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_9) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_9 = or(get_acquire_a_mask_acc_3, _get_acquire_a_mask_acc_T_9) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_10 = and(get_acquire_a_mask_eq_4, get_acquire_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_10 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_10) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_10 = or(get_acquire_a_mask_acc_4, _get_acquire_a_mask_acc_T_10) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_11 = and(get_acquire_a_mask_eq_4, get_acquire_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_11 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_11) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_11 = or(get_acquire_a_mask_acc_4, _get_acquire_a_mask_acc_T_11) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_12 = and(get_acquire_a_mask_eq_5, get_acquire_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_12 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_12) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_12 = or(get_acquire_a_mask_acc_5, _get_acquire_a_mask_acc_T_12) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_eq_13 = and(get_acquire_a_mask_eq_5, get_acquire_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _get_acquire_a_mask_acc_T_13 = and(get_acquire_a_mask_size_2, get_acquire_a_mask_eq_13) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node get_acquire_a_mask_acc_13 = or(get_acquire_a_mask_acc_5, _get_acquire_a_mask_acc_T_13) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node get_acquire_a_mask_lo_lo = cat(get_acquire_a_mask_acc_7, get_acquire_a_mask_acc_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node get_acquire_a_mask_lo_hi = cat(get_acquire_a_mask_acc_9, get_acquire_a_mask_acc_8) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node get_acquire_a_mask_lo = cat(get_acquire_a_mask_lo_hi, get_acquire_a_mask_lo_lo) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node get_acquire_a_mask_hi_lo = cat(get_acquire_a_mask_acc_11, get_acquire_a_mask_acc_10) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node get_acquire_a_mask_hi_hi = cat(get_acquire_a_mask_acc_13, get_acquire_a_mask_acc_12) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node get_acquire_a_mask_hi = cat(get_acquire_a_mask_hi_hi, get_acquire_a_mask_hi_lo) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node _get_acquire_a_mask_T_1 = cat(get_acquire_a_mask_hi, get_acquire_a_mask_lo) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    get_acquire.mask <= _get_acquire_a_mask_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 461:15]
    get_acquire.data <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 462:15]
    get_acquire.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 463:15]
    node _nodeOut_a_valid_T = eq(state, UInt<4>("h7")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _nodeOut_a_valid_T_1 = eq(state, UInt<4>("h3")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _nodeOut_a_valid_T_2 = or(_nodeOut_a_valid_T, _nodeOut_a_valid_T_1) @[generators/rocket-chip/src/main/scala/util/package.scala 73:59]
    nodeOut.a.valid <= _nodeOut_a_valid_T_2 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 94:15]
    node _nodeOut_a_bits_T = eq(state, UInt<4>("h7")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 95:27]
    node _nodeOut_a_bits_T_1 = mux(_nodeOut_a_bits_T, put_acquire, get_acquire) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 95:20]
    nodeOut.a.bits <= _nodeOut_a_bits_T_1 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 95:14]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 96:15]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 97:15]
    node _nodeOut_d_ready_T = eq(state, UInt<4>("h8")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _nodeOut_d_ready_T_1 = eq(state, UInt<4>("h4")) @[generators/rocket-chip/src/main/scala/util/package.scala 16:47]
    node _nodeOut_d_ready_T_2 = or(_nodeOut_d_ready_T, _nodeOut_d_ready_T_1) @[generators/rocket-chip/src/main/scala/util/package.scala 73:59]
    nodeOut.d.ready <= _nodeOut_d_ready_T_2 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 98:15]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 99:15]
    node _T = eq(state, UInt<4>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 109:15]
    node _T_1 = and(_T, io.tsi.in.valid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 109:25]
    when _T_1 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 109:45]
      cmd <= io.tsi.in.bits @[generators/testchipip/src/main/scala/TSIToTileLink.scala 110:9]
      idx <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 111:9]
      addr <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 112:10]
      len <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 113:9]
      state <= UInt<4>("h1") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 114:11]
    node _T_2 = eq(state, UInt<4>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 117:15]
    node _T_3 = and(_T_2, io.tsi.in.valid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 117:26]
    when _T_3 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 117:46]
      node _addr_T = bits(idx, 0, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 103:22]
      node _addr_T_1 = cat(_addr_T, UInt<5>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 103:18]
      node _addr_T_2 = dshl(io.tsi.in.bits, _addr_T_1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 103:12]
      node _addr_T_3 = or(addr, _addr_T_2) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 118:18]
      addr <= _addr_T_3 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 118:10]
      node _idx_T = add(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 119:16]
      node _idx_T_1 = tail(_idx_T, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 119:16]
      idx <= _idx_T_1 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 119:9]
      node _T_4 = eq(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 120:15]
      when _T_4 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 120:43]
        idx <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 121:11]
        state <= UInt<4>("h2") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 122:13]
    node _T_5 = eq(state, UInt<4>("h2")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 126:15]
    node _T_6 = and(_T_5, io.tsi.in.valid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 126:25]
    when _T_6 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 126:45]
      node _len_T = bits(idx, 0, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 103:22]
      node _len_T_1 = cat(_len_T, UInt<5>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 103:18]
      node _len_T_2 = dshl(io.tsi.in.bits, _len_T_1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 103:12]
      node _len_T_3 = or(len, _len_T_2) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 127:16]
      len <= _len_T_3 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 127:9]
      node _idx_T_2 = add(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 128:16]
      node _idx_T_3 = tail(_idx_T_2, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 128:16]
      idx <= _idx_T_3 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 128:9]
      node _T_7 = eq(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 129:15]
      when _T_7 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 129:43]
        node _idx_T_4 = bits(addr, 2, 2) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 107:33]
        idx <= _idx_T_4 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 130:11]
        node _T_8 = eq(cmd, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 131:17]
        when _T_8 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 131:32]
          bodyValid <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 132:19]
          state <= UInt<4>("h6") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 133:15]
        else :
          node _T_9 = eq(cmd, UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 134:24]
          when _T_9 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 134:38]
            state <= UInt<4>("h3") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 135:15]
          else :
            node _T_10 = asUInt(reset) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
            node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
            when _T_11 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
              node _T_12 = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
              when _T_12 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
                printf(clock, UInt<1>("h1"), "Assertion failed: Bad TSI command\n    at TSIToTileLink.scala:137 assert(false.B, \"Bad TSI command\")\n") : printf @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
              assert(clock, UInt<1>("h0"), UInt<1>("h1"), "") : assert @[generators/testchipip/src/main/scala/TSIToTileLink.scala 137:15]
    node _T_13 = eq(state, UInt<4>("h3")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 142:15]
    node _T_14 = and(_T_13, nodeOut.a.ready) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 142:30]
    when _T_14 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 142:46]
      state <= UInt<4>("h4") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 143:11]
    node _T_15 = eq(state, UInt<4>("h4")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 146:15]
    node _T_16 = and(_T_15, nodeOut.d.valid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 146:31]
    when _T_16 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 146:47]
      wire _WIRE_6 : UInt<32>[2] @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      wire _WIRE_7 : UInt<64> @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      _WIRE_7 <= nodeOut.d.bits.data @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      node _T_17 = bits(_WIRE_7, 31, 0) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      _WIRE_6[0] <= _T_17 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      node _T_18 = bits(_WIRE_7, 63, 32) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      _WIRE_6[1] <= _T_18 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:37]
      body <= _WIRE_6 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 147:10]
      node _idx_T_5 = bits(addr, 2, 2) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 107:33]
      idx <= _idx_T_5 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 148:9]
      addr <= nextAddr @[generators/testchipip/src/main/scala/TSIToTileLink.scala 149:10]
      state <= UInt<4>("h5") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 150:11]
    node _T_19 = eq(state, UInt<4>("h5")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 153:15]
    node _T_20 = and(_T_19, io.tsi.out.ready) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 153:31]
    when _T_20 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 153:52]
      node _idx_T_6 = add(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 154:16]
      node _idx_T_7 = tail(_idx_T_6, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 154:16]
      idx <= _idx_T_7 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 154:9]
      node _len_T_4 = sub(len, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 155:16]
      node _len_T_5 = tail(_len_T_4, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 155:16]
      len <= _len_T_5 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 155:9]
      node _T_21 = eq(len, UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 156:15]
      when _T_21 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 156:24]
        state <= UInt<4>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 156:32]
      else :
        node _T_22 = eq(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 157:20]
        when _T_22 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 157:48]
          state <= UInt<4>("h3") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 157:56]
    node _T_23 = eq(state, UInt<4>("h6")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 160:15]
    node _T_24 = and(_T_23, io.tsi.in.valid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 160:32]
    when _T_24 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 160:52]
      body[idx] <= io.tsi.in.bits @[generators/testchipip/src/main/scala/TSIToTileLink.scala 161:15]
      node _bodyValid_T = dshl(UInt<1>("h1"), idx) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      node _bodyValid_T_1 = or(bodyValid, _bodyValid_T) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 162:28]
      bodyValid <= _bodyValid_T_1 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 162:15]
      node _T_25 = eq(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 163:15]
      node _T_26 = eq(len, UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 163:49]
      node _T_27 = or(_T_25, _T_26) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 163:42]
      when _T_27 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 163:58]
        state <= UInt<4>("h7") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 164:13]
      else :
        node _idx_T_8 = add(idx, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 166:18]
        node _idx_T_9 = tail(_idx_T_8, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 166:18]
        idx <= _idx_T_9 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 166:11]
        node _len_T_6 = sub(len, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 167:18]
        node _len_T_7 = tail(_len_T_6, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 167:18]
        len <= _len_T_7 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 167:11]
    node _T_28 = eq(state, UInt<4>("h7")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 171:15]
    node _T_29 = and(_T_28, nodeOut.a.ready) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 171:32]
    when _T_29 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 171:48]
      state <= UInt<4>("h8") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 172:11]
    node _T_30 = eq(state, UInt<4>("h8")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 175:15]
    node _T_31 = and(_T_30, nodeOut.d.valid) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 175:31]
    when _T_31 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 175:47]
      node _T_32 = eq(len, UInt<1>("h0")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 176:15]
      when _T_32 : @[generators/testchipip/src/main/scala/TSIToTileLink.scala 176:24]
        state <= UInt<4>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 177:13]
      else :
        addr <= nextAddr @[generators/testchipip/src/main/scala/TSIToTileLink.scala 179:12]
        node _len_T_8 = sub(len, UInt<1>("h1")) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 180:18]
        node _len_T_9 = tail(_len_T_8, 1) @[generators/testchipip/src/main/scala/TSIToTileLink.scala 180:18]
        len <= _len_T_9 @[generators/testchipip/src/main/scala/TSIToTileLink.scala 180:11]
        idx <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 181:11]
        bodyValid <= UInt<1>("h0") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 182:17]
        state <= UInt<4>("h6") @[generators/testchipip/src/main/scala/TSIToTileLink.scala 183:13]


  module TLInterconnectCoupler_4 :
    input clock : Clock
    input reset : Reset
    output auto : { flip tl_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, tl_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire tlOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    tlOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire tlIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<1>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<1>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tlIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlOut <= tlIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    auto.tl_out <= tlOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    tlIn <= auto.tl_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]

  module HellaPeekingArbiter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}}[5], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 14:14]

    reg lockIdx : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 26:24]
    reg locked : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 27:23]
    node _choice_T = mux(io.in[3].valid, UInt<2>("h3"), UInt<3>("h4")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _choice_T_1 = mux(io.in[2].valid, UInt<2>("h2"), _choice_T) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _choice_T_2 = mux(io.in[1].valid, UInt<1>("h1"), _choice_T_1) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node choice = mux(io.in[0].valid, UInt<1>("h0"), _choice_T_2) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node chosen = mux(locked, lockIdx, choice) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 37:19]
    node _io_in_0_ready_T = eq(chosen, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:46]
    node _io_in_0_ready_T_1 = and(io.out.ready, _io_in_0_ready_T) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:36]
    io.in[0].ready <= _io_in_0_ready_T_1 @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:20]
    node _io_in_1_ready_T = eq(chosen, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:46]
    node _io_in_1_ready_T_1 = and(io.out.ready, _io_in_1_ready_T) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:36]
    io.in[1].ready <= _io_in_1_ready_T_1 @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:20]
    node _io_in_2_ready_T = eq(chosen, UInt<2>("h2")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:46]
    node _io_in_2_ready_T_1 = and(io.out.ready, _io_in_2_ready_T) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:36]
    io.in[2].ready <= _io_in_2_ready_T_1 @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:20]
    node _io_in_3_ready_T = eq(chosen, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:46]
    node _io_in_3_ready_T_1 = and(io.out.ready, _io_in_3_ready_T) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:36]
    io.in[3].ready <= _io_in_3_ready_T_1 @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:20]
    node _io_in_4_ready_T = eq(chosen, UInt<3>("h4")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:46]
    node _io_in_4_ready_T_1 = and(io.out.ready, _io_in_4_ready_T) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:36]
    io.in[4].ready <= _io_in_4_ready_T_1 @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 40:20]
    io.out.valid <= io.in[chosen].valid @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 43:16]
    io.out.bits <= io.in[chosen].bits @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 44:15]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 59:22]
      node _T_1 = eq(locked, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 60:11]
      node _T_2 = and(_T_1, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 60:19]
      when _T_2 : @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 60:50]
        lockIdx <= choice @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 61:15]
        locked <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 62:14]
      when io.out.bits.last : @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 65:35]
        locked <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Arbiters.scala 66:14]


  module GenericSerializer :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, busy : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 166:14]

    reg data : UInt<164>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/testchipip/src/main/scala/Serdes.scala 174:17]
    reg sending : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 176:24]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg sendCount : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire sendDone : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    sendDone <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(sendCount, UInt<6>("h28")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(sendCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      sendCount <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap_wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        sendCount <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      sendDone <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _io_in_ready_T = eq(sending, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 179:18]
    io.in.ready <= _io_in_ready_T @[generators/testchipip/src/main/scala/Serdes.scala 179:15]
    io.out.valid <= sending @[generators/testchipip/src/main/scala/Serdes.scala 180:16]
    node _io_out_bits_T = bits(data, 3, 0) @[generators/testchipip/src/main/scala/Serdes.scala 181:22]
    io.out.bits <= _io_out_bits_T @[generators/testchipip/src/main/scala/Serdes.scala 181:15]
    io.busy <= sending @[generators/testchipip/src/main/scala/Serdes.scala 182:11]
    node _T_1 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_1 : @[generators/testchipip/src/main/scala/Serdes.scala 184:21]
      node data_lo_lo = cat(io.in.bits.union, io.in.bits.last) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_lo_hi_hi = cat(io.in.bits.address, io.in.bits.data) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_lo_hi = cat(data_lo_hi_hi, io.in.bits.corrupt) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_lo = cat(data_lo_hi, data_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_hi_lo = cat(io.in.bits.size, io.in.bits.source) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_hi_hi_hi = cat(io.in.bits.chanId, io.in.bits.opcode) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_hi_hi = cat(data_hi_hi_hi, io.in.bits.param) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node data_hi = cat(data_hi_hi, data_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      node _data_T = cat(data_hi, data_lo) @[generators/testchipip/src/main/scala/Serdes.scala 185:24]
      data <= _data_T @[generators/testchipip/src/main/scala/Serdes.scala 185:10]
      sending <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 186:13]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_2 : @[generators/testchipip/src/main/scala/Serdes.scala 189:22]
      node _data_T_1 = dshr(data, UInt<3>("h4")) @[generators/testchipip/src/main/scala/Serdes.scala 189:37]
      data <= _data_T_1 @[generators/testchipip/src/main/scala/Serdes.scala 189:29]
    when sendDone : @[generators/testchipip/src/main/scala/Serdes.scala 191:19]
      sending <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 191:29]


  module GenericDeserializer :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}}, busy : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 195:14]

    reg data : UInt<4>[41], clock with :
      reset => (UInt<1>("h0"), data) @[generators/testchipip/src/main/scala/Serdes.scala 203:17]
    reg receiving : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Serdes.scala 205:26]
    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg recvCount : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire recvDone : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    recvDone <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(recvCount, UInt<6>("h28")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(recvCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      recvCount <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap_wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        recvCount <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      recvDone <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    io.in.ready <= receiving @[generators/testchipip/src/main/scala/Serdes.scala 208:15]
    node _io_out_valid_T = eq(receiving, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 209:19]
    io.out.valid <= _io_out_valid_T @[generators/testchipip/src/main/scala/Serdes.scala 209:16]
    node io_out_bits_lo_lo_lo_lo = cat(data[1], data[0]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_lo_hi_hi = cat(data[4], data[3]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_lo_hi = cat(io_out_bits_lo_lo_lo_hi_hi, data[2]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_lo = cat(io_out_bits_lo_lo_lo_hi, io_out_bits_lo_lo_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_hi_lo = cat(data[6], data[5]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_hi_hi_hi = cat(data[9], data[8]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_hi_hi = cat(io_out_bits_lo_lo_hi_hi_hi, data[7]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo_hi = cat(io_out_bits_lo_lo_hi_hi, io_out_bits_lo_lo_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_lo = cat(io_out_bits_lo_lo_hi, io_out_bits_lo_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_lo_lo = cat(data[11], data[10]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_lo_hi_hi = cat(data[14], data[13]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_lo_hi = cat(io_out_bits_lo_hi_lo_hi_hi, data[12]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_lo = cat(io_out_bits_lo_hi_lo_hi, io_out_bits_lo_hi_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_hi_lo = cat(data[16], data[15]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_hi_hi_hi = cat(data[19], data[18]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_hi_hi = cat(io_out_bits_lo_hi_hi_hi_hi, data[17]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi_hi = cat(io_out_bits_lo_hi_hi_hi, io_out_bits_lo_hi_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo_hi = cat(io_out_bits_lo_hi_hi, io_out_bits_lo_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_lo = cat(io_out_bits_lo_hi, io_out_bits_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_lo_lo = cat(data[21], data[20]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_lo_hi_hi = cat(data[24], data[23]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_lo_hi = cat(io_out_bits_hi_lo_lo_hi_hi, data[22]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_lo = cat(io_out_bits_hi_lo_lo_hi, io_out_bits_hi_lo_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_hi_lo = cat(data[26], data[25]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_hi_hi_hi = cat(data[29], data[28]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_hi_hi = cat(io_out_bits_hi_lo_hi_hi_hi, data[27]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo_hi = cat(io_out_bits_hi_lo_hi_hi, io_out_bits_hi_lo_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_lo = cat(io_out_bits_hi_lo_hi, io_out_bits_hi_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_lo_lo = cat(data[31], data[30]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_lo_hi_hi = cat(data[34], data[33]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_lo_hi = cat(io_out_bits_hi_hi_lo_hi_hi, data[32]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_lo = cat(io_out_bits_hi_hi_lo_hi, io_out_bits_hi_hi_lo_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_hi_lo_hi = cat(data[37], data[36]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_hi_lo = cat(io_out_bits_hi_hi_hi_lo_hi, data[35]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_hi_hi_hi = cat(data[40], data[39]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_hi_hi = cat(io_out_bits_hi_hi_hi_hi_hi, data[38]) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi_hi = cat(io_out_bits_hi_hi_hi_hi, io_out_bits_hi_hi_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi_hi = cat(io_out_bits_hi_hi_hi, io_out_bits_hi_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node io_out_bits_hi = cat(io_out_bits_hi_hi, io_out_bits_hi_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    node _io_out_bits_T = cat(io_out_bits_hi, io_out_bits_lo) @[generators/testchipip/src/main/scala/Serdes.scala 210:23]
    wire _io_out_bits_WIRE : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    wire _io_out_bits_WIRE_1 : UInt<164> @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE_1 <= _io_out_bits_T @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_1 = bits(_io_out_bits_WIRE_1, 0, 0) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.last <= _io_out_bits_T_1 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_2 = bits(_io_out_bits_WIRE_1, 9, 1) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.union <= _io_out_bits_T_2 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_3 = bits(_io_out_bits_WIRE_1, 10, 10) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.corrupt <= _io_out_bits_T_3 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_4 = bits(_io_out_bits_WIRE_1, 74, 11) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.data <= _io_out_bits_T_4 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_5 = bits(_io_out_bits_WIRE_1, 138, 75) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.address <= _io_out_bits_T_5 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_6 = bits(_io_out_bits_WIRE_1, 146, 139) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.source <= _io_out_bits_T_6 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_7 = bits(_io_out_bits_WIRE_1, 154, 147) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.size <= _io_out_bits_T_7 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_8 = bits(_io_out_bits_WIRE_1, 157, 155) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.param <= _io_out_bits_T_8 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_9 = bits(_io_out_bits_WIRE_1, 160, 158) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.opcode <= _io_out_bits_T_9 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    node _io_out_bits_T_10 = bits(_io_out_bits_WIRE_1, 163, 161) @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    _io_out_bits_WIRE.chanId <= _io_out_bits_T_10 @[generators/testchipip/src/main/scala/Serdes.scala 210:38]
    io.out.bits <= _io_out_bits_WIRE @[generators/testchipip/src/main/scala/Serdes.scala 210:15]
    node _io_busy_T = neq(recvCount, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 211:24]
    node _io_busy_T_1 = eq(receiving, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 211:35]
    node _io_busy_T_2 = or(_io_busy_T, _io_busy_T_1) @[generators/testchipip/src/main/scala/Serdes.scala 211:32]
    io.busy <= _io_busy_T_2 @[generators/testchipip/src/main/scala/Serdes.scala 211:11]
    node _T_1 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_1 : @[generators/testchipip/src/main/scala/Serdes.scala 213:21]
      data[recvCount] <= io.in.bits @[generators/testchipip/src/main/scala/Serdes.scala 214:21]
    when recvDone : @[generators/testchipip/src/main/scala/Serdes.scala 217:19]
      receiving <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 217:31]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_2 : @[generators/testchipip/src/main/scala/Serdes.scala 219:22]
      receiving <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 219:34]


  module TLSerdesser :
    input clock : Clock
    input reset : Reset
    output auto : { flip manager_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, client_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output io : { ser : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, debug : { ser_busy : UInt<1>, des_busy : UInt<1>}} @[generators/testchipip/src/main/scala/Serdes.scala 626:16]

    wire clientNodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    clientNodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clientNodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire managerNodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    managerNodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    managerNodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.client_out <= clientNodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    managerNodeIn <= auto.manager_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire _outChannels_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _outChannels_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _outChannels_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _outChannels_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire outChannels_0 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    outChannels_0.bits <= _outChannels_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    outChannels_0.valid <= _outChannels_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    outChannels_0.ready <= _outChannels_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire _outChannels_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _outChannels_WIRE_1.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire outChannels_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    outChannels_2.bits <= _outChannels_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    outChannels_2.valid <= _outChannels_WIRE_1.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    outChannels_2.ready <= _outChannels_WIRE_1.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire _outChannels_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _outChannels_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire outChannels_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    outChannels_3.bits <= _outChannels_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    outChannels_3.valid <= _outChannels_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    outChannels_3.ready <= _outChannels_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    inst outArb of HellaPeekingArbiter @[generators/testchipip/src/main/scala/Serdes.scala 648:24]
    outArb.clock <= clock
    outArb.reset <= reset
    inst outSer of GenericSerializer @[generators/testchipip/src/main/scala/Serdes.scala 650:24]
    outSer.clock <= clock
    outSer.reset <= reset
    wire merged : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}} @[generators/testchipip/src/main/scala/Serdes.scala 356:22]
    merged.valid <= outChannels_0.valid @[generators/testchipip/src/main/scala/Serdes.scala 357:18]
    wire merged_bits_merged : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 334:22]
    merged_bits_merged.chanId <= UInt<3>("h4") @[generators/testchipip/src/main/scala/Serdes.scala 335:20]
    merged_bits_merged.opcode <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 336:20]
    merged_bits_merged.param <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 337:20]
    merged_bits_merged.size <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 338:20]
    merged_bits_merged.source <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 339:20]
    merged_bits_merged.address <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 340:20]
    merged_bits_merged.data <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 341:20]
    merged_bits_merged.corrupt is invalid @[generators/testchipip/src/main/scala/Serdes.scala 343:26]
    node _merged_bits_merged_union_T = cat(outChannels_0.bits.sink, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 344:28]
    merged_bits_merged.union <= _merged_bits_merged_union_T @[generators/testchipip/src/main/scala/Serdes.scala 344:22]
    merged_bits_merged.last <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 348:20]
    merged.bits <= merged_bits_merged @[generators/testchipip/src/main/scala/Serdes.scala 358:17]
    node _merged_bits_last_T = and(outChannels_0.ready, outChannels_0.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg merged_bits_last_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _merged_bits_last_counter1_T = sub(merged_bits_last_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_counter1 = tail(_merged_bits_last_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_first = eq(merged_bits_last_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _merged_bits_last_last_T = eq(merged_bits_last_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _merged_bits_last_last_T_1 = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node merged_bits_last_last = or(_merged_bits_last_last_T, _merged_bits_last_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node merged_bits_last_done = and(merged_bits_last_last, _merged_bits_last_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _merged_bits_last_count_T = not(merged_bits_last_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node merged_bits_last_count = and(UInt<1>("h0"), _merged_bits_last_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _merged_bits_last_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _merged_bits_last_counter_T = mux(merged_bits_last_first, UInt<1>("h0"), merged_bits_last_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      merged_bits_last_counter <= _merged_bits_last_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    merged.bits.last <= merged_bits_last_last @[generators/testchipip/src/main/scala/Serdes.scala 365:22]
    outChannels_0.ready <= merged.ready @[generators/testchipip/src/main/scala/Serdes.scala 366:16]
    wire merged_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}} @[generators/testchipip/src/main/scala/Serdes.scala 356:22]
    merged_1.valid <= clientNodeOut.d.valid @[generators/testchipip/src/main/scala/Serdes.scala 357:18]
    wire merged_bits_merged_1 : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 313:22]
    merged_bits_merged_1.chanId <= UInt<2>("h3") @[generators/testchipip/src/main/scala/Serdes.scala 314:20]
    merged_bits_merged_1.opcode <= clientNodeOut.d.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 315:20]
    merged_bits_merged_1.param <= clientNodeOut.d.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 316:20]
    merged_bits_merged_1.size <= clientNodeOut.d.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 317:20]
    merged_bits_merged_1.source <= clientNodeOut.d.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 318:20]
    merged_bits_merged_1.address is invalid @[generators/testchipip/src/main/scala/Serdes.scala 319:20]
    merged_bits_merged_1.data <= clientNodeOut.d.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 320:20]
    merged_bits_merged_1.corrupt <= clientNodeOut.d.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 322:26]
    node _merged_bits_merged_union_T_1 = cat(clientNodeOut.d.bits.sink, clientNodeOut.d.bits.denied) @[generators/testchipip/src/main/scala/Serdes.scala 323:28]
    merged_bits_merged_1.union <= _merged_bits_merged_union_T_1 @[generators/testchipip/src/main/scala/Serdes.scala 323:22]
    merged_bits_merged_1.last <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 327:20]
    merged_1.bits <= merged_bits_merged_1 @[generators/testchipip/src/main/scala/Serdes.scala 358:17]
    node _merged_bits_last_T_1 = and(clientNodeOut.d.ready, clientNodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _merged_bits_last_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _merged_bits_last_beats1_decode_T_1 = dshl(_merged_bits_last_beats1_decode_T, clientNodeOut.d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _merged_bits_last_beats1_decode_T_2 = bits(_merged_bits_last_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _merged_bits_last_beats1_decode_T_3 = not(_merged_bits_last_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node merged_bits_last_beats1_decode = shr(_merged_bits_last_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node merged_bits_last_beats1_opdata = bits(clientNodeOut.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node merged_bits_last_beats1 = mux(merged_bits_last_beats1_opdata, merged_bits_last_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg merged_bits_last_counter_1 : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _merged_bits_last_counter1_T_1 = sub(merged_bits_last_counter_1, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_counter1_1 = tail(_merged_bits_last_counter1_T_1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_first_1 = eq(merged_bits_last_counter_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _merged_bits_last_last_T_2 = eq(merged_bits_last_counter_1, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _merged_bits_last_last_T_3 = eq(merged_bits_last_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node merged_bits_last_last_1 = or(_merged_bits_last_last_T_2, _merged_bits_last_last_T_3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node merged_bits_last_done_1 = and(merged_bits_last_last_1, _merged_bits_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _merged_bits_last_count_T_1 = not(merged_bits_last_counter1_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node merged_bits_last_count_1 = and(merged_bits_last_beats1, _merged_bits_last_count_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _merged_bits_last_T_1 : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _merged_bits_last_counter_T_1 = mux(merged_bits_last_first_1, merged_bits_last_beats1, merged_bits_last_counter1_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      merged_bits_last_counter_1 <= _merged_bits_last_counter_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    merged_1.bits.last <= merged_bits_last_last_1 @[generators/testchipip/src/main/scala/Serdes.scala 365:22]
    clientNodeOut.d.ready <= merged_1.ready @[generators/testchipip/src/main/scala/Serdes.scala 366:16]
    wire merged_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}} @[generators/testchipip/src/main/scala/Serdes.scala 356:22]
    merged_2.valid <= outChannels_2.valid @[generators/testchipip/src/main/scala/Serdes.scala 357:18]
    wire merged_bits_merged_2 : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 292:22]
    merged_bits_merged_2.chanId <= UInt<2>("h2") @[generators/testchipip/src/main/scala/Serdes.scala 293:20]
    merged_bits_merged_2.opcode <= outChannels_2.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 294:20]
    merged_bits_merged_2.param <= outChannels_2.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 295:20]
    merged_bits_merged_2.size <= outChannels_2.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 296:20]
    merged_bits_merged_2.source <= outChannels_2.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 297:20]
    merged_bits_merged_2.address <= outChannels_2.bits.address @[generators/testchipip/src/main/scala/Serdes.scala 298:20]
    merged_bits_merged_2.data <= outChannels_2.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 299:20]
    merged_bits_merged_2.corrupt <= outChannels_2.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 301:26]
    merged_bits_merged_2.union is invalid @[generators/testchipip/src/main/scala/Serdes.scala 302:22]
    merged_bits_merged_2.last <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 306:20]
    merged_2.bits <= merged_bits_merged_2 @[generators/testchipip/src/main/scala/Serdes.scala 358:17]
    node _merged_bits_last_T_2 = and(outChannels_2.ready, outChannels_2.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _merged_bits_last_beats1_decode_T_4 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _merged_bits_last_beats1_decode_T_5 = dshl(_merged_bits_last_beats1_decode_T_4, outChannels_2.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _merged_bits_last_beats1_decode_T_6 = bits(_merged_bits_last_beats1_decode_T_5, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _merged_bits_last_beats1_decode_T_7 = not(_merged_bits_last_beats1_decode_T_6) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node merged_bits_last_beats1_decode_1 = shr(_merged_bits_last_beats1_decode_T_7, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node merged_bits_last_beats1_opdata_1 = bits(outChannels_2.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node merged_bits_last_beats1_1 = mux(UInt<1>("h0"), merged_bits_last_beats1_decode_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg merged_bits_last_counter_2 : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _merged_bits_last_counter1_T_2 = sub(merged_bits_last_counter_2, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_counter1_2 = tail(_merged_bits_last_counter1_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_first_2 = eq(merged_bits_last_counter_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _merged_bits_last_last_T_4 = eq(merged_bits_last_counter_2, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _merged_bits_last_last_T_5 = eq(merged_bits_last_beats1_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node merged_bits_last_last_2 = or(_merged_bits_last_last_T_4, _merged_bits_last_last_T_5) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node merged_bits_last_done_2 = and(merged_bits_last_last_2, _merged_bits_last_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _merged_bits_last_count_T_2 = not(merged_bits_last_counter1_2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node merged_bits_last_count_2 = and(merged_bits_last_beats1_1, _merged_bits_last_count_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _merged_bits_last_T_2 : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _merged_bits_last_counter_T_2 = mux(merged_bits_last_first_2, merged_bits_last_beats1_1, merged_bits_last_counter1_2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      merged_bits_last_counter_2 <= _merged_bits_last_counter_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    merged_2.bits.last <= merged_bits_last_last_2 @[generators/testchipip/src/main/scala/Serdes.scala 365:22]
    outChannels_2.ready <= merged_2.ready @[generators/testchipip/src/main/scala/Serdes.scala 366:16]
    wire merged_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}} @[generators/testchipip/src/main/scala/Serdes.scala 356:22]
    merged_3.valid <= outChannels_3.valid @[generators/testchipip/src/main/scala/Serdes.scala 357:18]
    wire merged_bits_merged_3 : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 274:22]
    merged_bits_merged_3.chanId <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 275:20]
    merged_bits_merged_3.opcode <= outChannels_3.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 276:20]
    merged_bits_merged_3.param <= outChannels_3.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 277:20]
    merged_bits_merged_3.size <= outChannels_3.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 278:20]
    merged_bits_merged_3.source <= outChannels_3.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 279:20]
    merged_bits_merged_3.address <= outChannels_3.bits.address @[generators/testchipip/src/main/scala/Serdes.scala 280:20]
    merged_bits_merged_3.data <= outChannels_3.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 281:20]
    merged_bits_merged_3.corrupt <= outChannels_3.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 283:26]
    merged_bits_merged_3.union <= outChannels_3.bits.mask @[generators/testchipip/src/main/scala/Serdes.scala 284:20]
    merged_bits_merged_3.last <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 285:20]
    merged_3.bits <= merged_bits_merged_3 @[generators/testchipip/src/main/scala/Serdes.scala 358:17]
    node _merged_bits_last_T_3 = and(outChannels_3.ready, outChannels_3.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _merged_bits_last_beats1_decode_T_8 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _merged_bits_last_beats1_decode_T_9 = dshl(_merged_bits_last_beats1_decode_T_8, outChannels_3.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _merged_bits_last_beats1_decode_T_10 = bits(_merged_bits_last_beats1_decode_T_9, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _merged_bits_last_beats1_decode_T_11 = not(_merged_bits_last_beats1_decode_T_10) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node merged_bits_last_beats1_decode_2 = shr(_merged_bits_last_beats1_decode_T_11, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _merged_bits_last_beats1_opdata_T = bits(outChannels_3.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node merged_bits_last_beats1_opdata_2 = eq(_merged_bits_last_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node merged_bits_last_beats1_2 = mux(UInt<1>("h0"), merged_bits_last_beats1_decode_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg merged_bits_last_counter_3 : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _merged_bits_last_counter1_T_3 = sub(merged_bits_last_counter_3, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_counter1_3 = tail(_merged_bits_last_counter1_T_3, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_first_3 = eq(merged_bits_last_counter_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _merged_bits_last_last_T_6 = eq(merged_bits_last_counter_3, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _merged_bits_last_last_T_7 = eq(merged_bits_last_beats1_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node merged_bits_last_last_3 = or(_merged_bits_last_last_T_6, _merged_bits_last_last_T_7) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node merged_bits_last_done_3 = and(merged_bits_last_last_3, _merged_bits_last_T_3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _merged_bits_last_count_T_3 = not(merged_bits_last_counter1_3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node merged_bits_last_count_3 = and(merged_bits_last_beats1_2, _merged_bits_last_count_T_3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _merged_bits_last_T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _merged_bits_last_counter_T_3 = mux(merged_bits_last_first_3, merged_bits_last_beats1_2, merged_bits_last_counter1_3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      merged_bits_last_counter_3 <= _merged_bits_last_counter_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    merged_3.bits.last <= merged_bits_last_last_3 @[generators/testchipip/src/main/scala/Serdes.scala 365:22]
    outChannels_3.ready <= merged_3.ready @[generators/testchipip/src/main/scala/Serdes.scala 366:16]
    wire merged_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>}} @[generators/testchipip/src/main/scala/Serdes.scala 356:22]
    merged_4.valid <= managerNodeIn.a.valid @[generators/testchipip/src/main/scala/Serdes.scala 357:18]
    wire merged_bits_merged_4 : { chanId : UInt<3>, opcode : UInt<3>, param : UInt<3>, size : UInt<8>, source : UInt<8>, address : UInt<64>, data : UInt<64>, corrupt : UInt<1>, union : UInt<9>, last : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 256:22]
    merged_bits_merged_4.chanId <= UInt<1>("h0") @[generators/testchipip/src/main/scala/Serdes.scala 257:20]
    merged_bits_merged_4.opcode <= managerNodeIn.a.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 258:20]
    merged_bits_merged_4.param <= managerNodeIn.a.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 259:20]
    merged_bits_merged_4.size <= managerNodeIn.a.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 260:20]
    merged_bits_merged_4.source <= managerNodeIn.a.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 261:20]
    merged_bits_merged_4.address <= managerNodeIn.a.bits.address @[generators/testchipip/src/main/scala/Serdes.scala 262:20]
    merged_bits_merged_4.data <= managerNodeIn.a.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 263:20]
    merged_bits_merged_4.corrupt <= managerNodeIn.a.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 265:26]
    merged_bits_merged_4.union <= managerNodeIn.a.bits.mask @[generators/testchipip/src/main/scala/Serdes.scala 266:20]
    merged_bits_merged_4.last <= UInt<1>("h1") @[generators/testchipip/src/main/scala/Serdes.scala 267:20]
    merged_4.bits <= merged_bits_merged_4 @[generators/testchipip/src/main/scala/Serdes.scala 358:17]
    node _merged_bits_last_T_4 = and(managerNodeIn.a.ready, managerNodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _merged_bits_last_beats1_decode_T_12 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _merged_bits_last_beats1_decode_T_13 = dshl(_merged_bits_last_beats1_decode_T_12, managerNodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _merged_bits_last_beats1_decode_T_14 = bits(_merged_bits_last_beats1_decode_T_13, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _merged_bits_last_beats1_decode_T_15 = not(_merged_bits_last_beats1_decode_T_14) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node merged_bits_last_beats1_decode_3 = shr(_merged_bits_last_beats1_decode_T_15, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _merged_bits_last_beats1_opdata_T_1 = bits(managerNodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node merged_bits_last_beats1_opdata_3 = eq(_merged_bits_last_beats1_opdata_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node merged_bits_last_beats1_3 = mux(merged_bits_last_beats1_opdata_3, merged_bits_last_beats1_decode_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg merged_bits_last_counter_4 : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _merged_bits_last_counter1_T_4 = sub(merged_bits_last_counter_4, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_counter1_4 = tail(_merged_bits_last_counter1_T_4, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node merged_bits_last_first_4 = eq(merged_bits_last_counter_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _merged_bits_last_last_T_8 = eq(merged_bits_last_counter_4, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _merged_bits_last_last_T_9 = eq(merged_bits_last_beats1_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node merged_bits_last_last_4 = or(_merged_bits_last_last_T_8, _merged_bits_last_last_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node merged_bits_last_done_4 = and(merged_bits_last_last_4, _merged_bits_last_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _merged_bits_last_count_T_4 = not(merged_bits_last_counter1_4) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node merged_bits_last_count_4 = and(merged_bits_last_beats1_3, _merged_bits_last_count_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _merged_bits_last_T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _merged_bits_last_counter_T_4 = mux(merged_bits_last_first_4, merged_bits_last_beats1_3, merged_bits_last_counter1_4) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      merged_bits_last_counter_4 <= _merged_bits_last_counter_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    merged_4.bits.last <= merged_bits_last_last_4 @[generators/testchipip/src/main/scala/Serdes.scala 365:22]
    managerNodeIn.a.ready <= merged_4.ready @[generators/testchipip/src/main/scala/Serdes.scala 366:16]
    outArb.io.in[0] <= merged @[generators/testchipip/src/main/scala/Serdes.scala 651:18]
    outArb.io.in[1] <= merged_1 @[generators/testchipip/src/main/scala/Serdes.scala 651:18]
    outArb.io.in[2] <= merged_2 @[generators/testchipip/src/main/scala/Serdes.scala 651:18]
    outArb.io.in[3] <= merged_3 @[generators/testchipip/src/main/scala/Serdes.scala 651:18]
    outArb.io.in[4] <= merged_4 @[generators/testchipip/src/main/scala/Serdes.scala 651:18]
    outSer.io.in <= outArb.io.out @[generators/testchipip/src/main/scala/Serdes.scala 652:18]
    io.ser.out.bits <= outSer.io.out.bits @[generators/testchipip/src/main/scala/Serdes.scala 653:16]
    io.ser.out.valid <= outSer.io.out.valid @[generators/testchipip/src/main/scala/Serdes.scala 653:16]
    outSer.io.out.ready <= io.ser.out.ready @[generators/testchipip/src/main/scala/Serdes.scala 653:16]
    io.debug.ser_busy <= outSer.io.busy @[generators/testchipip/src/main/scala/Serdes.scala 654:23]
    inst inDes of GenericDeserializer @[generators/testchipip/src/main/scala/Serdes.scala 656:23]
    inDes.clock <= clock
    inDes.reset <= reset
    inDes.io.in <= io.ser.in @[generators/testchipip/src/main/scala/Serdes.scala 657:17]
    io.debug.des_busy <= inDes.io.busy @[generators/testchipip/src/main/scala/Serdes.scala 658:23]
    node _clientNodeOut_a_valid_T = eq(inDes.io.out.bits.chanId, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Serdes.scala 238:37]
    node _clientNodeOut_a_valid_T_1 = and(inDes.io.out.valid, _clientNodeOut_a_valid_T) @[generators/testchipip/src/main/scala/Serdes.scala 659:45]
    clientNodeOut.a.valid <= _clientNodeOut_a_valid_T_1 @[generators/testchipip/src/main/scala/Serdes.scala 659:23]
    wire clientNodeOut_a_bits_a : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 373:17]
    clientNodeOut_a_bits_a.opcode <= inDes.io.out.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 374:15]
    clientNodeOut_a_bits_a.param <= inDes.io.out.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 375:15]
    clientNodeOut_a_bits_a.size <= inDes.io.out.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 376:15]
    clientNodeOut_a_bits_a.source <= inDes.io.out.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 377:15]
    clientNodeOut_a_bits_a.address <= inDes.io.out.bits.address @[generators/testchipip/src/main/scala/Serdes.scala 378:15]
    clientNodeOut_a_bits_a.data <= inDes.io.out.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 379:15]
    clientNodeOut_a_bits_a.corrupt <= inDes.io.out.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 381:17]
    clientNodeOut_a_bits_a.mask <= inDes.io.out.bits.union @[generators/testchipip/src/main/scala/Serdes.scala 384:15]
    clientNodeOut.a.bits <= clientNodeOut_a_bits_a @[generators/testchipip/src/main/scala/Serdes.scala 660:22]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _T = eq(inDes.io.out.bits.chanId, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Serdes.scala 239:37]
    node _T_1 = and(inDes.io.out.valid, _T) @[generators/testchipip/src/main/scala/Serdes.scala 661:46]
    _WIRE_1.valid <= _T_1 @[generators/testchipip/src/main/scala/Serdes.scala 661:24]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire b : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 402:17]
    b.opcode <= inDes.io.out.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 403:15]
    b.param <= inDes.io.out.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 404:15]
    b.size <= inDes.io.out.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 405:15]
    b.source <= inDes.io.out.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 406:15]
    b.address <= inDes.io.out.bits.address @[generators/testchipip/src/main/scala/Serdes.scala 407:15]
    b.data <= inDes.io.out.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 408:15]
    b.corrupt <= inDes.io.out.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 410:17]
    b.mask <= inDes.io.out.bits.union @[generators/testchipip/src/main/scala/Serdes.scala 413:15]
    _WIRE_3.bits <= b @[generators/testchipip/src/main/scala/Serdes.scala 662:23]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_2 = eq(inDes.io.out.bits.chanId, UInt<2>("h2")) @[generators/testchipip/src/main/scala/Serdes.scala 240:37]
    node _T_3 = and(inDes.io.out.valid, _T_2) @[generators/testchipip/src/main/scala/Serdes.scala 663:45]
    _WIRE_5.valid <= _T_3 @[generators/testchipip/src/main/scala/Serdes.scala 663:23]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire c : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 431:17]
    c.opcode <= inDes.io.out.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 432:15]
    c.param <= inDes.io.out.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 433:15]
    c.size <= inDes.io.out.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 434:15]
    c.source <= inDes.io.out.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 435:15]
    c.address <= inDes.io.out.bits.address @[generators/testchipip/src/main/scala/Serdes.scala 436:15]
    c.data <= inDes.io.out.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 437:15]
    c.corrupt <= inDes.io.out.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 439:17]
    _WIRE_7.bits <= c @[generators/testchipip/src/main/scala/Serdes.scala 664:22]
    node _managerNodeIn_d_valid_T = eq(inDes.io.out.bits.chanId, UInt<2>("h3")) @[generators/testchipip/src/main/scala/Serdes.scala 241:37]
    node _managerNodeIn_d_valid_T_1 = and(inDes.io.out.valid, _managerNodeIn_d_valid_T) @[generators/testchipip/src/main/scala/Serdes.scala 665:46]
    managerNodeIn.d.valid <= _managerNodeIn_d_valid_T_1 @[generators/testchipip/src/main/scala/Serdes.scala 665:24]
    wire managerNodeIn_d_bits_d : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[generators/testchipip/src/main/scala/Serdes.scala 459:17]
    managerNodeIn_d_bits_d.opcode <= inDes.io.out.bits.opcode @[generators/testchipip/src/main/scala/Serdes.scala 460:15]
    managerNodeIn_d_bits_d.param <= inDes.io.out.bits.param @[generators/testchipip/src/main/scala/Serdes.scala 461:15]
    managerNodeIn_d_bits_d.size <= inDes.io.out.bits.size @[generators/testchipip/src/main/scala/Serdes.scala 462:15]
    managerNodeIn_d_bits_d.source <= inDes.io.out.bits.source @[generators/testchipip/src/main/scala/Serdes.scala 463:15]
    managerNodeIn_d_bits_d.data <= inDes.io.out.bits.data @[generators/testchipip/src/main/scala/Serdes.scala 464:15]
    managerNodeIn_d_bits_d.corrupt <= inDes.io.out.bits.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 466:17]
    node _managerNodeIn_d_bits_d_sink_T = dshr(inDes.io.out.bits.union, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Serdes.scala 467:31]
    managerNodeIn_d_bits_d.sink <= _managerNodeIn_d_bits_d_sink_T @[generators/testchipip/src/main/scala/Serdes.scala 467:17]
    node _managerNodeIn_d_bits_d_denied_T = bits(inDes.io.out.bits.union, 0, 0) @[generators/testchipip/src/main/scala/Serdes.scala 468:30]
    managerNodeIn_d_bits_d.denied <= _managerNodeIn_d_bits_d_denied_T @[generators/testchipip/src/main/scala/Serdes.scala 468:17]
    managerNodeIn.d.bits.corrupt <= managerNodeIn_d_bits_d.corrupt @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.data <= managerNodeIn_d_bits_d.data @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.denied <= managerNodeIn_d_bits_d.denied @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.sink <= managerNodeIn_d_bits_d.sink @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.source <= managerNodeIn_d_bits_d.source @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.size <= managerNodeIn_d_bits_d.size @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.param <= managerNodeIn_d_bits_d.param @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    managerNodeIn.d.bits.opcode <= managerNodeIn_d_bits_d.opcode @[generators/testchipip/src/main/scala/Serdes.scala 666:23]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_8.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _T_4 = eq(inDes.io.out.bits.chanId, UInt<3>("h4")) @[generators/testchipip/src/main/scala/Serdes.scala 242:37]
    node _T_5 = and(inDes.io.out.valid, _T_4) @[generators/testchipip/src/main/scala/Serdes.scala 667:45]
    _WIRE_9.valid <= _T_5 @[generators/testchipip/src/main/scala/Serdes.scala 667:23]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire e : { sink : UInt<2>} @[generators/testchipip/src/main/scala/Serdes.scala 491:17]
    node _e_sink_T = dshr(inDes.io.out.bits.union, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Serdes.scala 493:28]
    e.sink <= _e_sink_T @[generators/testchipip/src/main/scala/Serdes.scala 493:14]
    _WIRE_11.bits <= e @[generators/testchipip/src/main/scala/Serdes.scala 668:22]
    wire _inDes_io_out_ready_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _inDes_io_out_ready_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _inDes_io_out_ready_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _inDes_io_out_ready_WIRE_1.bits <= _inDes_io_out_ready_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _inDes_io_out_ready_WIRE_1.valid <= _inDes_io_out_ready_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _inDes_io_out_ready_WIRE_1.ready <= _inDes_io_out_ready_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire _inDes_io_out_ready_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _inDes_io_out_ready_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _inDes_io_out_ready_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _inDes_io_out_ready_WIRE_3.bits <= _inDes_io_out_ready_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _inDes_io_out_ready_WIRE_3.valid <= _inDes_io_out_ready_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _inDes_io_out_ready_WIRE_3.ready <= _inDes_io_out_ready_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire _inDes_io_out_ready_WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _inDes_io_out_ready_WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _inDes_io_out_ready_WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _inDes_io_out_ready_WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _inDes_io_out_ready_WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _inDes_io_out_ready_WIRE_5.bits <= _inDes_io_out_ready_WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _inDes_io_out_ready_WIRE_5.valid <= _inDes_io_out_ready_WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _inDes_io_out_ready_WIRE_5.ready <= _inDes_io_out_ready_WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _inDes_io_out_ready_T = eq(UInt<1>("h0"), inDes.io.out.bits.chanId) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_1 = mux(_inDes_io_out_ready_T, clientNodeOut.a.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_2 = eq(UInt<1>("h1"), inDes.io.out.bits.chanId) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_3 = mux(_inDes_io_out_ready_T_2, _inDes_io_out_ready_WIRE_1.ready, _inDes_io_out_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_4 = eq(UInt<2>("h2"), inDes.io.out.bits.chanId) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_5 = mux(_inDes_io_out_ready_T_4, _inDes_io_out_ready_WIRE_3.ready, _inDes_io_out_ready_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_6 = eq(UInt<2>("h3"), inDes.io.out.bits.chanId) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_7 = mux(_inDes_io_out_ready_T_6, managerNodeIn.d.ready, _inDes_io_out_ready_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_8 = eq(UInt<3>("h4"), inDes.io.out.bits.chanId) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _inDes_io_out_ready_T_9 = mux(_inDes_io_out_ready_T_8, _inDes_io_out_ready_WIRE_5.ready, _inDes_io_out_ready_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    inDes.io.out.ready <= _inDes_io_out_ready_T_9 @[generators/testchipip/src/main/scala/Serdes.scala 669:24]

  module Queue_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBuffer_4 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_a_q of Queue_54 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeOut_a_q.clock <= clock
    nodeOut_a_q.reset <= reset
    nodeOut_a_q.io.enq.valid <= nodeIn.a.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeOut_a_q.io.enq.bits.corrupt <= nodeIn.a.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.data <= nodeIn.a.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.mask <= nodeIn.a.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.address <= nodeIn.a.bits.address @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.source <= nodeIn.a.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.size <= nodeIn.a.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.param <= nodeIn.a.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.opcode <= nodeIn.a.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn.a.ready <= nodeOut_a_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeOut.a.bits <= nodeOut_a_q.io.deq.bits @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut.a.valid <= nodeOut_a_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut_a_q.io.deq.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    inst nodeIn_d_q of Queue_55 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeIn_d_q.clock <= clock
    nodeIn_d_q.reset <= reset
    nodeIn_d_q.io.enq.valid <= nodeOut.d.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeIn_d_q.io.enq.bits.corrupt <= nodeOut.d.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.data <= nodeOut.d.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.denied <= nodeOut.d.bits.denied @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.sink <= nodeOut.d.bits.sink @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.source <= nodeOut.d.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.size <= nodeOut.d.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.param <= nodeOut.d.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.opcode <= nodeOut.d.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut.d.ready <= nodeIn_d_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeIn.d.bits.corrupt <= nodeIn_d_q.io.deq.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.data <= nodeIn_d_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.denied <= nodeIn_d_q.io.deq.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.sink <= nodeIn_d_q.io.deq.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.source <= nodeIn_d_q.io.deq.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.size <= nodeIn_d_q.io.deq.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.param <= nodeIn_d_q.io.deq.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.opcode <= nodeIn_d_q.io.deq.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.valid <= nodeIn_d_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn_d_q.io.deq.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 46:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 47:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 48:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 49:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 50:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 51:21]

  module Queue_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBuffer_5 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_a_q of Queue_56 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeOut_a_q.clock <= clock
    nodeOut_a_q.reset <= reset
    nodeOut_a_q.io.enq.valid <= nodeIn.a.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeOut_a_q.io.enq.bits.corrupt <= nodeIn.a.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.data <= nodeIn.a.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.mask <= nodeIn.a.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.address <= nodeIn.a.bits.address @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.source <= nodeIn.a.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.size <= nodeIn.a.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.param <= nodeIn.a.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.opcode <= nodeIn.a.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn.a.ready <= nodeOut_a_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeOut.a.bits <= nodeOut_a_q.io.deq.bits @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut.a.valid <= nodeOut_a_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut_a_q.io.deq.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    inst nodeIn_d_q of Queue_57 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeIn_d_q.clock <= clock
    nodeIn_d_q.reset <= reset
    nodeIn_d_q.io.enq.valid <= nodeOut.d.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeIn_d_q.io.enq.bits.corrupt <= nodeOut.d.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.data <= nodeOut.d.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.denied <= nodeOut.d.bits.denied @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.sink <= nodeOut.d.bits.sink @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.source <= nodeOut.d.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.size <= nodeOut.d.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.param <= nodeOut.d.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.opcode <= nodeOut.d.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut.d.ready <= nodeIn_d_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeIn.d.bits.corrupt <= nodeIn_d_q.io.deq.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.data <= nodeIn_d_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.denied <= nodeIn_d_q.io.deq.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.sink <= nodeIn_d_q.io.deq.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.source <= nodeIn_d_q.io.deq.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.size <= nodeIn_d_q.io.deq.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.param <= nodeIn_d_q.io.deq.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.opcode <= nodeIn_d_q.io.deq.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.valid <= nodeIn_d_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn_d_q.io.deq.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 46:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 47:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 48:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 49:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 50:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 51:21]

  module TLInterconnectCoupler_5 :
    input clock : Clock
    input reset : Reset
    output auto : { flip buffer_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, tl_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst buffer of TLBuffer_5 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer.clock <= clock
    buffer.reset <= reset
    wire tlOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    tlOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire tlIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tlIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlOut <= tlIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    buffer.auto.out.d <= tlIn.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    tlIn.a.bits <= buffer.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    tlIn.a.valid <= buffer.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    buffer.auto.out.a.ready <= tlIn.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    auto.tl_out <= tlOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    buffer.auto.in <= auto.buffer_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]

  module UARTRx :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip in : UInt<1>, out : { valid : UInt<1>, bits : UInt<8>}, flip div : UInt<16>} @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 29:14]

    reg debounce : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 59:25]
    node debounce_max = eq(debounce, UInt<2>("h3")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 60:32]
    node debounce_min = eq(debounce, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 61:32]
    reg prescaler : UInt<13>, clock with :
      reset => (UInt<1>("h0"), prescaler) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 63:22]
    wire start : UInt<1> @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 64:26]
    start <= UInt<1>("h0") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 64:26]
    node pulse = eq(prescaler, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 66:26]
    reg data_count : UInt<4>, clock with :
      reset => (UInt<1>("h0"), data_count) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 70:23]
    node data_last = eq(data_count, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 71:31]
    node _parity_bit_T = eq(data_count, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 72:32]
    node parity_bit = and(_parity_bit_T, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 72:41]
    reg sample_count : UInt<4>, clock with :
      reset => (UInt<1>("h0"), sample_count) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 73:25]
    node sample_mid = eq(sample_count, UInt<3>("h7")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 74:34]
    node sample_last = eq(sample_count, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 76:35]
    node _countdown_T = cat(data_count, sample_count) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 83:22]
    node _countdown_T_1 = sub(_countdown_T, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 83:49]
    node countdown = tail(_countdown_T_1, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 83:49]
    node remainder = bits(io.div, 3, 0) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 88:25]
    node extend = lt(sample_count, remainder) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 89:30]
    node restore = or(start, pulse) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 98:23]
    node _prescaler_in_T = shr(io.div, 4) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 99:42]
    node prescaler_in = mux(restore, _prescaler_in_T, prescaler) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 99:25]
    node _prescaler_next_T = and(restore, extend) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 100:51]
    node _prescaler_next_T_1 = mux(_prescaler_next_T, UInt<1>("h0"), UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 100:42]
    node _prescaler_next_T_2 = sub(prescaler_in, _prescaler_next_T_1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 100:37]
    node prescaler_next = tail(_prescaler_next_T_2, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 100:37]
    reg sample : UInt<3>, clock with :
      reset => (UInt<1>("h0"), sample) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 102:19]
    node _voter_T = bits(sample, 0, 0) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 104:31]
    node _voter_T_1 = bits(sample, 1, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 104:31]
    node _voter_T_2 = bits(sample, 2, 2) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 104:31]
    node _voter_T_3 = and(_voter_T, _voter_T_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 167:48]
    node _voter_T_4 = and(_voter_T, _voter_T_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 167:48]
    node _voter_T_5 = or(_voter_T_3, _voter_T_4) @[generators/rocket-chip/src/main/scala/util/Misc.scala 168:22]
    node _voter_T_6 = and(_voter_T_1, _voter_T_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 167:48]
    node voter = or(_voter_T_5, _voter_T_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 168:22]
    reg shifter : UInt<8>, clock with :
      reset => (UInt<1>("h0"), shifter) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 106:20]
    reg valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 108:22]
    valid <= UInt<1>("h0") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 109:9]
    io.out.valid <= valid @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 110:16]
    io.out.bits <= shifter @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 111:15]
    reg state : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 114:22]
    node _T = eq(UInt<1>("h0"), state) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 116:18]
    when _T : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 116:18]
      node _T_1 = eq(io.in, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 119:15]
      node _T_2 = eq(_T_1, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 119:13]
      node _T_3 = eq(debounce_min, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 119:26]
      node _T_4 = and(_T_2, _T_3) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 119:23]
      when _T_4 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 119:41]
        node _debounce_T = sub(debounce, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 120:30]
        node _debounce_T_1 = tail(_debounce_T, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 120:30]
        debounce <= _debounce_T_1 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 120:18]
      node _T_5 = eq(io.in, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 122:13]
      when _T_5 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 122:21]
        node _debounce_T_2 = add(debounce, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 123:30]
        node _debounce_T_3 = tail(_debounce_T_2, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 123:30]
        debounce <= _debounce_T_3 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 123:18]
        when debounce_max : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 124:29]
          state <= UInt<1>("h1") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 125:17]
          start <= UInt<1>("h1") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 126:17]
          prescaler <= prescaler_next @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 127:21]
          node _data_count_T = add(UInt<4>("h9"), UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 129:42]
          node _data_count_T_1 = tail(_data_count_T, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 129:42]
          node _data_count_T_2 = sub(_data_count_T_1, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 129:92]
          node _data_count_T_3 = tail(_data_count_T_2, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 129:92]
          data_count <= _data_count_T_3 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 129:22]
          sample_count <= UInt<4>("hf") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 131:24]
    else :
      node _T_6 = eq(UInt<1>("h1"), state) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 116:18]
      when _T_6 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 116:18]
        prescaler <= prescaler_next @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 137:17]
        when pulse : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 138:20]
          node _sample_T = cat(sample, io.in) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 140:22]
          sample <= _sample_T @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 140:16]
          node _data_count_T_4 = shr(countdown, 4) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 141:33]
          data_count <= _data_count_T_4 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 141:20]
          node _sample_count_T = bits(countdown, 3, 0) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 142:34]
          sample_count <= _sample_count_T @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 142:22]
          when sample_mid : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 144:27]
            when data_last : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 159:30]
              state <= UInt<1>("h0") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 160:21]
              valid <= UInt<1>("h1") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 161:21]
            else :
              node _shifter_T = shr(shifter, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 163:45]
              node _shifter_T_1 = cat(voter, _shifter_T) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 163:29]
              shifter <= _shifter_T_1 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 163:23]
    node _T_7 = eq(io.en, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 171:9]
    when _T_7 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 171:17]
      debounce <= UInt<1>("h0") @[generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala 172:14]


  module Queue_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : UInt<8> [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  extmodule plusarg_reader :
    output out : UInt<32>
    defname = plusarg_reader
    parameter DEFAULT = 1
    parameter FORMAT = "uart_tx=%d"
    parameter WIDTH = 32

  extmodule plusarg_reader_1 :
    output out : UInt<32>
    defname = plusarg_reader
    parameter DEFAULT = 0
    parameter FORMAT = "uart_tx_printf=%d"
    parameter WIDTH = 32

  module UARTTx :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, out : UInt<1>, flip div : UInt<16>, flip nstop : UInt<1>, tx_busy : UInt<1>} @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 22:14]

    reg prescaler : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 52:26]
    node pulse = eq(prescaler, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 53:26]
    reg counter : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 57:24]
    reg shifter : UInt<9>, clock with :
      reset => (UInt<1>("h0"), shifter) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 58:20]
    reg out : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 59:20]
    io.out <= out @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 60:10]
    inst plusarg_reader of plusarg_reader @[generators/rocket-chip/src/main/scala/util/PlusArg.scala 80:11]
    node plusarg_tx = orr(plusarg_reader.out) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 62:90]
    inst plusarg_reader_1 of plusarg_reader_1 @[generators/rocket-chip/src/main/scala/util/PlusArg.scala 80:11]
    node plusarg_printf = orr(plusarg_reader_1.out) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 63:85]
    node busy = neq(counter, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 65:23]
    node _io_in_ready_T = eq(busy, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 66:27]
    node _io_in_ready_T_1 = and(io.en, _io_in_ready_T) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 66:24]
    io.in.ready <= _io_in_ready_T_1 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 66:15]
    io.tx_busy <= busy @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 67:14]
    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, plusarg_printf) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 68:20]
    when _T_1 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 68:39]
      node _T_2 = asUInt(reset) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 69:11]
      node _T_3 = eq(_T_2, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 69:11]
      when _T_3 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 69:11]
        printf(clock, UInt<1>("h1"), "UART TX (%x): %c\n", io.in.bits, io.in.bits) : printf @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 69:11]
    node _T_4 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_5 = and(_T_4, plusarg_tx) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 71:20]
    when _T_5 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 71:35]
      node _shifter_T = bits(io.in.bits, 7, 0) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 86:38]
      node shifter_hi = cat(UInt<1>("h1"), _shifter_T) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 86:21]
      node _shifter_T_1 = cat(shifter_hi, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 86:21]
      shifter <= _shifter_T_1 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 86:15]
      node _counter_T = eq(io.nstop, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 88:19]
      node _counter_T_1 = eq(io.nstop, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 88:19]
      node _counter_T_2 = mux(_counter_T, UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
      node _counter_T_3 = mux(_counter_T_1, UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
      node _counter_T_4 = or(_counter_T_2, _counter_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
      wire _counter_WIRE : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
      _counter_WIRE <= _counter_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
      node _counter_T_5 = sub(_counter_WIRE, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 88:47]
      node _counter_T_6 = tail(_counter_T_5, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 88:47]
      counter <= _counter_T_6 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 87:15]
    when busy : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 91:15]
      node _prescaler_T = or(pulse, UInt<1>("h0")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 92:28]
      node _prescaler_T_1 = sub(prescaler, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 92:78]
      node _prescaler_T_2 = tail(_prescaler_T_1, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 92:78]
      node _prescaler_T_3 = mux(_prescaler_T, io.div, _prescaler_T_2) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 92:21]
      prescaler <= _prescaler_T_3 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 92:15]
    node _T_6 = and(pulse, busy) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 94:15]
    when _T_6 : @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 94:24]
      node _counter_T_7 = sub(counter, UInt<1>("h1")) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 95:24]
      node _counter_T_8 = tail(_counter_T_7, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 95:24]
      counter <= _counter_T_8 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 95:13]
      node _shifter_T_2 = shr(shifter, 1) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 96:38]
      node _shifter_T_3 = cat(UInt<1>("h1"), _shifter_T_2) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 96:19]
      shifter <= _shifter_T_3 @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 96:13]
      node _out_T = bits(shifter, 0, 0) @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 97:19]
      out <= _out_T @[generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala 97:9]


  module Queue_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : UInt<8> [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module UARTToSerial :
    input clock : Clock
    input reset : Reset
    output io : { uart : { txd : UInt<1>, flip rxd : UInt<1>}, serial : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}}, dropped : UInt<1>} @[generators/testchipip/src/main/scala/UARTAdapter.scala 108:14]

    inst rxm of UARTRx @[generators/testchipip/src/main/scala/UARTAdapter.scala 114:19]
    rxm.clock <= clock
    rxm.reset <= reset
    inst rxq of Queue_58 @[generators/testchipip/src/main/scala/UARTAdapter.scala 115:19]
    rxq.clock <= clock
    rxq.reset <= reset
    inst txm of UARTTx @[generators/testchipip/src/main/scala/UARTAdapter.scala 116:19]
    txm.clock <= clock
    txm.reset <= reset
    inst txq of Queue_59 @[generators/testchipip/src/main/scala/UARTAdapter.scala 117:19]
    txq.clock <= clock
    txq.reset <= reset
    reg dropped : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/testchipip/src/main/scala/UARTAdapter.scala 121:24]
    io.dropped <= dropped @[generators/testchipip/src/main/scala/UARTAdapter.scala 122:14]
    rxm.io.en <= UInt<1>("h1") @[generators/testchipip/src/main/scala/UARTAdapter.scala 123:13]
    rxm.io.in <= io.uart.rxd @[generators/testchipip/src/main/scala/UARTAdapter.scala 124:13]
    rxm.io.div <= UInt<8>("hd9") @[generators/testchipip/src/main/scala/UARTAdapter.scala 125:14]
    rxq.io.enq.valid <= rxm.io.out.valid @[generators/testchipip/src/main/scala/UARTAdapter.scala 126:20]
    rxq.io.enq.bits <= rxm.io.out.bits @[generators/testchipip/src/main/scala/UARTAdapter.scala 127:19]
    when rxq.io.enq.valid : @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:27]
      node _T = asUInt(reset) @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
      node _T_1 = eq(_T, UInt<1>("h0")) @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
      when _T_1 : @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
        node _T_2 = eq(rxq.io.enq.ready, UInt<1>("h0")) @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
        when _T_2 : @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at UARTAdapter.scala:128 when (rxq.io.enq.valid) { assert(rxq.io.enq.ready) }\n") : printf @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
        assert(clock, rxq.io.enq.ready, UInt<1>("h1"), "") : assert @[generators/testchipip/src/main/scala/UARTAdapter.scala 128:35]
    node _T_3 = eq(rxq.io.enq.ready, UInt<1>("h0")) @[generators/testchipip/src/main/scala/UARTAdapter.scala 129:29]
    node _T_4 = and(rxq.io.enq.valid, _T_3) @[generators/testchipip/src/main/scala/UARTAdapter.scala 129:26]
    when _T_4 : @[generators/testchipip/src/main/scala/UARTAdapter.scala 129:48]
      dropped <= UInt<1>("h1") @[generators/testchipip/src/main/scala/UARTAdapter.scala 129:58]
    txm.io.en <= UInt<1>("h1") @[generators/testchipip/src/main/scala/UARTAdapter.scala 132:13]
    txm.io.in <= txq.io.deq @[generators/testchipip/src/main/scala/UARTAdapter.scala 133:13]
    txm.io.div <= UInt<8>("hd9") @[generators/testchipip/src/main/scala/UARTAdapter.scala 134:14]
    txm.io.nstop <= UInt<1>("h0") @[generators/testchipip/src/main/scala/UARTAdapter.scala 135:16]
    io.uart.txd <= txm.io.out @[generators/testchipip/src/main/scala/UARTAdapter.scala 136:15]
    io.serial.out.bits <= rxq.io.deq.bits @[generators/testchipip/src/main/scala/UARTAdapter.scala 139:17]
    io.serial.out.valid <= rxq.io.deq.valid @[generators/testchipip/src/main/scala/UARTAdapter.scala 139:17]
    rxq.io.deq.ready <= io.serial.out.ready @[generators/testchipip/src/main/scala/UARTAdapter.scala 139:17]
    txq.io.enq <= io.serial.in @[generators/testchipip/src/main/scala/UARTAdapter.scala 140:14]

  module SerialWidthAggregator :
    input clock : Clock
    input reset : Reset
    output io : { flip narrow : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, wide : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}} @[generators/testchipip/src/main/scala/Util.scala 244:14]

    reg narrow_beats : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[generators/testchipip/src/main/scala/Util.scala 251:29]
    node narrow_last_beat = eq(narrow_beats, UInt<2>("h3")) @[generators/testchipip/src/main/scala/Util.scala 252:39]
    reg narrow_data : UInt<8>[3], clock with :
      reset => (UInt<1>("h0"), narrow_data) @[generators/testchipip/src/main/scala/Util.scala 253:24]
    node _io_narrow_ready_T = mux(narrow_last_beat, io.wide.ready, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Util.scala 255:25]
    io.narrow.ready <= _io_narrow_ready_T @[generators/testchipip/src/main/scala/Util.scala 255:19]
    node _T = and(io.narrow.ready, io.narrow.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/testchipip/src/main/scala/Util.scala 256:27]
      node _narrow_beats_T = add(narrow_beats, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Util.scala 257:61]
      node _narrow_beats_T_1 = tail(_narrow_beats_T, 1) @[generators/testchipip/src/main/scala/Util.scala 257:61]
      node _narrow_beats_T_2 = mux(narrow_last_beat, UInt<1>("h0"), _narrow_beats_T_1) @[generators/testchipip/src/main/scala/Util.scala 257:24]
      narrow_beats <= _narrow_beats_T_2 @[generators/testchipip/src/main/scala/Util.scala 257:18]
      node _T_1 = eq(narrow_last_beat, UInt<1>("h0")) @[generators/testchipip/src/main/scala/Util.scala 258:11]
      when _T_1 : @[generators/testchipip/src/main/scala/Util.scala 258:30]
        narrow_data[narrow_beats] <= io.narrow.bits @[generators/testchipip/src/main/scala/Util.scala 258:58]
    node _io_wide_valid_T = and(narrow_last_beat, io.narrow.valid) @[generators/testchipip/src/main/scala/Util.scala 260:37]
    io.wide.valid <= _io_wide_valid_T @[generators/testchipip/src/main/scala/Util.scala 260:17]
    node io_wide_bits_hi = cat(narrow_data[2], narrow_data[1]) @[generators/testchipip/src/main/scala/Util.scala 261:51]
    node _io_wide_bits_T = cat(io_wide_bits_hi, narrow_data[0]) @[generators/testchipip/src/main/scala/Util.scala 261:51]
    node _io_wide_bits_T_1 = cat(io.narrow.bits, _io_wide_bits_T) @[generators/testchipip/src/main/scala/Util.scala 261:22]
    io.wide.bits <= _io_wide_bits_T_1 @[generators/testchipip/src/main/scala/Util.scala 261:16]

  module SerialWidthSlicer :
    input clock : Clock
    input reset : Reset
    output io : { flip wide : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, narrow : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[generators/testchipip/src/main/scala/Util.scala 267:14]

    reg wide_beats : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[generators/testchipip/src/main/scala/Util.scala 273:27]
    node wide_last_beat = eq(wide_beats, UInt<2>("h3")) @[generators/testchipip/src/main/scala/Util.scala 274:35]
    io.narrow.valid <= io.wide.valid @[generators/testchipip/src/main/scala/Util.scala 276:19]
    wire _io_narrow_bits_WIRE : UInt<8>[4] @[generators/testchipip/src/main/scala/Util.scala 277:42]
    wire _io_narrow_bits_WIRE_1 : UInt<32> @[generators/testchipip/src/main/scala/Util.scala 277:42]
    _io_narrow_bits_WIRE_1 <= io.wide.bits @[generators/testchipip/src/main/scala/Util.scala 277:42]
    node _io_narrow_bits_T = bits(_io_narrow_bits_WIRE_1, 7, 0) @[generators/testchipip/src/main/scala/Util.scala 277:42]
    _io_narrow_bits_WIRE[0] <= _io_narrow_bits_T @[generators/testchipip/src/main/scala/Util.scala 277:42]
    node _io_narrow_bits_T_1 = bits(_io_narrow_bits_WIRE_1, 15, 8) @[generators/testchipip/src/main/scala/Util.scala 277:42]
    _io_narrow_bits_WIRE[1] <= _io_narrow_bits_T_1 @[generators/testchipip/src/main/scala/Util.scala 277:42]
    node _io_narrow_bits_T_2 = bits(_io_narrow_bits_WIRE_1, 23, 16) @[generators/testchipip/src/main/scala/Util.scala 277:42]
    _io_narrow_bits_WIRE[2] <= _io_narrow_bits_T_2 @[generators/testchipip/src/main/scala/Util.scala 277:42]
    node _io_narrow_bits_T_3 = bits(_io_narrow_bits_WIRE_1, 31, 24) @[generators/testchipip/src/main/scala/Util.scala 277:42]
    _io_narrow_bits_WIRE[3] <= _io_narrow_bits_T_3 @[generators/testchipip/src/main/scala/Util.scala 277:42]
    io.narrow.bits <= _io_narrow_bits_WIRE[wide_beats] @[generators/testchipip/src/main/scala/Util.scala 277:18]
    node _T = and(io.narrow.ready, io.narrow.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/testchipip/src/main/scala/Util.scala 278:27]
      node _wide_beats_T = add(wide_beats, UInt<1>("h1")) @[generators/testchipip/src/main/scala/Util.scala 279:55]
      node _wide_beats_T_1 = tail(_wide_beats_T, 1) @[generators/testchipip/src/main/scala/Util.scala 279:55]
      node _wide_beats_T_2 = mux(wide_last_beat, UInt<1>("h0"), _wide_beats_T_1) @[generators/testchipip/src/main/scala/Util.scala 279:22]
      wide_beats <= _wide_beats_T_2 @[generators/testchipip/src/main/scala/Util.scala 279:16]
    node _io_wide_ready_T = and(wide_last_beat, io.narrow.ready) @[generators/testchipip/src/main/scala/Util.scala 281:35]
    io.wide.ready <= _io_wide_ready_T @[generators/testchipip/src/main/scala/Util.scala 281:17]

  module SerialWidthAdapter :
    input clock : Clock
    input reset : Reset
    output io : { narrow : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}}, wide : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}} @[generators/testchipip/src/main/scala/Util.scala 287:14]

    inst aggregator of SerialWidthAggregator @[generators/testchipip/src/main/scala/Util.scala 292:26]
    aggregator.clock <= clock
    aggregator.reset <= reset
    aggregator.io.narrow <= io.narrow.in @[generators/testchipip/src/main/scala/Util.scala 293:24]
    io.wide.out.bits <= aggregator.io.wide.bits @[generators/testchipip/src/main/scala/Util.scala 294:15]
    io.wide.out.valid <= aggregator.io.wide.valid @[generators/testchipip/src/main/scala/Util.scala 294:15]
    aggregator.io.wide.ready <= io.wide.out.ready @[generators/testchipip/src/main/scala/Util.scala 294:15]
    inst slicer of SerialWidthSlicer @[generators/testchipip/src/main/scala/Util.scala 296:22]
    slicer.clock <= clock
    slicer.reset <= reset
    slicer.io.wide <= io.wide.in @[generators/testchipip/src/main/scala/Util.scala 297:18]
    io.narrow.out.bits <= slicer.io.narrow.bits @[generators/testchipip/src/main/scala/Util.scala 298:17]
    io.narrow.out.valid <= slicer.io.narrow.valid @[generators/testchipip/src/main/scala/Util.scala 298:17]
    slicer.io.narrow.ready <= io.narrow.out.ready @[generators/testchipip/src/main/scala/Util.scala 298:17]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_4 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_44 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_85 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_85 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_40 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_45 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_90 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_90 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_41 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_46 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_91 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_91 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_42 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_47 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_92 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_92 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_43 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_48 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, async : { mem : UInt<4>[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : UInt<4>[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_10 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_40 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_41 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_42 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_43 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_93 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_94 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_95 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_93 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_94 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_95 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w4 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_97 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_97 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_44 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_49 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_45 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_50 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_99 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_99 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_46 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_51 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_47 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_52 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink_5 :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, flip async : { mem : UInt<4>[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_11 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w4 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    io_deq_bits_deq_bits_reg.io.d <= io.async.mem[index] @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : UInt<4> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync_44 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_45 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_46 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_47 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AsyncQueue :
    output io : { flip enq_clock : Clock, flip enq_reset : UInt<1>, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, flip deq_clock : Clock, flip deq_reset : UInt<1>, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 223:14]

    inst source of AsyncQueueSource_5 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 224:70]
    source.clock <= io.enq_clock
    source.reset <= io.enq_reset
    inst sink of AsyncQueueSink_5 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 225:70]
    sink.clock <= io.deq_clock
    sink.reset <= io.deq_reset
    source.io.enq <= io.enq @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 227:17]
    io.deq.bits <= sink.io.deq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 228:10]
    io.deq.valid <= sink.io.deq.valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 228:10]
    sink.io.deq.ready <= io.deq.ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 228:10]
    sink.io.async <= source.io.async @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 229:17]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_101 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_101 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_48 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_53 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_0.clock <= clock
    io_out_source_valid_0.reset <= reset
    io_out_source_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_49 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_54 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid_1.clock <= clock
    io_out_source_valid_1.reset <= reset
    io_out_source_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_107 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_107 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_50 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_55 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_extend.clock <= clock
    io_out_sink_extend.reset <= reset
    io_out_sink_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_108 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_108 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_51 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_56 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid.clock <= clock
    io_out_sink_valid.reset <= reset
    io_out_sink_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSource_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, async : { mem : UInt<4>[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 71:14]

    wire sink_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    sink_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 79:28]
    reg mem : UInt<4>[8], clock with :
      reset => (UInt<1>("h0"), mem) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 80:16]
    node _widx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:30]
    node _widx_T_1 = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _widx_T_2 = eq(sink_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 81:77]
    wire widx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg widx_widx_bin : UInt, clock with :
      reset => (_widx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    widx_widx_bin <= widx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _widx_incremented_T = add(widx_widx_bin, _widx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_1 = tail(_widx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _widx_incremented_T_2 = mux(_widx_T_2, UInt<1>("h0"), _widx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    widx_incremented <= _widx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _widx_T_3 = shr(widx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node widx = xor(widx_incremented, _widx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst ridx_ridx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_12 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    ridx_ridx_gray.clock <= clock
    ridx_ridx_gray.reset <= reset
    ridx_ridx_gray.io.d <= io.async.ridx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire ridx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    ridx <= ridx_ridx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _ready_T = xor(ridx, UInt<4>("hc")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:44]
    node _ready_T_1 = neq(widx, _ready_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:34]
    node ready = and(sink_ready, _ready_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 83:26]
    node _index_T = bits(io.async.widx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:52]
    node _index_T_1 = bits(io.async.widx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:80]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:93]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 85:64]
    node _T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T : @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:22]
      mem[index] <= io.enq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 86:35]
    node _ready_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:35]
    reg ready_reg : UInt<1>, clock with :
      reset => (_ready_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    ready_reg <= ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 88:56]
    node _io_enq_ready_T = and(ready_reg, sink_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:29]
    io.enq.ready <= _io_enq_ready_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 89:16]
    node _widx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:34]
    reg widx_gray : UInt, clock with :
      reset => (_widx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    widx_gray <= widx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 91:55]
    io.async.widx <= widx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 92:17]
    io.async.mem <= mem @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 96:31]
    inst source_valid_0 of AsyncValidSync_48 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 100:32]
    inst source_valid_1 of AsyncValidSync_49 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 101:32]
    inst sink_extend of AsyncValidSync_50 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 103:30]
    inst sink_valid of AsyncValidSync_51 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 104:30]
    node _source_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:36]
    node _source_valid_0_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:46]
    node _source_valid_0_reset_T_2 = or(_source_valid_0_reset_T, _source_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:43]
    node _source_valid_0_reset_T_3 = asAsyncReset(_source_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:65]
    source_valid_0.reset <= _source_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 105:26]
    node _source_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:36]
    node _source_valid_1_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:46]
    node _source_valid_1_reset_T_2 = or(_source_valid_1_reset_T, _source_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:43]
    node _source_valid_1_reset_T_3 = asAsyncReset(_source_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:65]
    source_valid_1.reset <= _source_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 106:26]
    node _sink_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:36]
    node _sink_extend_reset_T_1 = eq(io.async.safe.sink_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:46]
    node _sink_extend_reset_T_2 = or(_sink_extend_reset_T, _sink_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:43]
    node _sink_extend_reset_T_3 = asAsyncReset(_sink_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:65]
    sink_extend.reset <= _sink_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 107:26]
    node _sink_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:35]
    sink_valid.reset <= _sink_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 108:26]
    source_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 110:26]
    source_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 111:26]
    sink_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 112:26]
    sink_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 113:26]
    source_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 115:26]
    source_valid_1.io.in <= source_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 116:26]
    io.async.safe.widx_valid <= source_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 117:20]
    sink_extend.io.in <= io.async.safe.ridx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 118:23]
    sink_valid.io.in <= sink_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 119:22]
    sink_ready <= sink_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 120:16]
    node _io_async_safe_source_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:34]
    node _io_async_safe_source_reset_n_T_1 = eq(_io_async_safe_source_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:27]
    io.async.safe.source_reset_n <= _io_async_safe_source_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 121:24]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_109 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_110 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_111 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_112 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w4_d3_i0_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_109 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_2 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_3 = bits(io.d, 1, 1) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_1 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_110 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_1.clock <= clock
    output_chain_1.reset <= _output_T_2
    output_chain_1.io.d <= _output_T_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_1 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_1 <= output_chain_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_4 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_5 = bits(io.d, 2, 2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_2 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_111 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_2.clock <= clock
    output_chain_2.reset <= _output_T_4
    output_chain_2.io.d <= _output_T_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_2 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_2 <= output_chain_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _output_T_6 = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_7 = bits(io.d, 3, 3) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain_3 of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_112 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain_3.clock <= clock
    output_chain_3.reset <= _output_T_6
    output_chain_3.io.d <= _output_T_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_3 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_3 <= output_chain_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node io_q_lo = cat(output_1, output_0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node io_q_hi = cat(output_3, output_2) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    node _io_q_T = cat(io_q_hi, io_q_lo) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:14]
    io.q <= _io_q_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ClockCrossingReg_w4_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<4>, q : UInt<4>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 195:14]

    reg cdc_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cdc_reg) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    when io.en : @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
      cdc_reg <= io.d @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 201:76]
    io.q <= cdc_reg @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 202:8]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_113 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_113 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_52 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_0 of AsyncResetSynchronizerShiftReg_w1_d3_i0_57 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_0.clock <= clock
    io_out_sink_valid_0.reset <= reset
    io_out_sink_valid_0.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_114 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_114 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_53 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_sink_valid_1 of AsyncResetSynchronizerShiftReg_w1_d3_i0_58 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_sink_valid_1.clock <= clock
    io_out_sink_valid_1.reset <= reset
    io_out_sink_valid_1.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_sink_valid_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_115 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_115 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_54 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_extend of AsyncResetSynchronizerShiftReg_w1_d3_i0_59 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_extend.clock <= clock
    io_out_source_extend.reset <= reset
    io_out_source_extend.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_extend.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module AsyncValidSync_55 :
    output io : { flip in : UInt<1>, out : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 59:14]
    input clock : Clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 63:17]
    input reset : AsyncReset @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 64:17]

    inst io_out_source_valid of AsyncResetSynchronizerShiftReg_w1_d3_i0_60 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_out_source_valid.clock <= clock
    io_out_source_valid.reset <= reset
    io_out_source_valid.io.d <= io.in @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_out_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_out_WIRE <= io_out_source_valid.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.out <= _io_out_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 66:12]

  module AsyncQueueSink_6 :
    input clock : Clock
    input reset : Reset
    output io : { deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, flip async : { mem : UInt<4>[8], flip ridx : UInt<4>, widx : UInt<4>, safe : { flip ridx_valid : UInt<1>, widx_valid : UInt<1>, source_reset_n : UInt<1>, flip sink_reset_n : UInt<1>}}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 135:14]

    wire source_ready : UInt<1> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    source_ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 143:30]
    node _ridx_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:30]
    node _ridx_T_1 = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ridx_T_2 = eq(source_ready, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 144:77]
    wire ridx_incremented : UInt<4> @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 51:27]
    reg ridx_ridx_bin : UInt, clock with :
      reset => (_ridx_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    ridx_ridx_bin <= ridx_incremented @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 52:25]
    node _ridx_incremented_T = add(ridx_ridx_bin, _ridx_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_1 = tail(_ridx_incremented_T, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:43]
    node _ridx_incremented_T_2 = mux(_ridx_T_2, UInt<1>("h0"), _ridx_incremented_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:23]
    ridx_incremented <= _ridx_incremented_T_2 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 53:17]
    node _ridx_T_3 = shr(ridx_incremented, 1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:32]
    node ridx = xor(ridx_incremented, _ridx_T_3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 54:17]
    inst widx_widx_gray of AsyncResetSynchronizerShiftReg_w4_d3_i0_13 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    widx_widx_gray.clock <= clock
    widx_widx_gray.reset <= reset
    widx_widx_gray.io.d <= io.async.widx @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire widx : UInt<4> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    widx <= widx_widx_gray.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _valid_T = neq(ridx, widx) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:36]
    node valid = and(source_ready, _valid_T) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 146:28]
    node _index_T = bits(ridx, 2, 0) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:43]
    node _index_T_1 = bits(ridx, 3, 3) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:62]
    node _index_T_2 = shl(_index_T_1, 2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:75]
    node index = xor(_index_T, _index_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 152:55]
    inst io_deq_bits_deq_bits_reg of ClockCrossingReg_w4_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 207:25]
    io_deq_bits_deq_bits_reg.clock <= clock
    io_deq_bits_deq_bits_reg.reset <= reset
    io_deq_bits_deq_bits_reg.io.d <= io.async.mem[index] @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 209:18]
    io_deq_bits_deq_bits_reg.io.en <= valid @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 210:19]
    wire _io_deq_bits_WIRE : UInt<4> @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    _io_deq_bits_WIRE <= io_deq_bits_deq_bits_reg.io.q @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 211:26]
    io.deq.bits <= _io_deq_bits_WIRE @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 159:15]
    node _valid_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:35]
    reg valid_reg : UInt<1>, clock with :
      reset => (_valid_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    valid_reg <= valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 161:56]
    node _io_deq_valid_T = and(valid_reg, source_ready) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:29]
    io.deq.valid <= _io_deq_valid_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 162:16]
    node _ridx_reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:34]
    reg ridx_gray : UInt, clock with :
      reset => (_ridx_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    ridx_gray <= ridx @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 164:55]
    io.async.ridx <= ridx_gray @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 165:17]
    inst sink_valid_0 of AsyncValidSync_52 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 168:33]
    inst sink_valid_1 of AsyncValidSync_53 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 169:33]
    inst source_extend of AsyncValidSync_54 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 171:31]
    inst source_valid of AsyncValidSync_55 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 172:31]
    node _sink_valid_0_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:35]
    node _sink_valid_0_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:45]
    node _sink_valid_0_reset_T_2 = or(_sink_valid_0_reset_T, _sink_valid_0_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:42]
    node _sink_valid_0_reset_T_3 = asAsyncReset(_sink_valid_0_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:66]
    sink_valid_0.reset <= _sink_valid_0_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 173:25]
    node _sink_valid_1_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:35]
    node _sink_valid_1_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:45]
    node _sink_valid_1_reset_T_2 = or(_sink_valid_1_reset_T, _sink_valid_1_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:42]
    node _sink_valid_1_reset_T_3 = asAsyncReset(_sink_valid_1_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:66]
    sink_valid_1.reset <= _sink_valid_1_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 174:25]
    node _source_extend_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:35]
    node _source_extend_reset_T_1 = eq(io.async.safe.source_reset_n, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:45]
    node _source_extend_reset_T_2 = or(_source_extend_reset_T, _source_extend_reset_T_1) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:42]
    node _source_extend_reset_T_3 = asAsyncReset(_source_extend_reset_T_2) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:66]
    source_extend.reset <= _source_extend_reset_T_3 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 175:25]
    node _source_valid_reset_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:34]
    source_valid.reset <= _source_valid_reset_T @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 176:25]
    sink_valid_0.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 178:25]
    sink_valid_1.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 179:25]
    source_extend.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 180:25]
    source_valid.clock <= clock @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 181:25]
    sink_valid_0.io.in <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 183:24]
    sink_valid_1.io.in <= sink_valid_0.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 184:24]
    io.async.safe.ridx_valid <= sink_valid_1.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 185:20]
    source_extend.io.in <= io.async.safe.widx_valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 186:25]
    source_valid.io.in <= source_extend.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 187:24]
    source_ready <= source_valid.io.out @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 188:18]
    node _io_async_safe_sink_reset_n_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:32]
    node _io_async_safe_sink_reset_n_T_1 = eq(_io_async_safe_sink_reset_n_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:25]
    io.async.safe.sink_reset_n <= _io_async_safe_sink_reset_n_T_1 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 189:22]

  module AsyncQueue_1 :
    output io : { flip enq_clock : Clock, flip enq_reset : UInt<1>, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, flip deq_clock : Clock, flip deq_reset : UInt<1>, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}} @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 223:14]

    inst source of AsyncQueueSource_6 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 224:70]
    source.clock <= io.enq_clock
    source.reset <= io.enq_reset
    inst sink of AsyncQueueSink_6 @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 225:70]
    sink.clock <= io.deq_clock
    sink.reset <= io.deq_reset
    source.io.enq <= io.enq @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 227:17]
    io.deq.bits <= sink.io.deq.bits @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 228:10]
    io.deq.valid <= sink.io.deq.valid @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 228:10]
    sink.io.deq.ready <= io.deq.ready @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 228:10]
    sink.io.async <= source.io.async @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala 229:17]

  module FrontBus :
    output auto : { flip subsystem_fbus_clock_groups_in : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}}, flip serial_tl_clock_in : { clock : Clock, reset : Reset}, flip tlserial_manager_crossing_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, bus_xing_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output uart_tsi_io : { uart : { txd : UInt<1>, flip rxd : UInt<1>}, dropped : UInt<1>, tsi2tl_state : UInt} @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 42:27]
    output serial_tl : { clock : Clock, bits : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}} @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 116:24]
    output serial_tl_debug : { ser_busy : UInt<1>, des_busy : UInt<1>} @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 152:30]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_fbus_clock_groups of ClockGroupAggregator_2 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_4 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast_2 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus_2 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst subsystem_fbus_xbar of TLXbar_3 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 221:32]
    subsystem_fbus_xbar.clock <= childClock
    subsystem_fbus_xbar.reset <= childReset
    inst buffer of TLBuffer_3 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer.clock <= childClock
    buffer.reset <= childReset
    inst tsi2tl of TSIToTileLink @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 35:36]
    tsi2tl.clock <= childClock
    tsi2tl.reset <= childReset
    inst coupler_from_uart_tsi of TLInterconnectCoupler_4 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_from_uart_tsi.clock <= childClock
    coupler_from_uart_tsi.reset <= childReset
    inst serdesser of TLSerdesser @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 87:40]
    serdesser.clock <= childClock
    serdesser.reset <= childReset
    inst buffer_1 of TLBuffer_4 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer_1.clock <= childClock
    buffer_1.reset <= childReset
    inst coupler_from_port_named_serial_tl_ctrl of TLInterconnectCoupler_5 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_from_port_named_serial_tl_ctrl.clock <= childClock
    coupler_from_port_named_serial_tl_ctrl.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire bus_xingOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    bus_xingOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire bus_xingIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    bus_xingIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingOut <= bus_xingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    wire TLSerialManagerCrossingOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    TLSerialManagerCrossingOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire TLSerialManagerCrossingIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    TLSerialManagerCrossingIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingOut <= TLSerialManagerCrossingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    wire serial_tl_clock_nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    serial_tl_clock_nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    serial_tl_clock_nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroup.auto.in <= subsystem_fbus_clock_groups.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    buffer.auto.in <= subsystem_fbus_xbar.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    buffer.auto.out.d <= bus_xingIn.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    bus_xingIn.a.bits <= buffer.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    bus_xingIn.a.valid <= buffer.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    buffer.auto.out.a.ready <= bus_xingIn.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    coupler_from_uart_tsi.auto.tl_in <= tsi2tl.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_fbus_xbar.auto.in_0 <= coupler_from_uart_tsi.auto.tl_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    coupler_from_port_named_serial_tl_ctrl.auto.buffer_in <= serdesser.auto.client_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    serdesser.auto.manager_in <= buffer_1.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    buffer_1.auto.in <= TLSerialManagerCrossingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_fbus_xbar.auto.in_1 <= coupler_from_port_named_serial_tl_ctrl.auto.tl_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    auto.bus_xing_out <= bus_xingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    TLSerialManagerCrossingIn <= auto.tlserial_manager_crossing_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    serial_tl_clock_nodeIn <= auto.serial_tl_clock_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    subsystem_fbus_clock_groups.auto.in <= auto.subsystem_fbus_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst uart_to_serial of UARTToSerial @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 38:34]
    uart_to_serial.clock <= childClock
    uart_to_serial.reset <= childReset
    inst width_adapter of SerialWidthAdapter @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 39:33]
    width_adapter.clock <= childClock
    width_adapter.reset <= childReset
    tsi2tl.io.tsi.in <= width_adapter.io.wide.out @[generators/testchipip/src/main/scala/Serdes.scala 15:8]
    width_adapter.io.wide.in <= tsi2tl.io.tsi.out @[generators/testchipip/src/main/scala/Serdes.scala 16:14]
    width_adapter.io.narrow.in <= uart_to_serial.io.serial.out @[generators/testchipip/src/main/scala/Serdes.scala 15:8]
    uart_to_serial.io.serial.in <= width_adapter.io.narrow.out @[generators/testchipip/src/main/scala/Serdes.scala 16:14]
    uart_to_serial.io.uart.rxd <= uart_tsi_io.uart.rxd @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 43:24]
    uart_tsi_io.uart.txd <= uart_to_serial.io.uart.txd @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 43:24]
    uart_tsi_io.dropped <= uart_to_serial.io.dropped @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 44:27]
    uart_tsi_io.tsi2tl_state <= tsi2tl.io.state @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 45:32]
    serial_tl.clock <= serial_tl_clock_nodeIn.clock @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 119:24]
    node _outer_reset_T = asUInt(serdesser.reset) @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 125:82]
    inst outer_reset_catcher of ResetCatchAndSync_d3_4 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    outer_reset_catcher.clock <= serial_tl.clock
    outer_reset_catcher.reset <= _outer_reset_T
    wire _outer_reset_catcher_io_psd_WIRE : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _outer_reset_catcher_io_psd_WIRE.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _outer_reset_catcher_io_psd_WIRE.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _outer_reset_catcher_io_psd_WIRE_1 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _outer_reset_catcher_io_psd_WIRE_1 <= _outer_reset_catcher_io_psd_WIRE @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    outer_reset_catcher.io.psd <= _outer_reset_catcher_io_psd_WIRE_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    inst out_async of AsyncQueue @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 126:29]
    reg out_async_io_enq_c_value : UInt<2>, childClock with :
      reset => (childReset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire out_async_io_enq_wrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    out_async_io_enq_wrap <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when UInt<1>("h1") : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node out_async_io_enq_wrap_wrap = eq(out_async_io_enq_c_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _out_async_io_enq_wrap_value_T = add(out_async_io_enq_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _out_async_io_enq_wrap_value_T_1 = tail(_out_async_io_enq_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      out_async_io_enq_c_value <= _out_async_io_enq_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      out_async_io_enq_wrap <= out_async_io_enq_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    reg out_async_io_enq_r : UInt<1>, childClock with :
      reset => (childReset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    when out_async_io_enq_wrap : @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
      out_async_io_enq_r <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    node _out_async_io_enq_T = eq(out_async_io_enq_r, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 17:41]
    wire out_async_io_enq_res : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>} @[generators/rocket-chip/src/main/scala/util/Blockable.scala 33:21]
    out_async_io_enq_res.valid <= serdesser.io.ser.out.valid @[generators/rocket-chip/src/main/scala/util/Blockable.scala 34:18]
    serdesser.io.ser.out.ready <= out_async_io_enq_res.ready @[generators/rocket-chip/src/main/scala/util/Blockable.scala 35:18]
    out_async_io_enq_res.bits <= serdesser.io.ser.out.bits @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    when _out_async_io_enq_T : @[generators/rocket-chip/src/main/scala/util/Blockable.scala 37:30]
      out_async_io_enq_res.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 38:20]
      serdesser.io.ser.out.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 39:20]
    out_async.io.enq <= out_async_io_enq_res @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 127:24]
    out_async.io.enq_clock <= serdesser.clock @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 128:30]
    out_async.io.enq_reset <= serdesser.reset @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 129:30]
    out_async.io.deq_clock <= serial_tl.clock @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 130:30]
    out_async.io.deq_reset <= outer_reset_catcher.io.sync_reset @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 131:30]
    inst in_async of AsyncQueue_1 @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 133:28]
    reg in_async_io_enq_c_value : UInt<2>, childClock with :
      reset => (childReset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire in_async_io_enq_wrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    in_async_io_enq_wrap <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when UInt<1>("h1") : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node in_async_io_enq_wrap_wrap = eq(in_async_io_enq_c_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _in_async_io_enq_wrap_value_T = add(in_async_io_enq_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _in_async_io_enq_wrap_value_T_1 = tail(_in_async_io_enq_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      in_async_io_enq_c_value <= _in_async_io_enq_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      in_async_io_enq_wrap <= in_async_io_enq_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    reg in_async_io_enq_r : UInt<1>, childClock with :
      reset => (childReset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    when in_async_io_enq_wrap : @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
      in_async_io_enq_r <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 13:24]
    node _in_async_io_enq_T = eq(in_async_io_enq_r, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/BlockDuringReset.scala 17:41]
    wire in_async_io_enq_res : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>} @[generators/rocket-chip/src/main/scala/util/Blockable.scala 33:21]
    in_async_io_enq_res.valid <= serial_tl.bits.in.valid @[generators/rocket-chip/src/main/scala/util/Blockable.scala 34:18]
    serial_tl.bits.in.ready <= in_async_io_enq_res.ready @[generators/rocket-chip/src/main/scala/util/Blockable.scala 35:18]
    in_async_io_enq_res.bits <= serial_tl.bits.in.bits @[generators/rocket-chip/src/main/scala/util/Blockable.scala 36:18]
    when _in_async_io_enq_T : @[generators/rocket-chip/src/main/scala/util/Blockable.scala 37:30]
      in_async_io_enq_res.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 38:20]
      serial_tl.bits.in.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/Blockable.scala 39:20]
    in_async.io.enq <= in_async_io_enq_res @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 134:23]
    in_async.io.enq_clock <= serial_tl.clock @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 135:29]
    in_async.io.enq_reset <= outer_reset_catcher.io.sync_reset @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 136:29]
    in_async.io.deq_clock <= serdesser.clock @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 137:29]
    in_async.io.deq_reset <= serdesser.reset @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 138:29]
    serial_tl.bits.out.bits <= out_async.io.deq.bits @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 140:34]
    serial_tl.bits.out.valid <= out_async.io.deq.valid @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 140:34]
    out_async.io.deq.ready <= serial_tl.bits.out.ready @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 140:34]
    serdesser.io.ser.in <= in_async.io.deq @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 141:34]
    serial_tl_debug <= serdesser.io.debug @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 153:22]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_3 :
    output auto : { flip in : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}}, out : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_cbus_0 <= nodeIn.member.subsystem_cbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_5 :
    output auto : { flip in : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_cbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast_3 :
    output auto : { flip in : { clock : Clock, reset : Reset}, out_1 : { clock : Clock, reset : Reset}, out_0 : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]
    x1_nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus_3 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLFIFOFixer_2 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLXbar_4 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]

  module TLXbar_5 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<1>, source : UInt<1>, address : UInt<1>, user : { }, echo : { }, mask : UInt<1>, data : UInt<8>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<1>, source : UInt<1>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<8>, corrupt : UInt<1>}}}[0] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]

  module TLBuffer_6 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLAtomicAutomata_1 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLBuffer_7 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLWidthWidget_4 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLInterconnectCoupler_6 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst widget of TLWidthWidget_4 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset

  module PeripheryBus_1 :
    output auto : { fixedClockNode_out : { clock : Clock, reset : Reset}, flip subsystem_cbus_clock_groups_in : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_cbus_clock_groups of ClockGroupAggregator_3 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_5 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast_3 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus_3 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst fixer of TLFIFOFixer_2 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 47:33]
    fixer.clock <= childClock
    fixer.reset <= childReset
    inst in_xbar of TLXbar_4 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 49:29]
    in_xbar.clock <= childClock
    in_xbar.reset <= childReset
    inst out_xbar of TLXbar_5 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 50:30]
    out_xbar.clock <= childClock
    out_xbar.reset <= childReset
    inst buffer of TLBuffer_6 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer.clock <= childClock
    buffer.reset <= childReset
    inst atomics of TLAtomicAutomata_1 @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala 285:29]
    atomics.clock <= childClock
    atomics.reset <= childReset
    inst buffer_1 of TLBuffer_7 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer_1.clock <= childClock
    buffer_1.reset <= childReset
    inst coupler_to_bus_named_subsystem_pbus of TLInterconnectCoupler_6 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_bus_named_subsystem_pbus.clock <= childClock
    coupler_to_bus_named_subsystem_pbus.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroup.auto.in <= subsystem_cbus_clock_groups.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_cbus_clock_groups.auto.in <= auto.subsystem_cbus_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    auto.fixedClockNode_out <= fixedClockNode.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_4 :
    output auto : { flip in : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}}, out : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_mbus_0 <= nodeIn.member.subsystem_mbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_6 :
    output auto : { flip in : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_mbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast_4 :
    output auto : { flip in : { clock : Clock, reset : Reset}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus_4 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLXbar_6 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    in[0].a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    nodeIn.a.ready <= in[0].a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    node _in_0_a_bits_source_T = or(nodeIn.a.bits.source, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:55]
    in[0].a.bits.source <= _in_0_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:29]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 176:23]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 177:26]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    wire _WIRE_12 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_13 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.bits <= _WIRE_12.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= _WIRE_12.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.ready <= _WIRE_12.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 187:23]
    wire _WIRE_14 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_15 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.bits <= _WIRE_14.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.valid <= _WIRE_14.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= _WIRE_14.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 188:26]
    nodeIn.d.bits.corrupt <= in[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.data <= in[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.denied <= in[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.sink <= in[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.source <= in[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.size <= in[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.param <= in[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.opcode <= in[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.valid <= in[0].d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    in[0].d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    node _nodeIn_d_bits_source_T = bits(in[0].d.bits.source, 6, 0) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 152:69]
    nodeIn.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 193:32]
    wire _WIRE_16 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_17 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits <= _WIRE_16.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.valid <= _WIRE_16.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.ready <= _WIRE_16.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    wire _WIRE_18 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_19 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits <= _WIRE_18.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.valid <= _WIRE_18.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.ready <= _WIRE_18.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    wire _WIRE_20 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_21 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.bits <= _WIRE_20.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= _WIRE_20.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.ready <= _WIRE_20.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 206:23]
    wire _WIRE_22 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_23 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.bits <= _WIRE_22.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.valid <= _WIRE_22.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= _WIRE_22.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 207:26]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]
    nodeOut.a.bits.corrupt <= out[0].a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.data <= out[0].a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.mask <= out[0].a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.address <= out[0].a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.source <= out[0].a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.size <= out[0].a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.param <= out[0].a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.opcode <= out[0].a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.valid <= out[0].a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    out[0].a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    wire _WIRE_24 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_25 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits <= _WIRE_24.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.valid <= _WIRE_24.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.ready <= _WIRE_24.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    wire _WIRE_26 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_27 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits <= _WIRE_26.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.valid <= _WIRE_26.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.ready <= _WIRE_26.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    wire _WIRE_28 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_29 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.bits <= _WIRE_28.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= _WIRE_28.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.ready <= _WIRE_28.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 231:24]
    wire _WIRE_30 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_31 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.bits <= _WIRE_30.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.valid <= _WIRE_30.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= _WIRE_30.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 232:27]
    wire _WIRE_32 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_33 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits <= _WIRE_32.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.valid <= _WIRE_32.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.ready <= _WIRE_32.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    wire _WIRE_34 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_35 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits <= _WIRE_34.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.valid <= _WIRE_34.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.ready <= _WIRE_34.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    wire _WIRE_36 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_37 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.bits <= _WIRE_36.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= _WIRE_36.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= _WIRE_36.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 241:24]
    wire _WIRE_38 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_39 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.bits <= _WIRE_38.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= _WIRE_38.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= _WIRE_38.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 242:27]
    out[0].d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    nodeOut.d.ready <= out[0].d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    node _out_0_d_bits_sink_T = or(nodeOut.d.bits.sink, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:53]
    out[0].d.bits.sink <= _out_0_d_bits_sink_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:28]
    wire _WIRE_40 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_41 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits <= _WIRE_40.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.valid <= _WIRE_40.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.ready <= _WIRE_40.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    wire _WIRE_42 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_43 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits <= _WIRE_42.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.valid <= _WIRE_42.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.ready <= _WIRE_42.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    wire _WIRE_44 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_45 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.bits <= _WIRE_44.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.valid <= _WIRE_44.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= _WIRE_44.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 261:24]
    wire _WIRE_46 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_47 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.bits <= _WIRE_46.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= _WIRE_46.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.ready <= _WIRE_46.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 262:27]
    wire _addressC_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _addressC_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.bits <= _addressC_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.valid <= _addressC_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.ready <= _addressC_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _requestAIO_T = xor(in[0].a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_1 = cvt(_requestAIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_2 = and(_requestAIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_3 = asSInt(_requestAIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_4 = eq(_requestAIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_0_0 = or(UInt<1>("h1"), _requestAIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestCIO_T = xor(_addressC_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_1 = cvt(_requestCIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_2 = and(_requestCIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_3 = asSInt(_requestCIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_4 = eq(_requestCIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_0_0 = or(UInt<1>("h1"), _requestCIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    wire _requestBOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.bits <= _requestBOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.valid <= _requestBOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.ready <= _requestBOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _requestBOI_uncommonBits_T = or(_requestBOI_WIRE_1.bits.source, UInt<7>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestBOI_uncommonBits = bits(_requestBOI_uncommonBits_T, 6, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestBOI_T = shr(_requestBOI_WIRE_1.bits.source, 7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestBOI_T_1 = eq(_requestBOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestBOI_T_2 = leq(UInt<1>("h0"), requestBOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestBOI_T_3 = and(_requestBOI_T_1, _requestBOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestBOI_T_4 = leq(requestBOI_uncommonBits, UInt<7>("h7f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestBOI_0_0 = and(_requestBOI_T_3, _requestBOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _requestDOI_uncommonBits_T = or(out[0].d.bits.source, UInt<7>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestDOI_uncommonBits = bits(_requestDOI_uncommonBits_T, 6, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestDOI_T = shr(out[0].d.bits.source, 7) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestDOI_T_1 = eq(_requestDOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestDOI_T_2 = leq(UInt<1>("h0"), requestDOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestDOI_T_3 = and(_requestDOI_T_1, _requestDOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestDOI_T_4 = leq(requestDOI_uncommonBits, UInt<7>("h7f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestDOI_0_0 = and(_requestDOI_T_3, _requestDOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.bits <= _requestEIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.valid <= _requestEIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.ready <= _requestEIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _beatsAI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsAI_decode_T_1 = dshl(_beatsAI_decode_T, in[0].a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsAI_decode_T_2 = bits(_beatsAI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsAI_decode_T_3 = not(_beatsAI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsAI_decode = shr(_beatsAI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsAI_opdata_T = bits(in[0].a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beatsAI_opdata = eq(_beatsAI_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beatsAI_0 = mux(beatsAI_opdata, beatsAI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsBO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _beatsBO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.bits <= _beatsBO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.valid <= _beatsBO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.ready <= _beatsBO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _beatsBO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsBO_decode_T_1 = dshl(_beatsBO_decode_T, _beatsBO_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsBO_decode_T_2 = bits(_beatsBO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsBO_decode_T_3 = not(_beatsBO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsBO_decode = shr(_beatsBO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsBO_opdata_T = bits(_beatsBO_WIRE_1.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node beatsBO_opdata = eq(_beatsBO_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node beatsBO_0 = mux(UInt<1>("h0"), beatsBO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsCI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _beatsCI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.bits <= _beatsCI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.valid <= _beatsCI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.ready <= _beatsCI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _beatsCI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsCI_decode_T_1 = dshl(_beatsCI_decode_T, _beatsCI_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsCI_decode_T_2 = bits(_beatsCI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsCI_decode_T_3 = not(_beatsCI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsCI_decode = shr(_beatsCI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsCI_opdata = bits(_beatsCI_WIRE_1.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node beatsCI_0 = mux(UInt<1>("h0"), beatsCI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsDO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsDO_decode_T_1 = dshl(_beatsDO_decode_T, out[0].d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsDO_decode_T_2 = bits(_beatsDO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsDO_decode_T_3 = not(_beatsDO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsDO_decode = shr(_beatsDO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsDO_opdata = bits(out[0].d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beatsDO_0 = mux(beatsDO_opdata, beatsDO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsEI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _beatsEI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.bits <= _beatsEI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.valid <= _beatsEI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.ready <= _beatsEI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsAOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsAOI_filtered[0].bits <= in[0].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_0_valid_T = or(requestAIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_0_valid_T_1 = and(in[0].a.valid, _portsAOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered[0].valid <= _portsAOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    in[0].a.ready <= portsAOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsBIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _portsBIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.bits <= _portsBIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.valid <= _portsBIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.ready <= _portsBIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire portsBIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsBIO_filtered[0].bits <= _portsBIO_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_0_valid_T = or(requestBOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_0_valid_T_1 = and(_portsBIO_WIRE_1.valid, _portsBIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered[0].valid <= _portsBIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsBIO_WIRE_1.ready <= portsBIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsCOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _portsCOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.bits <= _portsCOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.valid <= _portsCOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.ready <= _portsCOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire portsCOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsCOI_filtered[0].bits <= _portsCOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_0_valid_T = or(requestCIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_0_valid_T_1 = and(_portsCOI_WIRE_1.valid, _portsCOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered[0].valid <= _portsCOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsCOI_WIRE_1.ready <= portsCOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsDIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsDIO_filtered[0].bits.corrupt <= out[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.data <= out[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.denied <= out[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.sink <= out[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.source <= out[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.size <= out[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.param <= out[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.opcode <= out[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_0_valid_T = or(requestDOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_0_valid_T_1 = and(out[0].d.valid, _portsDIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered[0].valid <= _portsDIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    out[0].d.ready <= portsDIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsEOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _portsEOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.bits <= _portsEOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.valid <= _portsEOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.ready <= _portsEOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsEOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsEOI_filtered[0].bits <= _portsEOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_0_valid_T = or(UInt<1>("h0"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_0_valid_T_1 = and(_portsEOI_WIRE_1.valid, _portsEOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered[0].valid <= _portsEOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsEOI_WIRE_1.ready <= portsEOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    out[0].a <= portsAOI_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    wire _WIRE_48 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_49 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.bits <= _WIRE_48.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.valid <= _WIRE_48.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.ready <= _WIRE_48.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    wire _WIRE_50 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_51 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.bits <= _WIRE_50.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.valid <= _WIRE_50.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.ready <= _WIRE_50.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    portsCOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsEOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    wire _WIRE_52 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_53 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits <= _WIRE_52.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= _WIRE_52.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.ready <= _WIRE_52.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    in[0].d <= portsDIO_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    portsBIO_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]

  module TLFIFOFixer_3 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    node _a_notFIFO_T = xor(nodeIn.a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _a_notFIFO_T_1 = cvt(_a_notFIFO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _a_notFIFO_T_2 = and(_a_notFIFO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_notFIFO_T_3 = asSInt(_a_notFIFO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_notFIFO_T_4 = eq(_a_notFIFO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node _a_id_T = xor(nodeIn.a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _a_id_T_1 = cvt(_a_id_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _a_id_T_2 = and(_a_id_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_id_T_3 = asSInt(_a_id_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_id_T_4 = eq(_a_id_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node a_noDomain = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 57:29]
    node _a_first_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _a_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _a_first_beats1_decode_T_1 = dshl(_a_first_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _a_first_beats1_decode_T_2 = bits(_a_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _a_first_beats1_decode_T_3 = not(_a_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node a_first_beats1_decode = shr(_a_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _a_first_beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_first_beats1_opdata = eq(_a_first_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node a_first_beats1 = mux(a_first_beats1_opdata, a_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg a_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _a_first_counter1_T = sub(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first_counter1 = tail(_a_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(a_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _a_first_last_T = eq(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _a_first_last_T_1 = eq(a_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_first_last = or(_a_first_last_T, _a_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node a_first_done = and(a_first_last, _a_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _a_first_count_T = not(a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node a_first_count = and(a_first_beats1, _a_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _a_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _a_first_counter_T = mux(a_first, a_first_beats1, a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      a_first_counter <= _a_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_first_T = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _d_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _d_first_beats1_decode_T_1 = dshl(_d_first_beats1_decode_T, nodeOut.d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _d_first_beats1_decode_T_2 = bits(_d_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _d_first_beats1_decode_T_3 = not(_d_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node d_first_beats1_decode = shr(_d_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node d_first_beats1_opdata = bits(nodeOut.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node d_first_beats1 = mux(d_first_beats1_opdata, d_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg d_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _d_first_counter1_T = sub(d_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first_counter1 = tail(_d_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first_first = eq(d_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _d_first_last_T = eq(d_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _d_first_last_T_1 = eq(d_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node d_first_last = or(_d_first_last_T, _d_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node d_first_done = and(d_first_last, _d_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _d_first_count_T = not(d_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node d_first_count = and(d_first_beats1, _d_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _d_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _d_first_counter_T = mux(d_first_first, d_first_beats1, d_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      d_first_counter <= _d_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_first_T_1 = neq(nodeOut.d.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 69:63]
    node d_first = and(d_first_first, _d_first_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 69:42]
    wire _flight_WIRE : UInt<1>[128] @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[2] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[3] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[4] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[5] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[6] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[7] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[8] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[9] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[10] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[11] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[12] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[13] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[14] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[15] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[16] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[17] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[18] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[19] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[20] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[21] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[22] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[23] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[24] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[25] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[26] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[27] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[28] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[29] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[30] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[31] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[32] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[33] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[34] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[35] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[36] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[37] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[38] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[39] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[40] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[41] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[42] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[43] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[44] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[45] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[46] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[47] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[48] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[49] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[50] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[51] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[52] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[53] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[54] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[55] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[56] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[57] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[58] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[59] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[60] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[61] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[62] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[63] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[64] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[65] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[66] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[67] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[68] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[69] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[70] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[71] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[72] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[73] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[74] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[75] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[76] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[77] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[78] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[79] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[80] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[81] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[82] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[83] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[84] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[85] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[86] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[87] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[88] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[89] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[90] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[91] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[92] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[93] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[94] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[95] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[96] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[97] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[98] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[99] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[100] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[101] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[102] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[103] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[104] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[105] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[106] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[107] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[108] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[109] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[110] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[111] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[112] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[113] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[114] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[115] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[116] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[117] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[118] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[119] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[120] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[121] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[122] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[123] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[124] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[125] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[126] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[127] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    reg flight : UInt<1>[128], clock with :
      reset => (reset, _flight_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:27]
    node _T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(a_first, _T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:21]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:35]
      node _flight_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:65]
      flight[nodeIn.a.bits.source] <= _flight_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:62]
    node _T_2 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = and(d_first, _T_2) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:21]
    when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:35]
      flight[nodeIn.d.bits.source] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:62]
    nodeOut.a <= nodeIn.a @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 87:13]
    nodeIn.d <= nodeOut.d @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 88:12]
    node _nodeOut_a_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:50]
    node _nodeOut_a_valid_T_1 = or(UInt<1>("h0"), _nodeOut_a_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:47]
    node _nodeOut_a_valid_T_2 = and(nodeIn.a.valid, _nodeOut_a_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:33]
    nodeOut.a.valid <= _nodeOut_a_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:19]
    node _nodeIn_a_ready_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:50]
    node _nodeIn_a_ready_T_1 = or(UInt<1>("h0"), _nodeIn_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:47]
    node _nodeIn_a_ready_T_2 = and(nodeOut.a.ready, _nodeIn_a_ready_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:33]
    nodeIn.a.ready <= _nodeIn_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 97:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 98:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 99:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 100:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 101:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 102:21]
    node _T_4 = and(nodeIn.a.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 107:33]
    reg SourceIdFIFOed : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 109:35]
    wire SourceIdSet : UInt<128> @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 110:36]
    SourceIdSet <= UInt<128>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 110:36]
    wire SourceIdClear : UInt<128> @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 111:38]
    SourceIdClear <= UInt<128>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 111:38]
    node _T_5 = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = and(a_first, _T_5) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:21]
    node _T_7 = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:37]
    node _T_8 = and(_T_6, _T_7) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:34]
    when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:50]
      node _SourceIdSet_T = dshl(UInt<1>("h1"), nodeIn.a.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      SourceIdSet <= _SourceIdSet_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 114:21]
    node _T_9 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_10 = and(d_first, _T_9) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 116:21]
    when _T_10 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 116:36]
      node _SourceIdClear_T = dshl(UInt<1>("h1"), nodeIn.d.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      SourceIdClear <= _SourceIdClear_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 117:23]
    node _SourceIdFIFOed_T = or(SourceIdFIFOed, SourceIdSet) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 120:40]
    SourceIdFIFOed <= _SourceIdFIFOed_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 120:22]
    node _allIDs_FIFOed_T = mux(UInt<1>("h1"), UInt<128>("hffffffffffffffffffffffffffffffff"), UInt<128>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 121:48]
    node allIDs_FIFOed = eq(SourceIdFIFOed, _allIDs_FIFOed_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 121:41]
    node _T_11 = or(flight[0], flight[1]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_12 = or(_T_11, flight[2]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_13 = or(_T_12, flight[3]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_14 = or(_T_13, flight[4]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_15 = or(_T_14, flight[5]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_16 = or(_T_15, flight[6]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_17 = or(_T_16, flight[7]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_18 = or(_T_17, flight[8]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_19 = or(_T_18, flight[9]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_20 = or(_T_19, flight[10]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_21 = or(_T_20, flight[11]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_22 = or(_T_21, flight[12]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_23 = or(_T_22, flight[13]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_24 = or(_T_23, flight[14]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_25 = or(_T_24, flight[15]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_26 = or(_T_25, flight[16]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_27 = or(_T_26, flight[17]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_28 = or(_T_27, flight[18]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_29 = or(_T_28, flight[19]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_30 = or(_T_29, flight[20]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_31 = or(_T_30, flight[21]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_32 = or(_T_31, flight[22]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_33 = or(_T_32, flight[23]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_34 = or(_T_33, flight[24]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_35 = or(_T_34, flight[25]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_36 = or(_T_35, flight[26]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_37 = or(_T_36, flight[27]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_38 = or(_T_37, flight[28]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_39 = or(_T_38, flight[29]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_40 = or(_T_39, flight[30]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_41 = or(_T_40, flight[31]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_42 = or(_T_41, flight[32]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_43 = or(_T_42, flight[33]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_44 = or(_T_43, flight[34]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_45 = or(_T_44, flight[35]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_46 = or(_T_45, flight[36]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_47 = or(_T_46, flight[37]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_48 = or(_T_47, flight[38]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_49 = or(_T_48, flight[39]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_50 = or(_T_49, flight[40]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_51 = or(_T_50, flight[41]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_52 = or(_T_51, flight[42]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_53 = or(_T_52, flight[43]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_54 = or(_T_53, flight[44]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_55 = or(_T_54, flight[45]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_56 = or(_T_55, flight[46]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_57 = or(_T_56, flight[47]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_58 = or(_T_57, flight[48]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_59 = or(_T_58, flight[49]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_60 = or(_T_59, flight[50]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_61 = or(_T_60, flight[51]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_62 = or(_T_61, flight[52]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_63 = or(_T_62, flight[53]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_64 = or(_T_63, flight[54]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_65 = or(_T_64, flight[55]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_66 = or(_T_65, flight[56]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_67 = or(_T_66, flight[57]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_68 = or(_T_67, flight[58]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_69 = or(_T_68, flight[59]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_70 = or(_T_69, flight[60]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_71 = or(_T_70, flight[61]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_72 = or(_T_71, flight[62]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_73 = or(_T_72, flight[63]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_74 = or(_T_73, flight[64]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_75 = or(_T_74, flight[65]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_76 = or(_T_75, flight[66]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_77 = or(_T_76, flight[67]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_78 = or(_T_77, flight[68]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_79 = or(_T_78, flight[69]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_80 = or(_T_79, flight[70]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_81 = or(_T_80, flight[71]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_82 = or(_T_81, flight[72]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_83 = or(_T_82, flight[73]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_84 = or(_T_83, flight[74]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_85 = or(_T_84, flight[75]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_86 = or(_T_85, flight[76]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_87 = or(_T_86, flight[77]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_88 = or(_T_87, flight[78]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_89 = or(_T_88, flight[79]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_90 = or(_T_89, flight[80]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_91 = or(_T_90, flight[81]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_92 = or(_T_91, flight[82]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_93 = or(_T_92, flight[83]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_94 = or(_T_93, flight[84]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_95 = or(_T_94, flight[85]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_96 = or(_T_95, flight[86]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_97 = or(_T_96, flight[87]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_98 = or(_T_97, flight[88]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_99 = or(_T_98, flight[89]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_100 = or(_T_99, flight[90]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_101 = or(_T_100, flight[91]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_102 = or(_T_101, flight[92]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_103 = or(_T_102, flight[93]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_104 = or(_T_103, flight[94]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_105 = or(_T_104, flight[95]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_106 = or(_T_105, flight[96]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_107 = or(_T_106, flight[97]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_108 = or(_T_107, flight[98]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_109 = or(_T_108, flight[99]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_110 = or(_T_109, flight[100]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_111 = or(_T_110, flight[101]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_112 = or(_T_111, flight[102]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_113 = or(_T_112, flight[103]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_114 = or(_T_113, flight[104]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_115 = or(_T_114, flight[105]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_116 = or(_T_115, flight[106]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_117 = or(_T_116, flight[107]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_118 = or(_T_117, flight[108]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_119 = or(_T_118, flight[109]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_120 = or(_T_119, flight[110]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_121 = or(_T_120, flight[111]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_122 = or(_T_121, flight[112]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_123 = or(_T_122, flight[113]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_124 = or(_T_123, flight[114]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_125 = or(_T_124, flight[115]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_126 = or(_T_125, flight[116]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_127 = or(_T_126, flight[117]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_128 = or(_T_127, flight[118]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_129 = or(_T_128, flight[119]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_130 = or(_T_129, flight[120]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_131 = or(_T_130, flight[121]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_132 = or(_T_131, flight[122]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_133 = or(_T_132, flight[123]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_134 = or(_T_133, flight[124]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_135 = or(_T_134, flight[125]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_136 = or(_T_135, flight[126]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_137 = or(_T_136, flight[127]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_138 = eq(_T_137, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:22]
    node _T_139 = gt(SourceIdSet, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 126:34]
    node _T_140 = gt(SourceIdClear, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 127:36]

  module ProbePicker :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala 41:11]

  module TLBuffer_8 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a <= nodeIn.a @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeIn.d <= nodeOut.d @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 46:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 47:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 48:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 49:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 50:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 51:21]

  module Queue_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module Queue_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBuffer_9 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst nodeOut_a_q of Queue_60 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeOut_a_q.clock <= clock
    nodeOut_a_q.reset <= reset
    nodeOut_a_q.io.enq.valid <= nodeIn.a.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeOut_a_q.io.enq.bits.corrupt <= nodeIn.a.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.data <= nodeIn.a.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.mask <= nodeIn.a.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.address <= nodeIn.a.bits.address @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.source <= nodeIn.a.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.size <= nodeIn.a.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.param <= nodeIn.a.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut_a_q.io.enq.bits.opcode <= nodeIn.a.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn.a.ready <= nodeOut_a_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeOut.a.bits <= nodeOut_a_q.io.deq.bits @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut.a.valid <= nodeOut_a_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    nodeOut_a_q.io.deq.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 38:13]
    inst nodeIn_d_q of Queue_61 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    nodeIn_d_q.clock <= clock
    nodeIn_d_q.reset <= reset
    nodeIn_d_q.io.enq.valid <= nodeOut.d.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    nodeIn_d_q.io.enq.bits.corrupt <= nodeOut.d.bits.corrupt @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.data <= nodeOut.d.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.denied <= nodeOut.d.bits.denied @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.sink <= nodeOut.d.bits.sink @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.source <= nodeOut.d.bits.source @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.size <= nodeOut.d.bits.size @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.param <= nodeOut.d.bits.param @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeIn_d_q.io.enq.bits.opcode <= nodeOut.d.bits.opcode @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    nodeOut.d.ready <= nodeIn_d_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    nodeIn.d.bits.corrupt <= nodeIn_d_q.io.deq.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.data <= nodeIn_d_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.denied <= nodeIn_d_q.io.deq.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.sink <= nodeIn_d_q.io.deq.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.source <= nodeIn_d_q.io.deq.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.size <= nodeIn_d_q.io.deq.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.param <= nodeIn_d_q.io.deq.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.bits.opcode <= nodeIn_d_q.io.deq.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn.d.valid <= nodeIn_d_q.io.deq.valid @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    nodeIn_d_q.io.deq.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 39:13]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 46:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 47:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 48:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 49:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 50:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 51:21]

  module TLSourceShrinker :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 41:19]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 42:19]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 43:19]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 44:18]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 45:18]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 46:18]
    cmem sourceIdMap : UInt<7> [16] @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 53:30]
    reg allocated : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 54:32]
    node _nextFreeOH_T = not(allocated) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:35]
    node _nextFreeOH_T_1 = shl(_nextFreeOH_T, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_2 = bits(_nextFreeOH_T_1, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_3 = or(_nextFreeOH_T, _nextFreeOH_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_4 = shl(_nextFreeOH_T_3, 2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_5 = bits(_nextFreeOH_T_4, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_6 = or(_nextFreeOH_T_3, _nextFreeOH_T_5) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_7 = shl(_nextFreeOH_T_6, 4) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_8 = bits(_nextFreeOH_T_7, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_9 = or(_nextFreeOH_T_6, _nextFreeOH_T_8) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_10 = shl(_nextFreeOH_T_9, 8) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_11 = bits(_nextFreeOH_T_10, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_12 = or(_nextFreeOH_T_9, _nextFreeOH_T_11) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_13 = bits(_nextFreeOH_T_12, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _nextFreeOH_T_14 = shl(_nextFreeOH_T_13, 1) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:47]
    node _nextFreeOH_T_15 = not(_nextFreeOH_T_14) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:26]
    node _nextFreeOH_T_16 = not(allocated) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:55]
    node nextFreeOH = and(_nextFreeOH_T_15, _nextFreeOH_T_16) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:53]
    node nextFree_hi = bits(nextFreeOH, 16, 16) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo = bits(nextFreeOH, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T = orr(nextFree_hi) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_1 = or(nextFree_hi, nextFree_lo) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node nextFree_hi_1 = bits(_nextFree_T_1, 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo_1 = bits(_nextFree_T_1, 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T_2 = orr(nextFree_hi_1) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_3 = or(nextFree_hi_1, nextFree_lo_1) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node nextFree_hi_2 = bits(_nextFree_T_3, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo_2 = bits(_nextFree_T_3, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T_4 = orr(nextFree_hi_2) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_5 = or(nextFree_hi_2, nextFree_lo_2) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node nextFree_hi_3 = bits(_nextFree_T_5, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo_3 = bits(_nextFree_T_5, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T_6 = orr(nextFree_hi_3) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_7 = or(nextFree_hi_3, nextFree_lo_3) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node _nextFree_T_8 = bits(_nextFree_T_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _nextFree_T_9 = cat(_nextFree_T_6, _nextFree_T_8) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node _nextFree_T_10 = cat(_nextFree_T_4, _nextFree_T_9) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node _nextFree_T_11 = cat(_nextFree_T_2, _nextFree_T_10) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node nextFree = cat(_nextFree_T, _nextFree_T_11) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node full = andr(allocated) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 57:30]
    node _a_first_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _a_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _a_first_beats1_decode_T_1 = dshl(_a_first_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _a_first_beats1_decode_T_2 = bits(_a_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _a_first_beats1_decode_T_3 = not(_a_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node a_first_beats1_decode = shr(_a_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _a_first_beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_first_beats1_opdata = eq(_a_first_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node a_first_beats1 = mux(a_first_beats1_opdata, a_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg a_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _a_first_counter1_T = sub(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first_counter1 = tail(_a_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(a_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _a_first_last_T = eq(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _a_first_last_T_1 = eq(a_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_first_last = or(_a_first_last_T, _a_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node a_first_done = and(a_first_last, _a_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _a_first_count_T = not(a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node a_first_count = and(a_first_beats1, _a_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _a_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _a_first_counter_T = mux(a_first, a_first_beats1, a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      a_first_counter <= _a_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_last_T = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _d_last_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _d_last_beats1_decode_T_1 = dshl(_d_last_beats1_decode_T, nodeIn.d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _d_last_beats1_decode_T_2 = bits(_d_last_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _d_last_beats1_decode_T_3 = not(_d_last_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node d_last_beats1_decode = shr(_d_last_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node d_last_beats1_opdata = bits(nodeIn.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node d_last_beats1 = mux(d_last_beats1_opdata, d_last_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg d_last_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _d_last_counter1_T = sub(d_last_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_last_counter1 = tail(_d_last_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_last_first = eq(d_last_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _d_last_last_T = eq(d_last_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _d_last_last_T_1 = eq(d_last_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node d_last = or(_d_last_last_T, _d_last_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node d_last_done = and(d_last, _d_last_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _d_last_count_T = not(d_last_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node d_last_count = and(d_last_beats1, _d_last_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _d_last_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _d_last_counter_T = mux(d_last_first, d_last_beats1, d_last_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      d_last_counter <= _d_last_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node block = and(a_first, full) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 62:29]
    node _nodeIn_a_ready_T = eq(block, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 63:38]
    node _nodeIn_a_ready_T_1 = and(nodeOut.a.ready, _nodeIn_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 63:35]
    nodeIn.a.ready <= _nodeIn_a_ready_T_1 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 63:20]
    node _nodeOut_a_valid_T = eq(block, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 64:38]
    node _nodeOut_a_valid_T_1 = and(nodeIn.a.valid, _nodeOut_a_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 64:35]
    nodeOut.a.valid <= _nodeOut_a_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 64:21]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 65:20]
    reg nodeOut_a_bits_source_r : UInt<5>, clock with :
      reset => (UInt<1>("h0"), nodeOut_a_bits_source_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    when a_first : @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
      nodeOut_a_bits_source_r <= nextFree @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    node _nodeOut_a_bits_source_T = mux(a_first, nextFree, nodeOut_a_bits_source_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:42]
    nodeOut.a.bits.source <= _nodeOut_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 66:27]
    node _bypass_T = and(UInt<1>("h0"), nodeIn.a.valid) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:58]
    node _bypass_T_1 = eq(full, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:75]
    node _bypass_T_2 = and(_bypass_T, _bypass_T_1) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:72]
    node _bypass_T_3 = and(_bypass_T_2, a_first) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:81]
    node _bypass_T_4 = eq(nextFree, nodeOut.d.bits.source) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:104]
    node bypass = and(_bypass_T_3, _bypass_T_4) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:92]
    nodeIn.d <= nodeOut.d @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 69:14]
    infer mport nodeIn_d_bits_source_MPORT = sourceIdMap[nodeOut.d.bits.source], clock @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 70:70]
    node _nodeIn_d_bits_source_T = mux(bypass, nodeIn.a.bits.source, nodeIn_d_bits_source_MPORT) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 70:32]
    nodeIn.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 70:26]
    node _T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(a_first, _T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 72:23]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 72:37]
      node _T_2 = bits(nextFree, 3, 0) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 73:22]
      infer mport MPORT = sourceIdMap[_T_2], clock @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 73:22]
      MPORT <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 73:33]
    node _alloc_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node alloc = and(a_first, _alloc_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 76:29]
    node _free_T = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node free = and(d_last, _free_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 77:27]
    node alloc_id = mux(alloc, nextFreeOH, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 78:27]
    node _free_id_T = dshl(UInt<1>("h1"), nodeOut.d.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
    node free_id = mux(free, _free_id_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 79:26]
    node _allocated_T = or(allocated, alloc_id) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:33]
    node _allocated_T_1 = not(free_id) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:47]
    node _allocated_T_2 = and(_allocated_T, _allocated_T_1) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:45]
    allocated <= _allocated_T_2 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:19]

  module TLWidthWidget_5 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeOut.a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeIn.a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    nodeIn.d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeOut.d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 205:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 206:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 207:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 208:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 209:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 210:21]

  module TLInterconnectCoupler_7 :
    input clock : Clock
    input reset : Reset
    output auto : { buffer_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip tl_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst buffer of TLBuffer_9 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer.clock <= clock
    buffer.reset <= reset
    inst shrinker of TLSourceShrinker @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 90:30]
    shrinker.clock <= clock
    shrinker.reset <= reset
    inst widget of TLWidthWidget_5 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset
    wire tlOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    tlOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire tlIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tlIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlOut <= tlIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    widget.auto.in <= tlOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    buffer.auto.in <= shrinker.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    shrinker.auto.in <= widget.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    tlIn <= auto.tl_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    buffer.auto.out.d <= auto.buffer_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.buffer_out.a.bits <= buffer.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.buffer_out.a.valid <= buffer.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    buffer.auto.out.a.ready <= auto.buffer_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]

  module MemoryBus :
    output auto : { coupler_to_memory_controller_port_named_tl_mem_buffer_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip subsystem_mbus_clock_groups_in : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}}, flip bus_xing_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_mbus_clock_groups of ClockGroupAggregator_4 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_6 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast_4 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus_4 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst subsystem_mbus_xbar of TLXbar_6 @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala 42:32]
    subsystem_mbus_xbar.clock <= childClock
    subsystem_mbus_xbar.reset <= childReset
    inst fixer of TLFIFOFixer_3 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 146:27]
    fixer.clock <= childClock
    fixer.reset <= childReset
    inst picker of ProbePicker @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala 66:28]
    picker.clock <= childClock
    picker.reset <= childReset
    inst buffer of TLBuffer_8 @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala 69:28]
    buffer.clock <= childClock
    buffer.reset <= childReset
    inst coupler_to_memory_controller_port_named_tl_mem of TLInterconnectCoupler_7 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_memory_controller_port_named_tl_mem.clock <= childClock
    coupler_to_memory_controller_port_named_tl_mem.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire bus_xingOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    bus_xingOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire bus_xingIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    bus_xingIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingOut <= bus_xingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    clockGroup.auto.in <= subsystem_mbus_clock_groups.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    picker.auto.in <= subsystem_mbus_xbar.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_mbus_xbar.auto.in <= fixer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    coupler_to_memory_controller_port_named_tl_mem.auto.tl_in <= picker.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixer.auto.in <= buffer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    buffer.auto.in <= bus_xingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    bus_xingIn <= auto.bus_xing_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    subsystem_mbus_clock_groups.auto.in <= auto.subsystem_mbus_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    coupler_to_memory_controller_port_named_tl_mem.auto.buffer_out.d <= auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.a.bits <= coupler_to_memory_controller_port_named_tl_mem.auto.buffer_out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.a.valid <= coupler_to_memory_controller_port_named_tl_mem.auto.buffer_out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_to_memory_controller_port_named_tl_mem.auto.buffer_out.a.ready <= auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_5 :
    output auto : { flip in : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}}, out : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_l2_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_l2_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_l2_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_l2_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_l2_0 <= nodeIn.member.subsystem_l2_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_7 :
    output auto : { flip in : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_l2_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_l2_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_l2_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast_5 :
    output auto : { flip in : { clock : Clock, reset : Reset}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus_5 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module BroadcastFilter :
    input clock : Clock
    input reset : Reset
    output io : { int : UInt<1>, flip request : { flip ready : UInt<1>, valid : UInt<1>, bits : { mshr : UInt<2>, address : UInt<32>, allocOH : UInt<0>, needT : UInt<1>}}, response : { flip ready : UInt<1>, valid : UInt<1>, bits : { mshr : UInt<2>, address : UInt<32>, allocOH : UInt<0>, needT : UInt<1>, gaveT : UInt<1>, cacheOH : UInt<0>}}, flip update : { flip ready : UInt<1>, valid : UInt<1>, bits : { mshr : UInt<2>, gaveT : UInt<1>, cacheOH : UInt<0>}}, flip release : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<32>, keepB : UInt<1>, cacheOH : UInt<0>}}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 356:14]

    io.int <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 360:10]
    io.request.ready <= io.response.ready @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 362:20]
    io.response.valid <= io.request.valid @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 363:21]
    io.response.bits.mshr <= io.request.bits.mshr @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 365:28]
    io.response.bits.address <= io.request.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 366:28]
    io.response.bits.needT <= io.request.bits.needT @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 367:28]
    io.response.bits.allocOH <= io.request.bits.allocOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 368:28]
    io.response.bits.gaveT <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 369:28]
    io.response.bits.cacheOH is invalid @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 370:28]
    io.update.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 374:19]
    io.release.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 375:20]

  module Queue_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { mask : UInt<8>, data : UInt<64>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBroadcastTracker :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a_first : UInt<1>, flip in_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, out_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip probe : { valid : UInt<1>, bits : { count : UInt<0>, cacheOH : UInt<0>}}, flip probenack : UInt<1>, flip probedack : UInt<1>, flip probesack : UInt<1>, flip d_last : UInt<1>, flip e_last : UInt<1>, source : UInt, line : UInt, idle : UInt<1>, need_d : UInt<1>, cacheOH : UInt<0>, flip clearOH : UInt<0>} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 401:14]

    reg got_e : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 424:24]
    reg sent_d : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 425:24]
    reg shared : UInt<1>, clock with :
      reset => (UInt<1>("h0"), shared) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 426:20]
    reg opcode : UInt<3>, clock with :
      reset => (UInt<1>("h0"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 427:20]
    reg param : UInt<3>, clock with :
      reset => (UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 428:20]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 429:20]
    reg source : UInt<5>, clock with :
      reset => (UInt<1>("h0"), source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 430:20]
    reg user : { }, clock with :
      reset => (UInt<1>("h0"), user) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 431:20]
    reg echo : { }, clock with :
      reset => (UInt<1>("h0"), echo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 432:20]
    reg address : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 433:24]
    reg count : UInt<0>, clock with :
      reset => (UInt<1>("h0"), count) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 434:20]
    reg cacheOH : UInt<0>, clock with :
      reset => (UInt<1>("h0"), cacheOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 435:20]
    node idle = and(got_e, sent_d) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 436:23]
    node _T = and(io.in_a.ready, io.in_a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, io.in_a_first) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:22]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:40]
      node _T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      node _T_3 = eq(_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        node _T_4 = eq(idle, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        when _T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:439 assert (idle)\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        assert(clock, idle, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      sent_d <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 440:13]
      shared <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 441:13]
      node _got_e_T = neq(io.in_a.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:36]
      node _got_e_T_1 = neq(io.in_a.bits.opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:87]
      node _got_e_T_2 = and(_got_e_T, _got_e_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:64]
      got_e <= _got_e_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:13]
      opcode <= io.in_a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 443:13]
      param <= io.in_a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 444:13]
      size <= io.in_a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 445:13]
      source <= io.in_a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 446:13]
      address <= io.in_a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 449:13]
      count <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 450:13]
    node _cacheOH_T = not(io.clearOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:24]
    node _cacheOH_T_1 = and(cacheOH, _cacheOH_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:22]
    cacheOH <= _cacheOH_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:11]
    when io.probe.valid : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 454:25]
      count <= io.probe.bits.count @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 455:13]
      cacheOH <= io.probe.bits.cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 456:13]
    when io.d_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 459:20]
      node _T_5 = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:13]
      node _T_6 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      when _T_7 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        node _T_8 = eq(_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:460 assert (!sent_d)\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        assert(clock, _T_5, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      sent_d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 461:12]
    when io.e_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 463:20]
      node _T_9 = eq(got_e, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:13]
      node _T_10 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      when _T_11 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        node _T_12 = eq(_T_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        when _T_12 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:464 assert (!got_e)\n") : printf_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        assert(clock, _T_9, UInt<1>("h1"), "") : assert_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      got_e <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 465:11]
    node _T_13 = or(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:22]
    when _T_13 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:39]
      node _T_14 = gt(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:19]
      node _T_15 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _T_16 = eq(_T_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        node _T_17 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        when _T_17 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:469 assert (count > 0.U)\n") : printf_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        assert(clock, _T_14, UInt<1>("h1"), "") : assert_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _count_T = and(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:39]
      node _count_T_1 = mux(_count_T, UInt<2>("h2"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:25]
      node _count_T_2 = sub(count, _count_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      node _count_T_3 = tail(_count_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      count <= _count_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:11]
    when io.probesack : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 473:23]
      shared <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 474:12]
    io.idle <= idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 477:11]
    node _io_need_d_T = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:16]
    io.need_d <= _io_need_d_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:13]
    io.source <= source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 479:13]
    node _io_line_T = shr(address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:22]
    io.line <= _io_line_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:11]
    io.cacheOH <= cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 481:14]
    wire i_data : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 483:20]
    inst o_data_q of Queue_62 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    o_data_q.clock <= clock
    o_data_q.reset <= reset
    o_data_q.io.enq.valid <= i_data.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    o_data_q.io.enq.bits.data <= i_data.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    o_data_q.io.enq.bits.mask <= i_data.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    i_data.ready <= o_data_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    node _io_in_a_ready_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:29]
    node _io_in_a_ready_T_1 = or(idle, _io_in_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:26]
    node _io_in_a_ready_T_2 = and(_io_in_a_ready_T_1, i_data.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:45]
    io.in_a.ready <= _io_in_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:17]
    node _i_data_valid_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:28]
    node _i_data_valid_T_1 = or(idle, _i_data_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:25]
    node _i_data_valid_T_2 = and(_i_data_valid_T_1, io.in_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:44]
    i_data.valid <= _i_data_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:16]
    i_data.bits.mask <= io.in_a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 488:20]
    i_data.bits.data <= io.in_a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 489:20]
    node probe_done = eq(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 491:26]
    node _acquire_T = eq(opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:24]
    node _acquire_T_1 = eq(opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:62]
    node acquire = or(_acquire_T, _acquire_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:52]
    node transform = mux(shared, UInt<2>("h2"), UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 494:22]
    node _q_io_deq_ready_T = and(io.out_a.ready, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:34]
    o_data_q.io.deq.ready <= _q_io_deq_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:16]
    node _io_out_a_valid_T = and(o_data_q.io.deq.valid, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:34]
    io.out_a.valid <= _io_out_a_valid_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:18]
    node _io_out_a_bits_opcode_T = mux(acquire, UInt<3>("h4"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:31]
    io.out_a.bits.opcode <= _io_out_a_bits_opcode_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:25]
    node _io_out_a_bits_param_T = mux(acquire, UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:31]
    io.out_a.bits.param <= _io_out_a_bits_param_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:25]
    io.out_a.bits.size <= size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 500:25]
    node _io_out_a_bits_source_T = mux(acquire, transform, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:35]
    node _io_out_a_bits_source_T_1 = cat(_io_out_a_bits_source_T, source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:31]
    io.out_a.bits.source <= _io_out_a_bits_source_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:25]
    io.out_a.bits.address <= address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 502:25]
    io.out_a.bits.mask <= o_data_q.io.deq.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 503:25]
    io.out_a.bits.data <= o_data_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 504:25]
    io.out_a.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 505:25]

  module Queue_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { mask : UInt<8>, data : UInt<64>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBroadcastTracker_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a_first : UInt<1>, flip in_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, out_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip probe : { valid : UInt<1>, bits : { count : UInt<0>, cacheOH : UInt<0>}}, flip probenack : UInt<1>, flip probedack : UInt<1>, flip probesack : UInt<1>, flip d_last : UInt<1>, flip e_last : UInt<1>, source : UInt, line : UInt, idle : UInt<1>, need_d : UInt<1>, cacheOH : UInt<0>, flip clearOH : UInt<0>} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 401:14]

    reg got_e : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 424:24]
    reg sent_d : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 425:24]
    reg shared : UInt<1>, clock with :
      reset => (UInt<1>("h0"), shared) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 426:20]
    reg opcode : UInt<3>, clock with :
      reset => (UInt<1>("h0"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 427:20]
    reg param : UInt<3>, clock with :
      reset => (UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 428:20]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 429:20]
    reg source : UInt<5>, clock with :
      reset => (UInt<1>("h0"), source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 430:20]
    reg user : { }, clock with :
      reset => (UInt<1>("h0"), user) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 431:20]
    reg echo : { }, clock with :
      reset => (UInt<1>("h0"), echo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 432:20]
    reg address : UInt<32>, clock with :
      reset => (reset, UInt<32>("h40")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 433:24]
    reg count : UInt<0>, clock with :
      reset => (UInt<1>("h0"), count) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 434:20]
    reg cacheOH : UInt<0>, clock with :
      reset => (UInt<1>("h0"), cacheOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 435:20]
    node idle = and(got_e, sent_d) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 436:23]
    node _T = and(io.in_a.ready, io.in_a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, io.in_a_first) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:22]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:40]
      node _T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      node _T_3 = eq(_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        node _T_4 = eq(idle, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        when _T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:439 assert (idle)\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        assert(clock, idle, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      sent_d <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 440:13]
      shared <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 441:13]
      node _got_e_T = neq(io.in_a.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:36]
      node _got_e_T_1 = neq(io.in_a.bits.opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:87]
      node _got_e_T_2 = and(_got_e_T, _got_e_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:64]
      got_e <= _got_e_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:13]
      opcode <= io.in_a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 443:13]
      param <= io.in_a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 444:13]
      size <= io.in_a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 445:13]
      source <= io.in_a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 446:13]
      address <= io.in_a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 449:13]
      count <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 450:13]
    node _cacheOH_T = not(io.clearOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:24]
    node _cacheOH_T_1 = and(cacheOH, _cacheOH_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:22]
    cacheOH <= _cacheOH_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:11]
    when io.probe.valid : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 454:25]
      count <= io.probe.bits.count @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 455:13]
      cacheOH <= io.probe.bits.cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 456:13]
    when io.d_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 459:20]
      node _T_5 = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:13]
      node _T_6 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      when _T_7 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        node _T_8 = eq(_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:460 assert (!sent_d)\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        assert(clock, _T_5, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      sent_d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 461:12]
    when io.e_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 463:20]
      node _T_9 = eq(got_e, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:13]
      node _T_10 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      when _T_11 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        node _T_12 = eq(_T_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        when _T_12 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:464 assert (!got_e)\n") : printf_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        assert(clock, _T_9, UInt<1>("h1"), "") : assert_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      got_e <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 465:11]
    node _T_13 = or(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:22]
    when _T_13 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:39]
      node _T_14 = gt(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:19]
      node _T_15 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _T_16 = eq(_T_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        node _T_17 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        when _T_17 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:469 assert (count > 0.U)\n") : printf_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        assert(clock, _T_14, UInt<1>("h1"), "") : assert_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _count_T = and(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:39]
      node _count_T_1 = mux(_count_T, UInt<2>("h2"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:25]
      node _count_T_2 = sub(count, _count_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      node _count_T_3 = tail(_count_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      count <= _count_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:11]
    when io.probesack : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 473:23]
      shared <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 474:12]
    io.idle <= idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 477:11]
    node _io_need_d_T = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:16]
    io.need_d <= _io_need_d_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:13]
    io.source <= source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 479:13]
    node _io_line_T = shr(address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:22]
    io.line <= _io_line_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:11]
    io.cacheOH <= cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 481:14]
    wire i_data : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 483:20]
    inst o_data_q of Queue_63 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    o_data_q.clock <= clock
    o_data_q.reset <= reset
    o_data_q.io.enq.valid <= i_data.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    o_data_q.io.enq.bits.data <= i_data.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    o_data_q.io.enq.bits.mask <= i_data.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    i_data.ready <= o_data_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    node _io_in_a_ready_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:29]
    node _io_in_a_ready_T_1 = or(idle, _io_in_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:26]
    node _io_in_a_ready_T_2 = and(_io_in_a_ready_T_1, i_data.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:45]
    io.in_a.ready <= _io_in_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:17]
    node _i_data_valid_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:28]
    node _i_data_valid_T_1 = or(idle, _i_data_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:25]
    node _i_data_valid_T_2 = and(_i_data_valid_T_1, io.in_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:44]
    i_data.valid <= _i_data_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:16]
    i_data.bits.mask <= io.in_a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 488:20]
    i_data.bits.data <= io.in_a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 489:20]
    node probe_done = eq(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 491:26]
    node _acquire_T = eq(opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:24]
    node _acquire_T_1 = eq(opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:62]
    node acquire = or(_acquire_T, _acquire_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:52]
    node transform = mux(shared, UInt<2>("h2"), UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 494:22]
    node _q_io_deq_ready_T = and(io.out_a.ready, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:34]
    o_data_q.io.deq.ready <= _q_io_deq_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:16]
    node _io_out_a_valid_T = and(o_data_q.io.deq.valid, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:34]
    io.out_a.valid <= _io_out_a_valid_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:18]
    node _io_out_a_bits_opcode_T = mux(acquire, UInt<3>("h4"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:31]
    io.out_a.bits.opcode <= _io_out_a_bits_opcode_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:25]
    node _io_out_a_bits_param_T = mux(acquire, UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:31]
    io.out_a.bits.param <= _io_out_a_bits_param_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:25]
    io.out_a.bits.size <= size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 500:25]
    node _io_out_a_bits_source_T = mux(acquire, transform, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:35]
    node _io_out_a_bits_source_T_1 = cat(_io_out_a_bits_source_T, source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:31]
    io.out_a.bits.source <= _io_out_a_bits_source_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:25]
    io.out_a.bits.address <= address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 502:25]
    io.out_a.bits.mask <= o_data_q.io.deq.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 503:25]
    io.out_a.bits.data <= o_data_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 504:25]
    io.out_a.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 505:25]

  module Queue_64 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { mask : UInt<8>, data : UInt<64>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBroadcastTracker_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a_first : UInt<1>, flip in_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, out_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip probe : { valid : UInt<1>, bits : { count : UInt<0>, cacheOH : UInt<0>}}, flip probenack : UInt<1>, flip probedack : UInt<1>, flip probesack : UInt<1>, flip d_last : UInt<1>, flip e_last : UInt<1>, source : UInt, line : UInt, idle : UInt<1>, need_d : UInt<1>, cacheOH : UInt<0>, flip clearOH : UInt<0>} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 401:14]

    reg got_e : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 424:24]
    reg sent_d : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 425:24]
    reg shared : UInt<1>, clock with :
      reset => (UInt<1>("h0"), shared) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 426:20]
    reg opcode : UInt<3>, clock with :
      reset => (UInt<1>("h0"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 427:20]
    reg param : UInt<3>, clock with :
      reset => (UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 428:20]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 429:20]
    reg source : UInt<5>, clock with :
      reset => (UInt<1>("h0"), source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 430:20]
    reg user : { }, clock with :
      reset => (UInt<1>("h0"), user) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 431:20]
    reg echo : { }, clock with :
      reset => (UInt<1>("h0"), echo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 432:20]
    reg address : UInt<32>, clock with :
      reset => (reset, UInt<32>("h80")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 433:24]
    reg count : UInt<0>, clock with :
      reset => (UInt<1>("h0"), count) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 434:20]
    reg cacheOH : UInt<0>, clock with :
      reset => (UInt<1>("h0"), cacheOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 435:20]
    node idle = and(got_e, sent_d) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 436:23]
    node _T = and(io.in_a.ready, io.in_a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, io.in_a_first) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:22]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:40]
      node _T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      node _T_3 = eq(_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        node _T_4 = eq(idle, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        when _T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:439 assert (idle)\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        assert(clock, idle, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      sent_d <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 440:13]
      shared <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 441:13]
      node _got_e_T = neq(io.in_a.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:36]
      node _got_e_T_1 = neq(io.in_a.bits.opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:87]
      node _got_e_T_2 = and(_got_e_T, _got_e_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:64]
      got_e <= _got_e_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:13]
      opcode <= io.in_a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 443:13]
      param <= io.in_a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 444:13]
      size <= io.in_a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 445:13]
      source <= io.in_a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 446:13]
      address <= io.in_a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 449:13]
      count <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 450:13]
    node _cacheOH_T = not(io.clearOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:24]
    node _cacheOH_T_1 = and(cacheOH, _cacheOH_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:22]
    cacheOH <= _cacheOH_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:11]
    when io.probe.valid : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 454:25]
      count <= io.probe.bits.count @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 455:13]
      cacheOH <= io.probe.bits.cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 456:13]
    when io.d_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 459:20]
      node _T_5 = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:13]
      node _T_6 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      when _T_7 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        node _T_8 = eq(_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:460 assert (!sent_d)\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        assert(clock, _T_5, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      sent_d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 461:12]
    when io.e_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 463:20]
      node _T_9 = eq(got_e, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:13]
      node _T_10 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      when _T_11 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        node _T_12 = eq(_T_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        when _T_12 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:464 assert (!got_e)\n") : printf_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        assert(clock, _T_9, UInt<1>("h1"), "") : assert_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      got_e <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 465:11]
    node _T_13 = or(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:22]
    when _T_13 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:39]
      node _T_14 = gt(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:19]
      node _T_15 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _T_16 = eq(_T_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        node _T_17 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        when _T_17 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:469 assert (count > 0.U)\n") : printf_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        assert(clock, _T_14, UInt<1>("h1"), "") : assert_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _count_T = and(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:39]
      node _count_T_1 = mux(_count_T, UInt<2>("h2"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:25]
      node _count_T_2 = sub(count, _count_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      node _count_T_3 = tail(_count_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      count <= _count_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:11]
    when io.probesack : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 473:23]
      shared <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 474:12]
    io.idle <= idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 477:11]
    node _io_need_d_T = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:16]
    io.need_d <= _io_need_d_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:13]
    io.source <= source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 479:13]
    node _io_line_T = shr(address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:22]
    io.line <= _io_line_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:11]
    io.cacheOH <= cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 481:14]
    wire i_data : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 483:20]
    inst o_data_q of Queue_64 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    o_data_q.clock <= clock
    o_data_q.reset <= reset
    o_data_q.io.enq.valid <= i_data.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    o_data_q.io.enq.bits.data <= i_data.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    o_data_q.io.enq.bits.mask <= i_data.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    i_data.ready <= o_data_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    node _io_in_a_ready_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:29]
    node _io_in_a_ready_T_1 = or(idle, _io_in_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:26]
    node _io_in_a_ready_T_2 = and(_io_in_a_ready_T_1, i_data.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:45]
    io.in_a.ready <= _io_in_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:17]
    node _i_data_valid_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:28]
    node _i_data_valid_T_1 = or(idle, _i_data_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:25]
    node _i_data_valid_T_2 = and(_i_data_valid_T_1, io.in_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:44]
    i_data.valid <= _i_data_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:16]
    i_data.bits.mask <= io.in_a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 488:20]
    i_data.bits.data <= io.in_a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 489:20]
    node probe_done = eq(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 491:26]
    node _acquire_T = eq(opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:24]
    node _acquire_T_1 = eq(opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:62]
    node acquire = or(_acquire_T, _acquire_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:52]
    node transform = mux(shared, UInt<2>("h2"), UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 494:22]
    node _q_io_deq_ready_T = and(io.out_a.ready, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:34]
    o_data_q.io.deq.ready <= _q_io_deq_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:16]
    node _io_out_a_valid_T = and(o_data_q.io.deq.valid, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:34]
    io.out_a.valid <= _io_out_a_valid_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:18]
    node _io_out_a_bits_opcode_T = mux(acquire, UInt<3>("h4"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:31]
    io.out_a.bits.opcode <= _io_out_a_bits_opcode_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:25]
    node _io_out_a_bits_param_T = mux(acquire, UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:31]
    io.out_a.bits.param <= _io_out_a_bits_param_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:25]
    io.out_a.bits.size <= size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 500:25]
    node _io_out_a_bits_source_T = mux(acquire, transform, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:35]
    node _io_out_a_bits_source_T_1 = cat(_io_out_a_bits_source_T, source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:31]
    io.out_a.bits.source <= _io_out_a_bits_source_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:25]
    io.out_a.bits.address <= address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 502:25]
    io.out_a.bits.mask <= o_data_q.io.deq.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 503:25]
    io.out_a.bits.data <= o_data_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 504:25]
    io.out_a.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 505:25]

  module Queue_65 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { mask : UInt<8>, data : UInt<64>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module TLBroadcastTracker_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a_first : UInt<1>, flip in_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, out_a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip probe : { valid : UInt<1>, bits : { count : UInt<0>, cacheOH : UInt<0>}}, flip probenack : UInt<1>, flip probedack : UInt<1>, flip probesack : UInt<1>, flip d_last : UInt<1>, flip e_last : UInt<1>, source : UInt, line : UInt, idle : UInt<1>, need_d : UInt<1>, cacheOH : UInt<0>, flip clearOH : UInt<0>} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 401:14]

    reg got_e : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 424:24]
    reg sent_d : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 425:24]
    reg shared : UInt<1>, clock with :
      reset => (UInt<1>("h0"), shared) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 426:20]
    reg opcode : UInt<3>, clock with :
      reset => (UInt<1>("h0"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 427:20]
    reg param : UInt<3>, clock with :
      reset => (UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 428:20]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 429:20]
    reg source : UInt<5>, clock with :
      reset => (UInt<1>("h0"), source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 430:20]
    reg user : { }, clock with :
      reset => (UInt<1>("h0"), user) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 431:20]
    reg echo : { }, clock with :
      reset => (UInt<1>("h0"), echo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 432:20]
    reg address : UInt<32>, clock with :
      reset => (reset, UInt<32>("hc0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 433:24]
    reg count : UInt<0>, clock with :
      reset => (UInt<1>("h0"), count) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 434:20]
    reg cacheOH : UInt<0>, clock with :
      reset => (UInt<1>("h0"), cacheOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 435:20]
    node idle = and(got_e, sent_d) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 436:23]
    node _T = and(io.in_a.ready, io.in_a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, io.in_a_first) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:22]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 438:40]
      node _T_2 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      node _T_3 = eq(_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        node _T_4 = eq(idle, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        when _T_4 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:439 assert (idle)\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
        assert(clock, idle, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 439:12]
      sent_d <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 440:13]
      shared <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 441:13]
      node _got_e_T = neq(io.in_a.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:36]
      node _got_e_T_1 = neq(io.in_a.bits.opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:87]
      node _got_e_T_2 = and(_got_e_T, _got_e_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:64]
      got_e <= _got_e_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 442:13]
      opcode <= io.in_a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 443:13]
      param <= io.in_a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 444:13]
      size <= io.in_a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 445:13]
      source <= io.in_a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 446:13]
      address <= io.in_a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 449:13]
      count <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 450:13]
    node _cacheOH_T = not(io.clearOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:24]
    node _cacheOH_T_1 = and(cacheOH, _cacheOH_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:22]
    cacheOH <= _cacheOH_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 453:11]
    when io.probe.valid : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 454:25]
      count <= io.probe.bits.count @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 455:13]
      cacheOH <= io.probe.bits.cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 456:13]
    when io.d_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 459:20]
      node _T_5 = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:13]
      node _T_6 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      when _T_7 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        node _T_8 = eq(_T_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:460 assert (!sent_d)\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
        assert(clock, _T_5, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 460:12]
      sent_d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 461:12]
    when io.e_last : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 463:20]
      node _T_9 = eq(got_e, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:13]
      node _T_10 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      node _T_11 = eq(_T_10, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      when _T_11 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        node _T_12 = eq(_T_9, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        when _T_12 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:464 assert (!got_e)\n") : printf_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
        assert(clock, _T_9, UInt<1>("h1"), "") : assert_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 464:12]
      got_e <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 465:11]
    node _T_13 = or(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:22]
    when _T_13 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 468:39]
      node _T_14 = gt(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:19]
      node _T_15 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _T_16 = eq(_T_15, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      when _T_16 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        node _T_17 = eq(_T_14, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        when _T_17 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:469 assert (count > 0.U)\n") : printf_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
        assert(clock, _T_14, UInt<1>("h1"), "") : assert_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 469:12]
      node _count_T = and(io.probenack, io.probedack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:39]
      node _count_T_1 = mux(_count_T, UInt<2>("h2"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:25]
      node _count_T_2 = sub(count, _count_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      node _count_T_3 = tail(_count_T_2, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:20]
      count <= _count_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 470:11]
    when io.probesack : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 473:23]
      shared <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 474:12]
    io.idle <= idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 477:11]
    node _io_need_d_T = eq(sent_d, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:16]
    io.need_d <= _io_need_d_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 478:13]
    io.source <= source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 479:13]
    node _io_line_T = shr(address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:22]
    io.line <= _io_line_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 480:11]
    io.cacheOH <= cacheOH @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 481:14]
    wire i_data : { flip ready : UInt<1>, valid : UInt<1>, bits : { mask : UInt<8>, data : UInt<64>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 483:20]
    inst o_data_q of Queue_65 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    o_data_q.clock <= clock
    o_data_q.reset <= reset
    o_data_q.io.enq.valid <= i_data.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    o_data_q.io.enq.bits.data <= i_data.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    o_data_q.io.enq.bits.mask <= i_data.bits.mask @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    i_data.ready <= o_data_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    node _io_in_a_ready_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:29]
    node _io_in_a_ready_T_1 = or(idle, _io_in_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:26]
    node _io_in_a_ready_T_2 = and(_io_in_a_ready_T_1, i_data.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:45]
    io.in_a.ready <= _io_in_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 486:17]
    node _i_data_valid_T = eq(io.in_a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:28]
    node _i_data_valid_T_1 = or(idle, _i_data_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:25]
    node _i_data_valid_T_2 = and(_i_data_valid_T_1, io.in_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:44]
    i_data.valid <= _i_data_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 487:16]
    i_data.bits.mask <= io.in_a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 488:20]
    i_data.bits.data <= io.in_a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 489:20]
    node probe_done = eq(count, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 491:26]
    node _acquire_T = eq(opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:24]
    node _acquire_T_1 = eq(opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:62]
    node acquire = or(_acquire_T, _acquire_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 492:52]
    node transform = mux(shared, UInt<2>("h2"), UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 494:22]
    node _q_io_deq_ready_T = and(io.out_a.ready, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:34]
    o_data_q.io.deq.ready <= _q_io_deq_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 496:16]
    node _io_out_a_valid_T = and(o_data_q.io.deq.valid, probe_done) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:34]
    io.out_a.valid <= _io_out_a_valid_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 497:18]
    node _io_out_a_bits_opcode_T = mux(acquire, UInt<3>("h4"), opcode) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:31]
    io.out_a.bits.opcode <= _io_out_a_bits_opcode_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 498:25]
    node _io_out_a_bits_param_T = mux(acquire, UInt<1>("h0"), param) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:31]
    io.out_a.bits.param <= _io_out_a_bits_param_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 499:25]
    io.out_a.bits.size <= size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 500:25]
    node _io_out_a_bits_source_T = mux(acquire, transform, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:35]
    node _io_out_a_bits_source_T_1 = cat(_io_out_a_bits_source_T, source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:31]
    io.out_a.bits.source <= _io_out_a_bits_source_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 501:25]
    io.out_a.bits.address <= address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 502:25]
    io.out_a.bits.mask <= o_data_q.io.deq.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 503:25]
    io.out_a.bits.data <= o_data_q.io.deq.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 504:25]
    io.out_a.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 505:25]

  module TLBroadcast :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst filter of BroadcastFilter @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 99:26]
    filter.clock <= clock
    filter.reset <= reset
    inst TLBroadcastTracker of TLBroadcastTracker @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 107:15]
    TLBroadcastTracker.clock <= clock
    TLBroadcastTracker.reset <= reset
    inst TLBroadcastTracker_1 of TLBroadcastTracker_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 107:15]
    TLBroadcastTracker_1.clock <= clock
    TLBroadcastTracker_1.reset <= reset
    inst TLBroadcastTracker_2 of TLBroadcastTracker_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 107:15]
    TLBroadcastTracker_2.clock <= clock
    TLBroadcastTracker_2.reset <= reset
    inst TLBroadcastTracker_3 of TLBroadcastTracker_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 107:15]
    TLBroadcastTracker_3.clock <= clock
    TLBroadcastTracker_3.reset <= reset
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_1.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 111:18]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_2.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _T = dshl(UInt<1>("h1"), _WIRE_3.bits.sink) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
    node _T_1 = bits(_T, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 112:46]
    node _T_2 = bits(_T, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 112:46]
    node _T_3 = bits(_T, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 112:46]
    node _T_4 = bits(_T, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 112:46]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _T_5 = and(_WIRE_5.ready, _WIRE_5.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = and(_T_1, _T_5) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:34]
    TLBroadcastTracker.io.e_last <= _T_6 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:24]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_6.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _T_7 = and(_WIRE_7.ready, _WIRE_7.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_8 = and(_T_2, _T_7) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:34]
    TLBroadcastTracker_1.io.e_last <= _T_8 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:24]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_8.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _T_9 = and(_WIRE_9.ready, _WIRE_9.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_10 = and(_T_3, _T_9) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:34]
    TLBroadcastTracker_2.io.e_last <= _T_10 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:24]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _T_11 = and(_WIRE_11.ready, _WIRE_11.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_12 = and(_T_4, _T_11) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:34]
    TLBroadcastTracker_3.io.e_last <= _T_12 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 113:24]
    node d_what = bits(nodeOut.d.bits.source, 6, 5) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 118:37]
    node d_drop = eq(d_what, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 119:27]
    node d_hasData = bits(nodeOut.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    wire d_normal : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 121:26]
    node _T_13 = and(d_normal.ready, d_normal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beats1_decode_T_1 = dshl(_beats1_decode_T, d_normal.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beats1_decode_T_2 = bits(_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beats1_decode_T_3 = not(_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beats1_decode = shr(_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beats1_opdata = bits(d_normal.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beats1 = mux(beats1_opdata, beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _counter1_T = sub(counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node counter1 = tail(_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first = eq(counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _last_T = eq(counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _last_T_1 = eq(beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node d_last = or(_last_T, _last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node done = and(d_last, _T_13) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _count_T = not(counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node count = and(beats1, _count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _T_13 : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _counter_T = mux(d_first, beats1, counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      counter <= _counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_trackerOH_T = eq(TLBroadcastTracker.io.source, d_normal.bits.source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:74]
    node _d_trackerOH_T_1 = and(TLBroadcastTracker.io.need_d, _d_trackerOH_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:62]
    node _d_trackerOH_T_2 = eq(TLBroadcastTracker_1.io.source, d_normal.bits.source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:74]
    node _d_trackerOH_T_3 = and(TLBroadcastTracker_1.io.need_d, _d_trackerOH_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:62]
    node _d_trackerOH_T_4 = eq(TLBroadcastTracker_2.io.source, d_normal.bits.source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:74]
    node _d_trackerOH_T_5 = and(TLBroadcastTracker_2.io.need_d, _d_trackerOH_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:62]
    node _d_trackerOH_T_6 = eq(TLBroadcastTracker_3.io.source, d_normal.bits.source) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:74]
    node _d_trackerOH_T_7 = and(TLBroadcastTracker_3.io.need_d, _d_trackerOH_T_6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:62]
    wire _d_trackerOH_WIRE : UInt<1>[4] @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:32]
    _d_trackerOH_WIRE[0] <= _d_trackerOH_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:32]
    _d_trackerOH_WIRE[1] <= _d_trackerOH_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:32]
    _d_trackerOH_WIRE[2] <= _d_trackerOH_T_5 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:32]
    _d_trackerOH_WIRE[3] <= _d_trackerOH_T_7 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:32]
    node d_trackerOH_lo = cat(_d_trackerOH_WIRE[1], _d_trackerOH_WIRE[0]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:102]
    node d_trackerOH_hi = cat(_d_trackerOH_WIRE[3], _d_trackerOH_WIRE[2]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:102]
    node _d_trackerOH_T_8 = cat(d_trackerOH_hi, d_trackerOH_lo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 123:102]
    reg d_trackerOH_r : UInt<4>, clock with :
      reset => (UInt<1>("h0"), d_trackerOH_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    when d_first : @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
      d_trackerOH_r <= _d_trackerOH_T_8 @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    node d_trackerOH = mux(d_first, _d_trackerOH_T_8, d_trackerOH_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:42]
    node _T_14 = eq(nodeOut.d.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:15]
    node _T_15 = eq(d_drop, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:31]
    node _T_16 = or(_T_14, _T_15) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:28]
    node _T_17 = eq(nodeOut.d.bits.opcode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:60]
    node _T_18 = or(_T_16, _T_17) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:39]
    node _T_19 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
    node _T_20 = eq(_T_19, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
    when _T_20 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
      node _T_21 = eq(_T_18, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
      when _T_21 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:125 assert (!out.d.valid || !d_drop || out.d.bits.opcode === TLMessages.AccessAck)\n") : printf @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
      assert(clock, _T_18, UInt<1>("h1"), "") : assert @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 125:14]
    wire d_allow : UInt<1> @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 127:25]
    node _nodeOut_d_ready_T = and(d_normal.ready, d_allow) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 128:38]
    node _nodeOut_d_ready_T_1 = or(_nodeOut_d_ready_T, d_drop) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 128:50]
    nodeOut.d.ready <= _nodeOut_d_ready_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 128:19]
    node _d_normal_valid_T = and(nodeOut.d.valid, d_allow) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 129:37]
    node _d_normal_valid_T_1 = eq(d_drop, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 129:51]
    node _d_normal_valid_T_2 = and(_d_normal_valid_T, _d_normal_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 129:48]
    d_normal.valid <= _d_normal_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 129:22]
    d_normal.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    d_normal.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 130:21]
    node _T_22 = bits(d_what, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 131:19]
    when _T_22 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 131:24]
      node _d_normal_bits_opcode_T = mux(d_hasData, UInt<3>("h5"), UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 132:36]
      d_normal.bits.opcode <= _d_normal_bits_opcode_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 132:30]
      node _d_normal_bits_param_T = bits(d_what, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 133:58]
      node _d_normal_bits_param_T_1 = mux(_d_normal_bits_param_T, UInt<2>("h0"), UInt<2>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 133:51]
      node _d_normal_bits_param_T_2 = mux(d_hasData, _d_normal_bits_param_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 133:36]
      d_normal.bits.param <= _d_normal_bits_param_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 133:30]
    node d_mshr_hi = bits(d_trackerOH, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node d_mshr_lo = bits(d_trackerOH, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _d_mshr_T = orr(d_mshr_hi) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _d_mshr_T_1 = or(d_mshr_hi, d_mshr_lo) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node _d_mshr_T_2 = bits(_d_mshr_T_1, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node d_mshr = cat(_d_mshr_T, _d_mshr_T_2) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    d_normal.bits.sink <= d_mshr @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 136:26]
    node _T_23 = eq(d_normal.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:15]
    node _T_24 = orr(d_trackerOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:47]
    node _T_25 = eq(d_normal.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:75]
    node _T_26 = or(_T_24, _T_25) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:51]
    node _T_27 = or(_T_23, _T_26) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:31]
    node _T_28 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
    when _T_29 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
      node _T_30 = eq(_T_27, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
      when _T_30 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Broadcast.scala:137 assert (!d_normal.valid || (d_trackerOH.orR || d_normal.bits.opcode === TLMessages.ReleaseAck))\n") : printf_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
      assert(clock, _T_27, UInt<1>("h1"), "") : assert_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 137:14]
    node _d_response_T = bits(d_what, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 140:44]
    node _d_response_T_1 = eq(_d_response_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 140:37]
    node d_response = or(d_hasData, _d_response_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 140:34]
    node _T_31 = bits(d_trackerOH, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 141:33]
    node _T_32 = bits(d_trackerOH, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 141:33]
    node _T_33 = bits(d_trackerOH, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 141:33]
    node _T_34 = bits(d_trackerOH, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 141:33]
    node _T_35 = and(d_normal.ready, d_normal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_36 = and(_T_31, _T_35) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:34]
    node _T_37 = and(_T_36, d_response) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:51]
    node _T_38 = and(_T_37, d_last) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:65]
    TLBroadcastTracker.io.d_last <= _T_38 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:24]
    node _T_39 = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_40 = and(_T_31, _T_39) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:37]
    node _T_41 = and(_T_40, d_drop) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:51]
    TLBroadcastTracker.io.probedack <= _T_41 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:27]
    node _T_42 = and(d_normal.ready, d_normal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_43 = and(_T_32, _T_42) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:34]
    node _T_44 = and(_T_43, d_response) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:51]
    node _T_45 = and(_T_44, d_last) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:65]
    TLBroadcastTracker_1.io.d_last <= _T_45 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:24]
    node _T_46 = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_47 = and(_T_32, _T_46) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:37]
    node _T_48 = and(_T_47, d_drop) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:51]
    TLBroadcastTracker_1.io.probedack <= _T_48 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:27]
    node _T_49 = and(d_normal.ready, d_normal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_50 = and(_T_33, _T_49) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:34]
    node _T_51 = and(_T_50, d_response) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:51]
    node _T_52 = and(_T_51, d_last) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:65]
    TLBroadcastTracker_2.io.d_last <= _T_52 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:24]
    node _T_53 = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_54 = and(_T_33, _T_53) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:37]
    node _T_55 = and(_T_54, d_drop) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:51]
    TLBroadcastTracker_2.io.probedack <= _T_55 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:27]
    node _T_56 = and(d_normal.ready, d_normal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_57 = and(_T_34, _T_56) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:34]
    node _T_58 = and(_T_57, d_response) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:51]
    node _T_59 = and(_T_58, d_last) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:65]
    TLBroadcastTracker_3.io.d_last <= _T_59 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 142:24]
    node _T_60 = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_61 = and(_T_34, _T_60) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:37]
    node _T_62 = and(_T_61, d_drop) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:51]
    TLBroadcastTracker_3.io.probedack <= _T_62 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 143:27]
    node _d_allow_T = eq(d_response, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 146:44]
    node _d_allow_T_1 = or(filter.io.update.ready, _d_allow_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 146:41]
    node _d_allow_T_2 = eq(d_last, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 146:59]
    node _d_allow_T_3 = or(_d_allow_T_1, _d_allow_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 146:56]
    d_allow <= _d_allow_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 146:15]
    node _filter_io_update_valid_T = and(nodeOut.d.valid, d_normal.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 147:45]
    node _filter_io_update_valid_T_1 = eq(d_drop, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 147:66]
    node _filter_io_update_valid_T_2 = and(_filter_io_update_valid_T, _filter_io_update_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 147:63]
    node _filter_io_update_valid_T_3 = and(_filter_io_update_valid_T_2, d_response) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 147:74]
    node _filter_io_update_valid_T_4 = and(_filter_io_update_valid_T_3, d_last) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 147:88]
    filter.io.update.valid <= _filter_io_update_valid_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 147:30]
    filter.io.update.bits.mshr <= d_mshr @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 148:34]
    node _filter_io_update_bits_gaveT_T = eq(d_what, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 149:45]
    filter.io.update.bits.gaveT <= _filter_io_update_bits_gaveT_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 149:35]
    node _filter_io_update_bits_cacheOH_T = bits(d_trackerOH, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _filter_io_update_bits_cacheOH_T_1 = bits(d_trackerOH, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _filter_io_update_bits_cacheOH_T_2 = bits(d_trackerOH, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _filter_io_update_bits_cacheOH_T_3 = bits(d_trackerOH, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _filter_io_update_bits_cacheOH_T_4 = mux(_filter_io_update_bits_cacheOH_T, TLBroadcastTracker.io.cacheOH, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _filter_io_update_bits_cacheOH_T_5 = mux(_filter_io_update_bits_cacheOH_T_1, TLBroadcastTracker_1.io.cacheOH, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _filter_io_update_bits_cacheOH_T_6 = mux(_filter_io_update_bits_cacheOH_T_2, TLBroadcastTracker_2.io.cacheOH, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _filter_io_update_bits_cacheOH_T_7 = mux(_filter_io_update_bits_cacheOH_T_3, TLBroadcastTracker_3.io.cacheOH, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _filter_io_update_bits_cacheOH_T_8 = or(_filter_io_update_bits_cacheOH_T_4, _filter_io_update_bits_cacheOH_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _filter_io_update_bits_cacheOH_T_9 = or(_filter_io_update_bits_cacheOH_T_8, _filter_io_update_bits_cacheOH_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _filter_io_update_bits_cacheOH_T_10 = or(_filter_io_update_bits_cacheOH_T_9, _filter_io_update_bits_cacheOH_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _filter_io_update_bits_cacheOH_WIRE : UInt<0> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _filter_io_update_bits_cacheOH_WIRE <= _filter_io_update_bits_cacheOH_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    filter.io.update.bits.cacheOH <= _filter_io_update_bits_cacheOH_WIRE @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 150:37]
    wire _c_probeack_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeack_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_probeack_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_probeack_WIRE_1.bits <= _c_probeack_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_probeack_WIRE_1.valid <= _c_probeack_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_probeack_WIRE_1.ready <= _c_probeack_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node c_probeack = eq(_c_probeack_WIRE_1.bits.opcode, UInt<3>("h4")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 158:45]
    wire _c_probeackdata_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_probeackdata_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_probeackdata_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_probeackdata_WIRE_1.bits <= _c_probeackdata_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_probeackdata_WIRE_1.valid <= _c_probeackdata_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_probeackdata_WIRE_1.ready <= _c_probeackdata_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node c_probeackdata = eq(_c_probeackdata_WIRE_1.bits.opcode, UInt<3>("h5")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 159:45]
    wire _c_releasedata_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_releasedata_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_releasedata_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_releasedata_WIRE_1.bits <= _c_releasedata_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_releasedata_WIRE_1.valid <= _c_releasedata_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_releasedata_WIRE_1.ready <= _c_releasedata_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node c_releasedata = eq(_c_releasedata_WIRE_1.bits.opcode, UInt<3>("h7")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 160:45]
    wire _c_release_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_release_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_release_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_release_WIRE_1.bits <= _c_release_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_release_WIRE_1.valid <= _c_release_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_release_WIRE_1.ready <= _c_release_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node c_release = eq(_c_release_WIRE_1.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 161:45]
    wire _c_trackerOH_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_trackerOH_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_1.bits <= _c_trackerOH_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_1.valid <= _c_trackerOH_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_1.ready <= _c_trackerOH_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _c_trackerOH_T = shr(_c_trackerOH_WIRE_1.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:78]
    node c_trackerOH_0 = eq(TLBroadcastTracker.io.line, _c_trackerOH_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:55]
    wire _c_trackerOH_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_trackerOH_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_3.bits <= _c_trackerOH_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_3.valid <= _c_trackerOH_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_3.ready <= _c_trackerOH_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _c_trackerOH_T_1 = shr(_c_trackerOH_WIRE_3.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:78]
    node c_trackerOH_1 = eq(TLBroadcastTracker_1.io.line, _c_trackerOH_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:55]
    wire _c_trackerOH_WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_trackerOH_WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_5.bits <= _c_trackerOH_WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_5.valid <= _c_trackerOH_WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_5.ready <= _c_trackerOH_WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _c_trackerOH_T_2 = shr(_c_trackerOH_WIRE_5.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:78]
    node c_trackerOH_2 = eq(TLBroadcastTracker_2.io.line, _c_trackerOH_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:55]
    wire _c_trackerOH_WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_trackerOH_WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_trackerOH_WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_7.bits <= _c_trackerOH_WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_7.valid <= _c_trackerOH_WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_trackerOH_WIRE_7.ready <= _c_trackerOH_WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _c_trackerOH_T_3 = shr(_c_trackerOH_WIRE_7.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:78]
    node c_trackerOH_3 = eq(TLBroadcastTracker_3.io.line, _c_trackerOH_T_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 162:55]
    node _c_trackerSrc_T = mux(c_trackerOH_0, TLBroadcastTracker.io.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _c_trackerSrc_T_1 = mux(c_trackerOH_1, TLBroadcastTracker_1.io.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _c_trackerSrc_T_2 = mux(c_trackerOH_2, TLBroadcastTracker_2.io.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _c_trackerSrc_T_3 = mux(c_trackerOH_3, TLBroadcastTracker_3.io.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _c_trackerSrc_T_4 = or(_c_trackerSrc_T, _c_trackerSrc_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _c_trackerSrc_T_5 = or(_c_trackerSrc_T_4, _c_trackerSrc_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _c_trackerSrc_T_6 = or(_c_trackerSrc_T_5, _c_trackerSrc_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire c_trackerSrc : UInt @[src/main/scala/chisel3/util/Mux.scala 30:73]
    c_trackerSrc <= _c_trackerSrc_T_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _CisN_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _CisN_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_1.bits <= _CisN_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_1.valid <= _CisN_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_1.ready <= _CisN_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _CisN_T = eq(_CisN_WIRE_1.bits.param, UInt<3>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 167:34]
    wire _CisN_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _CisN_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_3.bits <= _CisN_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_3.valid <= _CisN_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_3.ready <= _CisN_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _CisN_T_1 = eq(_CisN_WIRE_3.bits.param, UInt<3>("h2")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 168:34]
    node _CisN_T_2 = or(_CisN_T, _CisN_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 167:57]
    wire _CisN_WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _CisN_WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _CisN_WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_5.bits <= _CisN_WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_5.valid <= _CisN_WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _CisN_WIRE_5.ready <= _CisN_WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _CisN_T_3 = eq(_CisN_WIRE_5.bits.param, UInt<3>("h5")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 169:34]
    node CisN = or(_CisN_T_2, _CisN_T_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 168:57]
    wire _clearOH_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _clearOH_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _clearOH_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _clearOH_WIRE_1.bits <= _clearOH_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _clearOH_WIRE_1.valid <= _clearOH_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _clearOH_WIRE_1.ready <= _clearOH_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _clearOH_T = and(_clearOH_WIRE_1.ready, _clearOH_WIRE_1.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _clearOH_T_1 = or(c_probeack, c_probeackdata) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 170:50]
    node _clearOH_T_2 = and(_clearOH_T, _clearOH_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 170:35]
    node _clearOH_T_3 = and(_clearOH_T_2, CisN) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 170:69]
    node clearOH = mux(_clearOH_T_3, UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 170:24]
    node _T_63 = mux(c_trackerOH_0, clearOH, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:31]
    TLBroadcastTracker.io.clearOH <= _T_63 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:25]
    wire _WIRE_12 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_13 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.bits <= _WIRE_12.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= _WIRE_12.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.ready <= _WIRE_12.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_64 = and(_WIRE_13.ready, _WIRE_13.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_65 = and(_T_64, c_probeack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:40]
    node _T_66 = and(_T_65, c_trackerOH_0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:54]
    TLBroadcastTracker.io.probenack <= _T_66 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:27]
    wire _WIRE_14 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_15 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.bits <= _WIRE_14.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.valid <= _WIRE_14.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= _WIRE_14.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_67 = and(_WIRE_15.ready, _WIRE_15.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_68 = and(_T_67, c_trackerOH_0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:40]
    node _T_69 = or(c_probeack, c_probeackdata) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:65]
    node _T_70 = and(_T_68, _T_69) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:50]
    wire _WIRE_16 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_16.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_17 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_17.bits <= _WIRE_16.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_17.valid <= _WIRE_16.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_17.ready <= _WIRE_16.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_71 = eq(_WIRE_17.bits.param, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:27]
    wire _WIRE_18 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_18.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_19 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_19.bits <= _WIRE_18.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_19.valid <= _WIRE_18.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_19.ready <= _WIRE_18.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_72 = eq(_WIRE_19.bits.param, UInt<3>("h4")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 178:27]
    node _T_73 = or(_T_71, _T_72) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:50]
    node _T_74 = and(_T_70, _T_73) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:84]
    TLBroadcastTracker.io.probesack <= _T_74 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:27]
    node _T_75 = mux(c_trackerOH_1, clearOH, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:31]
    TLBroadcastTracker_1.io.clearOH <= _T_75 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:25]
    wire _WIRE_20 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_20.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_21 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_21.bits <= _WIRE_20.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_21.valid <= _WIRE_20.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_21.ready <= _WIRE_20.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_76 = and(_WIRE_21.ready, _WIRE_21.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_77 = and(_T_76, c_probeack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:40]
    node _T_78 = and(_T_77, c_trackerOH_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:54]
    TLBroadcastTracker_1.io.probenack <= _T_78 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:27]
    wire _WIRE_22 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_22.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_23 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_23.bits <= _WIRE_22.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_23.valid <= _WIRE_22.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_23.ready <= _WIRE_22.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_79 = and(_WIRE_23.ready, _WIRE_23.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_80 = and(_T_79, c_trackerOH_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:40]
    node _T_81 = or(c_probeack, c_probeackdata) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:65]
    node _T_82 = and(_T_80, _T_81) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:50]
    wire _WIRE_24 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_24.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_25 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_25.bits <= _WIRE_24.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_25.valid <= _WIRE_24.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_25.ready <= _WIRE_24.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_83 = eq(_WIRE_25.bits.param, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:27]
    wire _WIRE_26 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_26.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_27 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_27.bits <= _WIRE_26.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_27.valid <= _WIRE_26.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_27.ready <= _WIRE_26.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_84 = eq(_WIRE_27.bits.param, UInt<3>("h4")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 178:27]
    node _T_85 = or(_T_83, _T_84) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:50]
    node _T_86 = and(_T_82, _T_85) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:84]
    TLBroadcastTracker_1.io.probesack <= _T_86 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:27]
    node _T_87 = mux(c_trackerOH_2, clearOH, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:31]
    TLBroadcastTracker_2.io.clearOH <= _T_87 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:25]
    wire _WIRE_28 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_28.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_29 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_29.bits <= _WIRE_28.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_29.valid <= _WIRE_28.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_29.ready <= _WIRE_28.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_88 = and(_WIRE_29.ready, _WIRE_29.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_89 = and(_T_88, c_probeack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:40]
    node _T_90 = and(_T_89, c_trackerOH_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:54]
    TLBroadcastTracker_2.io.probenack <= _T_90 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:27]
    wire _WIRE_30 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_30.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_31 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_31.bits <= _WIRE_30.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_31.valid <= _WIRE_30.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_31.ready <= _WIRE_30.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_91 = and(_WIRE_31.ready, _WIRE_31.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_92 = and(_T_91, c_trackerOH_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:40]
    node _T_93 = or(c_probeack, c_probeackdata) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:65]
    node _T_94 = and(_T_92, _T_93) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:50]
    wire _WIRE_32 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_33 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits <= _WIRE_32.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.valid <= _WIRE_32.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.ready <= _WIRE_32.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_95 = eq(_WIRE_33.bits.param, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:27]
    wire _WIRE_34 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_35 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits <= _WIRE_34.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.valid <= _WIRE_34.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.ready <= _WIRE_34.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_96 = eq(_WIRE_35.bits.param, UInt<3>("h4")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 178:27]
    node _T_97 = or(_T_95, _T_96) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:50]
    node _T_98 = and(_T_94, _T_97) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:84]
    TLBroadcastTracker_2.io.probesack <= _T_98 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:27]
    node _T_99 = mux(c_trackerOH_3, clearOH, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:31]
    TLBroadcastTracker_3.io.clearOH <= _T_99 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 174:25]
    wire _WIRE_36 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_37 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.bits <= _WIRE_36.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= _WIRE_36.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= _WIRE_36.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_100 = and(_WIRE_37.ready, _WIRE_37.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_101 = and(_T_100, c_probeack) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:40]
    node _T_102 = and(_T_101, c_trackerOH_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:54]
    TLBroadcastTracker_3.io.probenack <= _T_102 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 175:27]
    wire _WIRE_38 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_39 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.bits <= _WIRE_38.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= _WIRE_38.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= _WIRE_38.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_103 = and(_WIRE_39.ready, _WIRE_39.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_104 = and(_T_103, c_trackerOH_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:40]
    node _T_105 = or(c_probeack, c_probeackdata) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:65]
    node _T_106 = and(_T_104, _T_105) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:50]
    wire _WIRE_40 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_40.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_41 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_41.bits <= _WIRE_40.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_41.valid <= _WIRE_40.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_41.ready <= _WIRE_40.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_107 = eq(_WIRE_41.bits.param, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:27]
    wire _WIRE_42 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_42.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_43 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_43.bits <= _WIRE_42.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_43.valid <= _WIRE_42.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_43.ready <= _WIRE_42.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_108 = eq(_WIRE_43.bits.param, UInt<3>("h4")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 178:27]
    node _T_109 = or(_T_107, _T_108) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 177:50]
    node _T_110 = and(_T_106, _T_109) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:84]
    TLBroadcastTracker_3.io.probesack <= _T_110 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 176:27]
    wire releaseack : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 181:28]
    wire putfull : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 182:25]
    wire _WIRE_44 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_44.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_45 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_45.bits <= _WIRE_44.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_45.valid <= _WIRE_44.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_45.ready <= _WIRE_44.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _T_111 = mux(c_release, releaseack.ready, putfull.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 184:38]
    node _T_112 = or(c_probeack, _T_111) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 184:32]
    _WIRE_45.ready <= _T_112 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 184:18]
    wire _c_first_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _c_first_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _c_first_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_first_WIRE_1.bits <= _c_first_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_first_WIRE_1.valid <= _c_first_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _c_first_WIRE_1.ready <= _c_first_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _c_first_T = and(_c_first_WIRE_1.ready, _c_first_WIRE_1.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _c_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _c_first_beats1_decode_T_1 = dshl(_c_first_beats1_decode_T, _c_first_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _c_first_beats1_decode_T_2 = bits(_c_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _c_first_beats1_decode_T_3 = not(_c_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node c_first_beats1_decode = shr(_c_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node c_first_beats1_opdata = bits(_c_first_WIRE_1.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node c_first_beats1 = mux(UInt<1>("h0"), c_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg c_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _c_first_counter1_T = sub(c_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node c_first_counter1 = tail(_c_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node c_first = eq(c_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _c_first_last_T = eq(c_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _c_first_last_T_1 = eq(c_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node c_first_last = or(_c_first_last_T, _c_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node c_first_done = and(c_first_last, _c_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _c_first_count_T = not(c_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node c_first_count = and(c_first_beats1, _c_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _c_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _c_first_counter_T = mux(c_first, c_first_beats1, c_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      c_first_counter <= _c_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    wire _filter_io_release_valid_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_valid_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _filter_io_release_valid_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_valid_WIRE_1.bits <= _filter_io_release_valid_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_valid_WIRE_1.valid <= _filter_io_release_valid_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_valid_WIRE_1.ready <= _filter_io_release_valid_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _filter_io_release_valid_T = and(_filter_io_release_valid_WIRE_1.valid, c_first) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 187:45]
    node _filter_io_release_valid_T_1 = or(c_releasedata, c_release) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 187:74]
    node _filter_io_release_valid_T_2 = and(_filter_io_release_valid_T, _filter_io_release_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 187:56]
    filter.io.release.valid <= _filter_io_release_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 187:31]
    wire _filter_io_release_bits_address_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_address_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _filter_io_release_bits_address_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_bits_address_WIRE_1.bits <= _filter_io_release_bits_address_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_bits_address_WIRE_1.valid <= _filter_io_release_bits_address_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_bits_address_WIRE_1.ready <= _filter_io_release_bits_address_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    filter.io.release.bits.address <= _filter_io_release_bits_address_WIRE_1.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 188:38]
    wire _filter_io_release_bits_keepB_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _filter_io_release_bits_keepB_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _filter_io_release_bits_keepB_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_bits_keepB_WIRE_1.bits <= _filter_io_release_bits_keepB_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_bits_keepB_WIRE_1.valid <= _filter_io_release_bits_keepB_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _filter_io_release_bits_keepB_WIRE_1.ready <= _filter_io_release_bits_keepB_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _filter_io_release_bits_keepB_T = eq(_filter_io_release_bits_keepB_WIRE_1.bits.param, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 189:57]
    filter.io.release.bits.keepB <= _filter_io_release_bits_keepB_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 189:38]
    filter.io.release.bits.cacheOH <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 190:38]
    wire _releaseack_valid_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_valid_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _releaseack_valid_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _releaseack_valid_WIRE_1.bits <= _releaseack_valid_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _releaseack_valid_WIRE_1.valid <= _releaseack_valid_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _releaseack_valid_WIRE_1.ready <= _releaseack_valid_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _releaseack_valid_T = eq(c_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 192:69]
    node _releaseack_valid_T_1 = or(filter.io.release.ready, _releaseack_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 192:66]
    node _releaseack_valid_T_2 = and(_releaseack_valid_WIRE_1.valid, _releaseack_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 192:38]
    node _releaseack_valid_T_3 = and(_releaseack_valid_T_2, c_release) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 192:79]
    releaseack.valid <= _releaseack_valid_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 192:24]
    wire _releaseack_bits_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _releaseack_bits_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _releaseack_bits_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _releaseack_bits_WIRE_1.bits <= _releaseack_bits_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _releaseack_bits_WIRE_1.valid <= _releaseack_bits_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _releaseack_bits_WIRE_1.ready <= _releaseack_bits_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire releaseack_bits_d : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 658:17]
    releaseack_bits_d.opcode <= UInt<3>("h6") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 659:15]
    releaseack_bits_d.param <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 660:15]
    releaseack_bits_d.size <= _releaseack_bits_WIRE_1.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 661:15]
    releaseack_bits_d.source <= _releaseack_bits_WIRE_1.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 662:15]
    releaseack_bits_d.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 663:15]
    releaseack_bits_d.denied <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 664:15]
    releaseack_bits_d.data <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 665:15]
    releaseack_bits_d.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 666:15]
    releaseack.bits.corrupt <= releaseack_bits_d.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.data <= releaseack_bits_d.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.denied <= releaseack_bits_d.denied @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.sink <= releaseack_bits_d.sink @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.source <= releaseack_bits_d.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.size <= releaseack_bits_d.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.param <= releaseack_bits_d.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    releaseack.bits.opcode <= releaseack_bits_d.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 193:24]
    node put_what = mux(c_releasedata, UInt<2>("h2"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 195:25]
    wire _put_who_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _put_who_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _put_who_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _put_who_WIRE_1.bits <= _put_who_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _put_who_WIRE_1.valid <= _put_who_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _put_who_WIRE_1.ready <= _put_who_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node put_who = mux(c_releasedata, _put_who_WIRE_1.bits.source, c_trackerSrc) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 196:25]
    wire _putfull_valid_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_valid_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _putfull_valid_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_valid_WIRE_1.bits <= _putfull_valid_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_valid_WIRE_1.valid <= _putfull_valid_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_valid_WIRE_1.ready <= _putfull_valid_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _putfull_valid_T = eq(c_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 197:103]
    node _putfull_valid_T_1 = or(filter.io.release.ready, _putfull_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 197:100]
    node _putfull_valid_T_2 = and(c_releasedata, _putfull_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 197:72]
    node _putfull_valid_T_3 = or(c_probeackdata, _putfull_valid_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 197:54]
    node _putfull_valid_T_4 = and(_putfull_valid_WIRE_1.valid, _putfull_valid_T_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 197:35]
    putfull.valid <= _putfull_valid_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 197:21]
    node _putfull_bits_T = cat(put_what, put_who) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 198:38]
    wire _putfull_bits_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _putfull_bits_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_1.bits <= _putfull_bits_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_1.valid <= _putfull_bits_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_1.ready <= _putfull_bits_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire _putfull_bits_WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _putfull_bits_WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_3.bits <= _putfull_bits_WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_3.valid <= _putfull_bits_WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_3.ready <= _putfull_bits_WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire _putfull_bits_WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _putfull_bits_WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _putfull_bits_WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_5.bits <= _putfull_bits_WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_5.valid <= _putfull_bits_WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _putfull_bits_WIRE_5.ready <= _putfull_bits_WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _putfull_bits_legal_T = leq(UInt<1>("h0"), _putfull_bits_WIRE_3.bits.size) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:28]
    node _putfull_bits_legal_T_1 = leq(_putfull_bits_WIRE_3.bits.size, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:38]
    node _putfull_bits_legal_T_2 = and(_putfull_bits_legal_T, _putfull_bits_legal_T_1) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 92:33]
    node _putfull_bits_legal_T_3 = or(UInt<1>("h0"), _putfull_bits_legal_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 671:29]
    node _putfull_bits_legal_T_4 = xor(_putfull_bits_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _putfull_bits_legal_T_5 = cvt(_putfull_bits_legal_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _putfull_bits_legal_T_6 = and(_putfull_bits_legal_T_5, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _putfull_bits_legal_T_7 = asSInt(_putfull_bits_legal_T_6) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _putfull_bits_legal_T_8 = eq(_putfull_bits_legal_T_7, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node _putfull_bits_legal_T_9 = and(_putfull_bits_legal_T_3, _putfull_bits_legal_T_8) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 671:54]
    node putfull_bits_legal = or(UInt<1>("h0"), _putfull_bits_legal_T_9) @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala 673:26]
    wire putfull_bits_a : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 473:17]
    putfull_bits_a.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 474:7]
    putfull_bits_a.opcode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 475:15]
    putfull_bits_a.param <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 476:15]
    putfull_bits_a.size <= _putfull_bits_WIRE_3.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 477:15]
    putfull_bits_a.source <= _putfull_bits_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 478:15]
    putfull_bits_a.address <= _putfull_bits_WIRE_1.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 479:15]
    node _putfull_bits_a_mask_sizeOH_T = or(_putfull_bits_WIRE_3.bits.size, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 202:34]
    node putfull_bits_a_mask_sizeOH_shiftAmount = bits(_putfull_bits_a_mask_sizeOH_T, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _putfull_bits_a_mask_sizeOH_T_1 = dshl(UInt<1>("h1"), putfull_bits_a_mask_sizeOH_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _putfull_bits_a_mask_sizeOH_T_2 = bits(_putfull_bits_a_mask_sizeOH_T_1, 2, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node putfull_bits_a_mask_sizeOH = or(_putfull_bits_a_mask_sizeOH_T_2, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 202:81]
    node _putfull_bits_a_mask_T = geq(_putfull_bits_WIRE_3.bits.size, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 206:21]
    node putfull_bits_a_mask_size = bits(putfull_bits_a_mask_sizeOH, 2, 2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 209:26]
    node putfull_bits_a_mask_bit = bits(_putfull_bits_WIRE_1.bits.address, 2, 2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 210:26]
    node putfull_bits_a_mask_nbit = eq(putfull_bits_a_mask_bit, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 211:20]
    node putfull_bits_a_mask_eq = and(UInt<1>("h1"), putfull_bits_a_mask_nbit) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T = and(putfull_bits_a_mask_size, putfull_bits_a_mask_eq) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc = or(_putfull_bits_a_mask_T, _putfull_bits_a_mask_acc_T) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_1 = and(UInt<1>("h1"), putfull_bits_a_mask_bit) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_1 = and(putfull_bits_a_mask_size, putfull_bits_a_mask_eq_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_1 = or(_putfull_bits_a_mask_T, _putfull_bits_a_mask_acc_T_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_size_1 = bits(putfull_bits_a_mask_sizeOH, 1, 1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 209:26]
    node putfull_bits_a_mask_bit_1 = bits(_putfull_bits_WIRE_1.bits.address, 1, 1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 210:26]
    node putfull_bits_a_mask_nbit_1 = eq(putfull_bits_a_mask_bit_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 211:20]
    node putfull_bits_a_mask_eq_2 = and(putfull_bits_a_mask_eq, putfull_bits_a_mask_nbit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_2 = and(putfull_bits_a_mask_size_1, putfull_bits_a_mask_eq_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_2 = or(putfull_bits_a_mask_acc, _putfull_bits_a_mask_acc_T_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_3 = and(putfull_bits_a_mask_eq, putfull_bits_a_mask_bit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_3 = and(putfull_bits_a_mask_size_1, putfull_bits_a_mask_eq_3) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_3 = or(putfull_bits_a_mask_acc, _putfull_bits_a_mask_acc_T_3) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_4 = and(putfull_bits_a_mask_eq_1, putfull_bits_a_mask_nbit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_4 = and(putfull_bits_a_mask_size_1, putfull_bits_a_mask_eq_4) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_4 = or(putfull_bits_a_mask_acc_1, _putfull_bits_a_mask_acc_T_4) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_5 = and(putfull_bits_a_mask_eq_1, putfull_bits_a_mask_bit_1) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_5 = and(putfull_bits_a_mask_size_1, putfull_bits_a_mask_eq_5) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_5 = or(putfull_bits_a_mask_acc_1, _putfull_bits_a_mask_acc_T_5) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_size_2 = bits(putfull_bits_a_mask_sizeOH, 0, 0) @[generators/rocket-chip/src/main/scala/util/Misc.scala 209:26]
    node putfull_bits_a_mask_bit_2 = bits(_putfull_bits_WIRE_1.bits.address, 0, 0) @[generators/rocket-chip/src/main/scala/util/Misc.scala 210:26]
    node putfull_bits_a_mask_nbit_2 = eq(putfull_bits_a_mask_bit_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/Misc.scala 211:20]
    node putfull_bits_a_mask_eq_6 = and(putfull_bits_a_mask_eq_2, putfull_bits_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_6 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_6 = or(putfull_bits_a_mask_acc_2, _putfull_bits_a_mask_acc_T_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_7 = and(putfull_bits_a_mask_eq_2, putfull_bits_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_7 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_7) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_7 = or(putfull_bits_a_mask_acc_2, _putfull_bits_a_mask_acc_T_7) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_8 = and(putfull_bits_a_mask_eq_3, putfull_bits_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_8 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_8) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_8 = or(putfull_bits_a_mask_acc_3, _putfull_bits_a_mask_acc_T_8) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_9 = and(putfull_bits_a_mask_eq_3, putfull_bits_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_9 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_9) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_9 = or(putfull_bits_a_mask_acc_3, _putfull_bits_a_mask_acc_T_9) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_10 = and(putfull_bits_a_mask_eq_4, putfull_bits_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_10 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_10) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_10 = or(putfull_bits_a_mask_acc_4, _putfull_bits_a_mask_acc_T_10) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_11 = and(putfull_bits_a_mask_eq_4, putfull_bits_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_11 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_11) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_11 = or(putfull_bits_a_mask_acc_4, _putfull_bits_a_mask_acc_T_11) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_12 = and(putfull_bits_a_mask_eq_5, putfull_bits_a_mask_nbit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_12 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_12) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_12 = or(putfull_bits_a_mask_acc_5, _putfull_bits_a_mask_acc_T_12) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_eq_13 = and(putfull_bits_a_mask_eq_5, putfull_bits_a_mask_bit_2) @[generators/rocket-chip/src/main/scala/util/Misc.scala 214:27]
    node _putfull_bits_a_mask_acc_T_13 = and(putfull_bits_a_mask_size_2, putfull_bits_a_mask_eq_13) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:38]
    node putfull_bits_a_mask_acc_13 = or(putfull_bits_a_mask_acc_5, _putfull_bits_a_mask_acc_T_13) @[generators/rocket-chip/src/main/scala/util/Misc.scala 215:29]
    node putfull_bits_a_mask_lo_lo = cat(putfull_bits_a_mask_acc_7, putfull_bits_a_mask_acc_6) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node putfull_bits_a_mask_lo_hi = cat(putfull_bits_a_mask_acc_9, putfull_bits_a_mask_acc_8) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node putfull_bits_a_mask_lo = cat(putfull_bits_a_mask_lo_hi, putfull_bits_a_mask_lo_lo) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node putfull_bits_a_mask_hi_lo = cat(putfull_bits_a_mask_acc_11, putfull_bits_a_mask_acc_10) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node putfull_bits_a_mask_hi_hi = cat(putfull_bits_a_mask_acc_13, putfull_bits_a_mask_acc_12) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node putfull_bits_a_mask_hi = cat(putfull_bits_a_mask_hi_hi, putfull_bits_a_mask_hi_lo) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    node _putfull_bits_a_mask_T_1 = cat(putfull_bits_a_mask_hi, putfull_bits_a_mask_lo) @[generators/rocket-chip/src/main/scala/util/Misc.scala 222:10]
    putfull_bits_a.mask <= _putfull_bits_a_mask_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 480:15]
    putfull_bits_a.data <= _putfull_bits_WIRE_5.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 481:15]
    putfull_bits_a.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 482:15]
    putfull.bits <= putfull_bits_a @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 198:20]
    node _decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_1 = dshl(_decode_T, releaseack.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_2 = bits(_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_3 = not(_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode = shr(_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node opdata = bits(releaseack.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node _T_113 = mux(opdata, decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _decode_T_4 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_5 = dshl(_decode_T_4, d_normal.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_6 = bits(_decode_T_5, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_7 = not(_decode_T_6) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode_1 = shr(_decode_T_7, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node opdata_1 = bits(d_normal.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node _T_114 = mux(opdata_1, decode_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg beatsLeft : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 60:30]
    node idle = eq(beatsLeft, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 61:28]
    node latch = and(idle, nodeIn.d.ready) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 62:24]
    node _readys_T = cat(d_normal.valid, releaseack.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node _readys_T_1 = shl(_readys_T, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _readys_T_2 = bits(_readys_T_1, 1, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _readys_T_3 = or(_readys_T, _readys_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _readys_T_4 = bits(_readys_T_3, 1, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _readys_T_5 = shl(_readys_T_4, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 16:78]
    node _readys_T_6 = bits(_readys_T_5, 1, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 16:83]
    node _readys_T_7 = not(_readys_T_6) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 16:61]
    node _readys_T_8 = bits(_readys_T_7, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_9 = bits(_readys_T_7, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    wire readys : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys[0] <= _readys_T_8 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys[1] <= _readys_T_9 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    node _winner_T = and(readys[0], releaseack.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_1 = and(readys[1], d_normal.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    wire winner : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner[0] <= _winner_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner[1] <= _winner_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    node prefixOR_1 = or(UInt<1>("h0"), winner[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _prefixOR_T = or(prefixOR_1, winner[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _T_115 = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_116 = eq(winner[0], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_117 = or(_T_115, _T_116) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_118 = eq(prefixOR_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_119 = eq(winner[1], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_120 = or(_T_118, _T_119) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_121 = and(_T_117, _T_120) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_122 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_123 = eq(_T_122, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    when _T_123 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      node _T_124 = eq(_T_121, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      when _T_124 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n") : printf_2 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      assert(clock, _T_121, UInt<1>("h1"), "") : assert_2 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_125 = or(releaseack.valid, d_normal.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_126 = eq(_T_125, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:15]
    node _T_127 = or(winner[0], winner[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_128 = or(_T_126, _T_127) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:36]
    node _T_129 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node _T_130 = eq(_T_129, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    when _T_130 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      node _T_131 = eq(_T_128, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      when _T_131 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n") : printf_3 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      assert(clock, _T_128, UInt<1>("h1"), "") : assert_3 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node maskedBeats_0 = mux(winner[0], _T_113, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_1 = mux(winner[1], _T_114, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node initBeats = or(maskedBeats_0, maskedBeats_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node _beatsLeft_T = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _beatsLeft_T_1 = sub(beatsLeft, _beatsLeft_T) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_2 = tail(_beatsLeft_T_1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_3 = mux(latch, initBeats, _beatsLeft_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:23]
    beatsLeft <= _beatsLeft_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:17]
    wire _state_WIRE : UInt<1>[2] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    reg state : UInt<1>[2], clock with :
      reset => (reset, _state_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:26]
    node muxState = mux(idle, winner, state) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 89:25]
    state <= muxState @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 90:13]
    node allowed = mux(idle, readys, state) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 92:24]
    node _releaseack_ready_T = and(nodeIn.d.ready, allowed[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    releaseack.ready <= _releaseack_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _d_normal_ready_T = and(nodeIn.d.ready, allowed[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    d_normal.ready <= _d_normal_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _nodeIn_d_valid_T = or(releaseack.valid, d_normal.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _nodeIn_d_valid_T_1 = mux(state[0], releaseack.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_valid_T_2 = mux(state[1], d_normal.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_valid_T_3 = or(_nodeIn_d_valid_T_1, _nodeIn_d_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_valid_WIRE <= _nodeIn_d_valid_T_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_valid_T_4 = mux(idle, _nodeIn_d_valid_T, _nodeIn_d_valid_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:24]
    nodeIn.d.valid <= _nodeIn_d_valid_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:18]
    wire _nodeIn_d_bits_WIRE : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T = mux(muxState[0], releaseack.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_1 = mux(muxState[1], d_normal.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_2 = or(_nodeIn_d_bits_T, _nodeIn_d_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_1 <= _nodeIn_d_bits_T_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.corrupt <= _nodeIn_d_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_3 = mux(muxState[0], releaseack.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_4 = mux(muxState[1], d_normal.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_5 = or(_nodeIn_d_bits_T_3, _nodeIn_d_bits_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_2 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_2 <= _nodeIn_d_bits_T_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.data <= _nodeIn_d_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_3 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.echo <= _nodeIn_d_bits_WIRE_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_4 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.user <= _nodeIn_d_bits_WIRE_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_6 = mux(muxState[0], releaseack.bits.denied, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_7 = mux(muxState[1], d_normal.bits.denied, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_8 = or(_nodeIn_d_bits_T_6, _nodeIn_d_bits_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_5 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_5 <= _nodeIn_d_bits_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.denied <= _nodeIn_d_bits_WIRE_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_9 = mux(muxState[0], releaseack.bits.sink, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_10 = mux(muxState[1], d_normal.bits.sink, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_11 = or(_nodeIn_d_bits_T_9, _nodeIn_d_bits_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_6 : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_6 <= _nodeIn_d_bits_T_11 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.sink <= _nodeIn_d_bits_WIRE_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_12 = mux(muxState[0], releaseack.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_13 = mux(muxState[1], d_normal.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_14 = or(_nodeIn_d_bits_T_12, _nodeIn_d_bits_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_7 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_7 <= _nodeIn_d_bits_T_14 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.source <= _nodeIn_d_bits_WIRE_7 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_15 = mux(muxState[0], releaseack.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_16 = mux(muxState[1], d_normal.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_17 = or(_nodeIn_d_bits_T_15, _nodeIn_d_bits_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_8 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_8 <= _nodeIn_d_bits_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.size <= _nodeIn_d_bits_WIRE_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_18 = mux(muxState[0], releaseack.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_19 = mux(muxState[1], d_normal.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_20 = or(_nodeIn_d_bits_T_18, _nodeIn_d_bits_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_9 : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_9 <= _nodeIn_d_bits_T_20 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.param <= _nodeIn_d_bits_WIRE_9 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_21 = mux(muxState[0], releaseack.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_22 = mux(muxState[1], d_normal.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeIn_d_bits_T_23 = or(_nodeIn_d_bits_T_21, _nodeIn_d_bits_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeIn_d_bits_WIRE_10 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE_10 <= _nodeIn_d_bits_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeIn_d_bits_WIRE.opcode <= _nodeIn_d_bits_WIRE_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    nodeIn.d.bits.corrupt <= _nodeIn_d_bits_WIRE.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.data <= _nodeIn_d_bits_WIRE.data @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.denied <= _nodeIn_d_bits_WIRE.denied @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.sink <= _nodeIn_d_bits_WIRE.sink @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.source <= _nodeIn_d_bits_WIRE.source @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.size <= _nodeIn_d_bits_WIRE.size @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.param <= _nodeIn_d_bits_WIRE.param @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeIn.d.bits.opcode <= _nodeIn_d_bits_WIRE.opcode @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    node _decode_T_8 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_9 = dshl(_decode_T_8, putfull.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_10 = bits(_decode_T_9, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_11 = not(_decode_T_10) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode_2 = shr(_decode_T_11, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _opdata_T = bits(putfull.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node opdata_2 = eq(_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node _T_132 = mux(opdata_2, decode_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _decode_T_12 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_13 = dshl(_decode_T_12, TLBroadcastTracker.io.out_a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_14 = bits(_decode_T_13, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_15 = not(_decode_T_14) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode_3 = shr(_decode_T_15, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _opdata_T_1 = bits(TLBroadcastTracker.io.out_a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node opdata_3 = eq(_opdata_T_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node _T_133 = mux(opdata_3, decode_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _decode_T_16 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_17 = dshl(_decode_T_16, TLBroadcastTracker_1.io.out_a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_18 = bits(_decode_T_17, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_19 = not(_decode_T_18) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode_4 = shr(_decode_T_19, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _opdata_T_2 = bits(TLBroadcastTracker_1.io.out_a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node opdata_4 = eq(_opdata_T_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node _T_134 = mux(opdata_4, decode_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _decode_T_20 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_21 = dshl(_decode_T_20, TLBroadcastTracker_2.io.out_a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_22 = bits(_decode_T_21, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_23 = not(_decode_T_22) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode_5 = shr(_decode_T_23, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _opdata_T_3 = bits(TLBroadcastTracker_2.io.out_a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node opdata_5 = eq(_opdata_T_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node _T_135 = mux(opdata_5, decode_5, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _decode_T_24 = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _decode_T_25 = dshl(_decode_T_24, TLBroadcastTracker_3.io.out_a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _decode_T_26 = bits(_decode_T_25, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _decode_T_27 = not(_decode_T_26) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node decode_6 = shr(_decode_T_27, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _opdata_T_4 = bits(TLBroadcastTracker_3.io.out_a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node opdata_6 = eq(_opdata_T_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node _T_136 = mux(opdata_6, decode_6, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg beatsLeft_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 60:30]
    node idle_1 = eq(beatsLeft_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 61:28]
    node latch_1 = and(idle_1, nodeOut.a.ready) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 62:24]
    node readys_lo = cat(TLBroadcastTracker.io.out_a.valid, putfull.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node readys_hi_hi = cat(TLBroadcastTracker_3.io.out_a.valid, TLBroadcastTracker_2.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node readys_hi = cat(readys_hi_hi, TLBroadcastTracker_1.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node _readys_T_10 = cat(readys_hi, readys_lo) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:51]
    node _readys_T_11 = shl(_readys_T_10, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _readys_T_12 = bits(_readys_T_11, 4, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _readys_T_13 = or(_readys_T_10, _readys_T_12) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _readys_T_14 = shl(_readys_T_13, 2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _readys_T_15 = bits(_readys_T_14, 4, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _readys_T_16 = or(_readys_T_13, _readys_T_15) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _readys_T_17 = shl(_readys_T_16, 4) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _readys_T_18 = bits(_readys_T_17, 4, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _readys_T_19 = or(_readys_T_16, _readys_T_18) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _readys_T_20 = bits(_readys_T_19, 4, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _readys_T_21 = shl(_readys_T_20, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 16:78]
    node _readys_T_22 = bits(_readys_T_21, 4, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 16:83]
    node _readys_T_23 = not(_readys_T_22) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 16:61]
    node _readys_T_24 = bits(_readys_T_23, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_25 = bits(_readys_T_23, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_26 = bits(_readys_T_23, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_27 = bits(_readys_T_23, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    node _readys_T_28 = bits(_readys_T_23, 4, 4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:76]
    wire readys_1 : UInt<1>[5] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys_1[0] <= _readys_T_24 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys_1[1] <= _readys_T_25 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys_1[2] <= _readys_T_26 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys_1[3] <= _readys_T_27 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    readys_1[4] <= _readys_T_28 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 68:27]
    node _winner_T_2 = and(readys_1[0], putfull.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_3 = and(readys_1[1], TLBroadcastTracker.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_4 = and(readys_1[2], TLBroadcastTracker_1.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_5 = and(readys_1[3], TLBroadcastTracker_2.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    node _winner_T_6 = and(readys_1[4], TLBroadcastTracker_3.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:69]
    wire winner_1 : UInt<1>[5] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner_1[0] <= _winner_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner_1[1] <= _winner_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner_1[2] <= _winner_T_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner_1[3] <= _winner_T_5 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    winner_1[4] <= _winner_T_6 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 71:27]
    node prefixOR_1_1 = or(UInt<1>("h0"), winner_1[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node prefixOR_2 = or(prefixOR_1_1, winner_1[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node prefixOR_3 = or(prefixOR_2, winner_1[2]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node prefixOR_4 = or(prefixOR_3, winner_1[3]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _prefixOR_T_1 = or(prefixOR_4, winner_1[4]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 76:48]
    node _T_137 = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_138 = eq(winner_1[0], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_139 = or(_T_137, _T_138) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_140 = eq(prefixOR_1_1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_141 = eq(winner_1[1], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_142 = or(_T_140, _T_141) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_143 = eq(prefixOR_2, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_144 = eq(winner_1[2], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_145 = or(_T_143, _T_144) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_146 = eq(prefixOR_3, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_147 = eq(winner_1[3], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_148 = or(_T_146, _T_147) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_149 = eq(prefixOR_4, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:56]
    node _T_150 = eq(winner_1[4], UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:62]
    node _T_151 = or(_T_149, _T_150) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:59]
    node _T_152 = and(_T_139, _T_142) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_153 = and(_T_152, _T_145) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_154 = and(_T_153, _T_148) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_155 = and(_T_154, _T_151) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:77]
    node _T_156 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_157 = eq(_T_156, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    when _T_157 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      node _T_158 = eq(_T_155, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      when _T_158 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n") : printf_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
      assert(clock, _T_155, UInt<1>("h1"), "") : assert_4 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 77:13]
    node _T_159 = or(putfull.valid, TLBroadcastTracker.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_160 = or(_T_159, TLBroadcastTracker_1.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_161 = or(_T_160, TLBroadcastTracker_2.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_162 = or(_T_161, TLBroadcastTracker_3.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:31]
    node _T_163 = eq(_T_162, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:15]
    node _T_164 = or(winner_1[0], winner_1[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_165 = or(_T_164, winner_1[2]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_166 = or(_T_165, winner_1[3]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_167 = or(_T_166, winner_1[4]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:54]
    node _T_168 = or(_T_163, _T_167) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:36]
    node _T_169 = asUInt(reset) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node _T_170 = eq(_T_169, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    when _T_170 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      node _T_171 = eq(_T_168, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      when _T_171 : @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n") : printf_5 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
      assert(clock, _T_168, UInt<1>("h1"), "") : assert_5 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 79:14]
    node maskedBeats_0_1 = mux(winner_1[0], _T_132, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_1_1 = mux(winner_1[1], _T_133, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_2 = mux(winner_1[2], _T_134, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_3 = mux(winner_1[3], _T_135, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node maskedBeats_4 = mux(winner_1[4], _T_136, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 82:69]
    node _initBeats_T = or(maskedBeats_0_1, maskedBeats_1_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node _initBeats_T_1 = or(_initBeats_T, maskedBeats_2) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node _initBeats_T_2 = or(_initBeats_T_1, maskedBeats_3) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node initBeats_1 = or(_initBeats_T_2, maskedBeats_4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 84:44]
    node _beatsLeft_T_4 = and(nodeOut.a.ready, nodeOut.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _beatsLeft_T_5 = sub(beatsLeft_1, _beatsLeft_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_6 = tail(_beatsLeft_T_5, 1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:52]
    node _beatsLeft_T_7 = mux(latch_1, initBeats_1, _beatsLeft_T_6) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:23]
    beatsLeft_1 <= _beatsLeft_T_7 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 85:17]
    wire _state_WIRE_1 : UInt<1>[5] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE_1[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE_1[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE_1[2] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE_1[3] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    _state_WIRE_1[4] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:34]
    reg state_1 : UInt<1>[5], clock with :
      reset => (reset, _state_WIRE_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 88:26]
    node muxState_1 = mux(idle_1, winner_1, state_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 89:25]
    state_1 <= muxState_1 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 90:13]
    node allowed_1 = mux(idle_1, readys_1, state_1) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 92:24]
    node _putfull_ready_T = and(nodeOut.a.ready, allowed_1[0]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    putfull.ready <= _putfull_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _T_172 = and(nodeOut.a.ready, allowed_1[1]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    TLBroadcastTracker.io.out_a.ready <= _T_172 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _T_173 = and(nodeOut.a.ready, allowed_1[2]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    TLBroadcastTracker_1.io.out_a.ready <= _T_173 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _T_174 = and(nodeOut.a.ready, allowed_1[3]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    TLBroadcastTracker_2.io.out_a.ready <= _T_174 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _T_175 = and(nodeOut.a.ready, allowed_1[4]) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:31]
    TLBroadcastTracker_3.io.out_a.ready <= _T_175 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 94:17]
    node _nodeOut_a_valid_T = or(putfull.valid, TLBroadcastTracker.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _nodeOut_a_valid_T_1 = or(_nodeOut_a_valid_T, TLBroadcastTracker_1.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _nodeOut_a_valid_T_2 = or(_nodeOut_a_valid_T_1, TLBroadcastTracker_2.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _nodeOut_a_valid_T_3 = or(_nodeOut_a_valid_T_2, TLBroadcastTracker_3.io.out_a.valid) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:46]
    node _nodeOut_a_valid_T_4 = mux(state_1[0], putfull.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_5 = mux(state_1[1], TLBroadcastTracker.io.out_a.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_6 = mux(state_1[2], TLBroadcastTracker_1.io.out_a.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_7 = mux(state_1[3], TLBroadcastTracker_2.io.out_a.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_8 = mux(state_1[4], TLBroadcastTracker_3.io.out_a.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_9 = or(_nodeOut_a_valid_T_4, _nodeOut_a_valid_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_10 = or(_nodeOut_a_valid_T_9, _nodeOut_a_valid_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_11 = or(_nodeOut_a_valid_T_10, _nodeOut_a_valid_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_12 = or(_nodeOut_a_valid_T_11, _nodeOut_a_valid_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_valid_WIRE <= _nodeOut_a_valid_T_12 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_valid_T_13 = mux(idle_1, _nodeOut_a_valid_T_3, _nodeOut_a_valid_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:24]
    nodeOut.a.valid <= _nodeOut_a_valid_T_13 @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 96:18]
    wire _nodeOut_a_bits_WIRE : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T = mux(muxState_1[0], putfull.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_1 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_2 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_3 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_4 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.corrupt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_5 = or(_nodeOut_a_bits_T, _nodeOut_a_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_6 = or(_nodeOut_a_bits_T_5, _nodeOut_a_bits_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_7 = or(_nodeOut_a_bits_T_6, _nodeOut_a_bits_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_8 = or(_nodeOut_a_bits_T_7, _nodeOut_a_bits_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_1 <= _nodeOut_a_bits_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.corrupt <= _nodeOut_a_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_9 = mux(muxState_1[0], putfull.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_10 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_11 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_12 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_13 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_14 = or(_nodeOut_a_bits_T_9, _nodeOut_a_bits_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_15 = or(_nodeOut_a_bits_T_14, _nodeOut_a_bits_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_16 = or(_nodeOut_a_bits_T_15, _nodeOut_a_bits_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_17 = or(_nodeOut_a_bits_T_16, _nodeOut_a_bits_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_2 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_2 <= _nodeOut_a_bits_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.data <= _nodeOut_a_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_18 = mux(muxState_1[0], putfull.bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_19 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_20 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_21 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_22 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.mask, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_23 = or(_nodeOut_a_bits_T_18, _nodeOut_a_bits_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_24 = or(_nodeOut_a_bits_T_23, _nodeOut_a_bits_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_25 = or(_nodeOut_a_bits_T_24, _nodeOut_a_bits_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_26 = or(_nodeOut_a_bits_T_25, _nodeOut_a_bits_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_3 : UInt<8> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_3 <= _nodeOut_a_bits_T_26 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.mask <= _nodeOut_a_bits_WIRE_3 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_4 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.echo <= _nodeOut_a_bits_WIRE_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_5 : { } @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.user <= _nodeOut_a_bits_WIRE_5 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_27 = mux(muxState_1[0], putfull.bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_28 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_29 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_30 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_31 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.address, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_32 = or(_nodeOut_a_bits_T_27, _nodeOut_a_bits_T_28) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_33 = or(_nodeOut_a_bits_T_32, _nodeOut_a_bits_T_29) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_34 = or(_nodeOut_a_bits_T_33, _nodeOut_a_bits_T_30) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_35 = or(_nodeOut_a_bits_T_34, _nodeOut_a_bits_T_31) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_6 : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_6 <= _nodeOut_a_bits_T_35 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.address <= _nodeOut_a_bits_WIRE_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_36 = mux(muxState_1[0], putfull.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_37 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_38 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_39 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_40 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.source, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_41 = or(_nodeOut_a_bits_T_36, _nodeOut_a_bits_T_37) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_42 = or(_nodeOut_a_bits_T_41, _nodeOut_a_bits_T_38) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_43 = or(_nodeOut_a_bits_T_42, _nodeOut_a_bits_T_39) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_44 = or(_nodeOut_a_bits_T_43, _nodeOut_a_bits_T_40) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_7 : UInt<7> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_7 <= _nodeOut_a_bits_T_44 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.source <= _nodeOut_a_bits_WIRE_7 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_45 = mux(muxState_1[0], putfull.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_46 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_47 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_48 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_49 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.size, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_50 = or(_nodeOut_a_bits_T_45, _nodeOut_a_bits_T_46) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_51 = or(_nodeOut_a_bits_T_50, _nodeOut_a_bits_T_47) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_52 = or(_nodeOut_a_bits_T_51, _nodeOut_a_bits_T_48) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_53 = or(_nodeOut_a_bits_T_52, _nodeOut_a_bits_T_49) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_8 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_8 <= _nodeOut_a_bits_T_53 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.size <= _nodeOut_a_bits_WIRE_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_54 = mux(muxState_1[0], putfull.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_55 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_56 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_57 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_58 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.param, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_59 = or(_nodeOut_a_bits_T_54, _nodeOut_a_bits_T_55) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_60 = or(_nodeOut_a_bits_T_59, _nodeOut_a_bits_T_56) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_61 = or(_nodeOut_a_bits_T_60, _nodeOut_a_bits_T_57) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_62 = or(_nodeOut_a_bits_T_61, _nodeOut_a_bits_T_58) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_9 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_9 <= _nodeOut_a_bits_T_62 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.param <= _nodeOut_a_bits_WIRE_9 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_63 = mux(muxState_1[0], putfull.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_64 = mux(muxState_1[1], TLBroadcastTracker.io.out_a.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_65 = mux(muxState_1[2], TLBroadcastTracker_1.io.out_a.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_66 = mux(muxState_1[3], TLBroadcastTracker_2.io.out_a.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_67 = mux(muxState_1[4], TLBroadcastTracker_3.io.out_a.bits.opcode, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_68 = or(_nodeOut_a_bits_T_63, _nodeOut_a_bits_T_64) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_69 = or(_nodeOut_a_bits_T_68, _nodeOut_a_bits_T_65) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_70 = or(_nodeOut_a_bits_T_69, _nodeOut_a_bits_T_66) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _nodeOut_a_bits_T_71 = or(_nodeOut_a_bits_T_70, _nodeOut_a_bits_T_67) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _nodeOut_a_bits_WIRE_10 : UInt<3> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE_10 <= _nodeOut_a_bits_T_71 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _nodeOut_a_bits_WIRE.opcode <= _nodeOut_a_bits_WIRE_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    nodeOut.a.bits.corrupt <= _nodeOut_a_bits_WIRE.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.data <= _nodeOut_a_bits_WIRE.data @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.mask <= _nodeOut_a_bits_WIRE.mask @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.address <= _nodeOut_a_bits_WIRE.address @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.source <= _nodeOut_a_bits_WIRE.source @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.size <= _nodeOut_a_bits_WIRE.size @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.param <= _nodeOut_a_bits_WIRE.param @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    nodeOut.a.bits.opcode <= _nodeOut_a_bits_WIRE.opcode @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 97:17]
    reg probe_todo : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 215:31]
    reg probe_line : UInt, clock with :
      reset => (UInt<1>("h0"), probe_line) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 216:27]
    reg probe_perms : UInt<2>, clock with :
      reset => (UInt<1>("h0"), probe_perms) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 217:28]
    node _probe_next_T = bits(probe_todo, 0, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _probe_next_T_1 = shl(_probe_next_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 218:58]
    node _probe_next_T_2 = not(_probe_next_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 218:37]
    node probe_next = and(probe_todo, _probe_next_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 218:35]
    node probe_busy = orr(probe_todo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 219:35]
    wire _WIRE_46 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_46.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_47 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_47.bits <= _WIRE_46.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_47.valid <= _WIRE_46.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_47.ready <= _WIRE_46.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_47.valid <= probe_busy @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 223:18]
    wire _WIRE_48 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_48.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_49 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.bits <= _WIRE_48.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.valid <= _WIRE_48.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_49.ready <= _WIRE_48.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _T_176 = and(_WIRE_49.ready, _WIRE_49.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_176 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 227:24]
      node _probe_todo_T = not(probe_next) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 227:53]
      node _probe_todo_T_1 = and(probe_todo, _probe_todo_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 227:51]
      probe_todo <= _probe_todo_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 227:37]
    node _a_first_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _a_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _a_first_beats1_decode_T_1 = dshl(_a_first_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _a_first_beats1_decode_T_2 = bits(_a_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _a_first_beats1_decode_T_3 = not(_a_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node a_first_beats1_decode = shr(_a_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _a_first_beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_first_beats1_opdata = eq(_a_first_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node a_first_beats1 = mux(a_first_beats1_opdata, a_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg a_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _a_first_counter1_T = sub(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first_counter1 = tail(_a_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(a_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _a_first_last_T = eq(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _a_first_last_T_1 = eq(a_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_first_last = or(_a_first_last_T, _a_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node a_first_done = and(a_first_last, _a_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _a_first_count_T = not(a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node a_first_count = and(a_first_beats1, _a_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _a_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _a_first_counter_T = mux(a_first, a_first_beats1, a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      a_first_counter <= _a_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    wire _freeTrackers_WIRE : UInt<1>[4] @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:33]
    _freeTrackers_WIRE[0] <= TLBroadcastTracker.io.idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:33]
    _freeTrackers_WIRE[1] <= TLBroadcastTracker_1.io.idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:33]
    _freeTrackers_WIRE[2] <= TLBroadcastTracker_2.io.idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:33]
    _freeTrackers_WIRE[3] <= TLBroadcastTracker_3.io.idle @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:33]
    node freeTrackers_lo = cat(_freeTrackers_WIRE[1], _freeTrackers_WIRE[0]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:64]
    node freeTrackers_hi = cat(_freeTrackers_WIRE[3], _freeTrackers_WIRE[2]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:64]
    node freeTrackers = cat(freeTrackers_hi, freeTrackers_lo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 234:64]
    node freeTracker = orr(freeTrackers) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 235:38]
    node _matchTrackers_T = shr(nodeIn.a.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:84]
    node _matchTrackers_T_1 = eq(TLBroadcastTracker.io.line, _matchTrackers_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:62]
    node _matchTrackers_T_2 = shr(nodeIn.a.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:84]
    node _matchTrackers_T_3 = eq(TLBroadcastTracker_1.io.line, _matchTrackers_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:62]
    node _matchTrackers_T_4 = shr(nodeIn.a.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:84]
    node _matchTrackers_T_5 = eq(TLBroadcastTracker_2.io.line, _matchTrackers_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:62]
    node _matchTrackers_T_6 = shr(nodeIn.a.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:84]
    node _matchTrackers_T_7 = eq(TLBroadcastTracker_3.io.line, _matchTrackers_T_6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:62]
    wire _matchTrackers_WIRE : UInt<1>[4] @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:34]
    _matchTrackers_WIRE[0] <= _matchTrackers_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:34]
    _matchTrackers_WIRE[1] <= _matchTrackers_T_3 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:34]
    _matchTrackers_WIRE[2] <= _matchTrackers_T_5 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:34]
    _matchTrackers_WIRE[3] <= _matchTrackers_T_7 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:34]
    node matchTrackers_lo = cat(_matchTrackers_WIRE[1], _matchTrackers_WIRE[0]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:100]
    node matchTrackers_hi = cat(_matchTrackers_WIRE[3], _matchTrackers_WIRE[2]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:100]
    node matchTrackers = cat(matchTrackers_hi, matchTrackers_lo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 236:100]
    node matchTracker = orr(matchTrackers) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 237:40]
    node _allocTracker_T = shl(freeTrackers, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _allocTracker_T_1 = bits(_allocTracker_T, 3, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _allocTracker_T_2 = or(freeTrackers, _allocTracker_T_1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _allocTracker_T_3 = shl(_allocTracker_T_2, 2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _allocTracker_T_4 = bits(_allocTracker_T_3, 3, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _allocTracker_T_5 = or(_allocTracker_T_2, _allocTracker_T_4) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _allocTracker_T_6 = bits(_allocTracker_T_5, 3, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _allocTracker_T_7 = shl(_allocTracker_T_6, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 238:64]
    node _allocTracker_T_8 = not(_allocTracker_T_7) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 238:41]
    node allocTracker = and(freeTrackers, _allocTracker_T_8) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 238:39]
    node selectTracker = mux(matchTracker, matchTrackers, allocTracker) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 239:30]
    wire _trackerReadys_WIRE : UInt<1>[4] @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:34]
    _trackerReadys_WIRE[0] <= TLBroadcastTracker.io.in_a.ready @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:34]
    _trackerReadys_WIRE[1] <= TLBroadcastTracker_1.io.in_a.ready @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:34]
    _trackerReadys_WIRE[2] <= TLBroadcastTracker_2.io.in_a.ready @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:34]
    _trackerReadys_WIRE[3] <= TLBroadcastTracker_3.io.in_a.ready @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:34]
    node trackerReadys_lo = cat(_trackerReadys_WIRE[1], _trackerReadys_WIRE[0]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:63]
    node trackerReadys_hi = cat(_trackerReadys_WIRE[3], _trackerReadys_WIRE[2]) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:63]
    node trackerReadys = cat(trackerReadys_hi, trackerReadys_lo) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 240:63]
    node _trackerReady_T = and(selectTracker, trackerReadys) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 241:41]
    node trackerReady = orr(_trackerReady_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 241:58]
    node _nodeIn_a_ready_T = eq(a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 243:22]
    node _nodeIn_a_ready_T_1 = or(_nodeIn_a_ready_T, filter.io.request.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 243:31]
    node _nodeIn_a_ready_T_2 = and(_nodeIn_a_ready_T_1, trackerReady) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 243:59]
    nodeIn.a.ready <= _nodeIn_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 243:18]
    node _T_177 = bits(selectTracker, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 244:35]
    node _T_178 = bits(selectTracker, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 244:35]
    node _T_179 = bits(selectTracker, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 244:35]
    node _T_180 = bits(selectTracker, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 244:35]
    node _T_181 = bits(selectTracker, 4, 4) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 244:35]
    node _T_182 = and(nodeIn.a.valid, _T_177) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:36]
    node _T_183 = eq(a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:50]
    node _T_184 = or(_T_183, filter.io.request.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:59]
    node _T_185 = and(_T_182, _T_184) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:46]
    TLBroadcastTracker.io.in_a.valid <= _T_185 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:22]
    TLBroadcastTracker.io.in_a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker.io.in_a_first <= a_first @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 247:22]
    node _T_186 = and(nodeIn.a.valid, _T_178) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:36]
    node _T_187 = eq(a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:50]
    node _T_188 = or(_T_187, filter.io.request.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:59]
    node _T_189 = and(_T_186, _T_188) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:46]
    TLBroadcastTracker_1.io.in_a.valid <= _T_189 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:22]
    TLBroadcastTracker_1.io.in_a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_1.io.in_a_first <= a_first @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 247:22]
    node _T_190 = and(nodeIn.a.valid, _T_179) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:36]
    node _T_191 = eq(a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:50]
    node _T_192 = or(_T_191, filter.io.request.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:59]
    node _T_193 = and(_T_190, _T_192) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:46]
    TLBroadcastTracker_2.io.in_a.valid <= _T_193 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:22]
    TLBroadcastTracker_2.io.in_a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_2.io.in_a_first <= a_first @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 247:22]
    node _T_194 = and(nodeIn.a.valid, _T_180) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:36]
    node _T_195 = eq(a_first, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:50]
    node _T_196 = or(_T_195, filter.io.request.ready) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:59]
    node _T_197 = and(_T_194, _T_196) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:46]
    TLBroadcastTracker_3.io.in_a.valid <= _T_197 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 245:22]
    TLBroadcastTracker_3.io.in_a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 246:21]
    TLBroadcastTracker_3.io.in_a_first <= a_first @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 247:22]
    node _filter_io_request_valid_T = and(nodeIn.a.valid, a_first) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 250:45]
    node _filter_io_request_valid_T_1 = and(_filter_io_request_valid_T, trackerReady) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 250:56]
    filter.io.request.valid <= _filter_io_request_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 250:31]
    node filter_io_request_bits_mshr_hi = bits(selectTracker, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node filter_io_request_bits_mshr_lo = bits(selectTracker, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _filter_io_request_bits_mshr_T = orr(filter_io_request_bits_mshr_hi) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _filter_io_request_bits_mshr_T_1 = or(filter_io_request_bits_mshr_hi, filter_io_request_bits_mshr_lo) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node filter_io_request_bits_mshr_hi_1 = bits(_filter_io_request_bits_mshr_T_1, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node filter_io_request_bits_mshr_lo_1 = bits(_filter_io_request_bits_mshr_T_1, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _filter_io_request_bits_mshr_T_2 = orr(filter_io_request_bits_mshr_hi_1) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _filter_io_request_bits_mshr_T_3 = or(filter_io_request_bits_mshr_hi_1, filter_io_request_bits_mshr_lo_1) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node _filter_io_request_bits_mshr_T_4 = bits(_filter_io_request_bits_mshr_T_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _filter_io_request_bits_mshr_T_5 = cat(_filter_io_request_bits_mshr_T_2, _filter_io_request_bits_mshr_T_4) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node _filter_io_request_bits_mshr_T_6 = cat(_filter_io_request_bits_mshr_T, _filter_io_request_bits_mshr_T_5) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    filter.io.request.bits.mshr <= _filter_io_request_bits_mshr_T_6 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 251:38]
    filter.io.request.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 252:38]
    wire _filter_io_request_bits_needT_acq_needT_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 277:51]
    _filter_io_request_bits_needT_acq_needT_WIRE is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 277:51]
    node _filter_io_request_bits_needT_acq_needT_T = eq(UInt<2>("h0"), nodeIn.a.bits.param) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_acq_needT_T_1 = mux(_filter_io_request_bits_needT_acq_needT_T, UInt<1>("h0"), _filter_io_request_bits_needT_acq_needT_WIRE) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_acq_needT_T_2 = eq(UInt<2>("h1"), nodeIn.a.bits.param) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_acq_needT_T_3 = mux(_filter_io_request_bits_needT_acq_needT_T_2, UInt<1>("h1"), _filter_io_request_bits_needT_acq_needT_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_acq_needT_T_4 = eq(UInt<2>("h2"), nodeIn.a.bits.param) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node filter_io_request_bits_needT_acq_needT = mux(_filter_io_request_bits_needT_acq_needT_T_4, UInt<1>("h1"), _filter_io_request_bits_needT_acq_needT_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    wire _filter_io_request_bits_needT_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 281:36]
    _filter_io_request_bits_needT_WIRE is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 281:36]
    wire _filter_io_request_bits_needT_WIRE_1 : UInt<1> @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 287:66]
    _filter_io_request_bits_needT_WIRE_1 is invalid @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 287:66]
    node _filter_io_request_bits_needT_T = eq(UInt<1>("h0"), nodeIn.a.bits.param) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_1 = mux(_filter_io_request_bits_needT_T, UInt<1>("h0"), _filter_io_request_bits_needT_WIRE_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_2 = eq(UInt<1>("h1"), nodeIn.a.bits.param) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_3 = mux(_filter_io_request_bits_needT_T_2, UInt<1>("h1"), _filter_io_request_bits_needT_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_4 = eq(UInt<1>("h1"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_5 = mux(_filter_io_request_bits_needT_T_4, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_6 = eq(UInt<2>("h2"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_7 = mux(_filter_io_request_bits_needT_T_6, UInt<1>("h1"), _filter_io_request_bits_needT_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_8 = eq(UInt<2>("h3"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_9 = mux(_filter_io_request_bits_needT_T_8, UInt<1>("h1"), _filter_io_request_bits_needT_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_10 = eq(UInt<3>("h4"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_11 = mux(_filter_io_request_bits_needT_T_10, UInt<1>("h0"), _filter_io_request_bits_needT_T_9) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_12 = eq(UInt<3>("h5"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_13 = mux(_filter_io_request_bits_needT_T_12, _filter_io_request_bits_needT_T_3, _filter_io_request_bits_needT_T_11) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_14 = eq(UInt<3>("h6"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_15 = mux(_filter_io_request_bits_needT_T_14, filter_io_request_bits_needT_acq_needT, _filter_io_request_bits_needT_T_13) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_16 = eq(UInt<3>("h7"), nodeIn.a.bits.opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _filter_io_request_bits_needT_T_17 = mux(_filter_io_request_bits_needT_T_16, filter_io_request_bits_needT_acq_needT, _filter_io_request_bits_needT_T_15) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    filter.io.request.bits.needT <= _filter_io_request_bits_needT_T_17 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 253:38]
    filter.io.request.bits.allocOH <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 254:38]
    node _leaveB_T = eq(filter.io.response.bits.needT, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 256:20]
    node _leaveB_T_1 = eq(filter.io.response.bits.gaveT, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 256:54]
    node leaveB = and(_leaveB_T, _leaveB_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 256:51]
    node _others_T = not(filter.io.response.bits.allocOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 257:54]
    node others = and(filter.io.response.bits.cacheOH, _others_T) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 257:52]
    node todo = mux(leaveB, UInt<1>("h0"), others) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 258:21]
    node _filter_io_response_ready_T = eq(probe_busy, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 259:35]
    filter.io.response.ready <= _filter_io_response_ready_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 259:32]
    node _T_198 = and(filter.io.response.ready, filter.io.response.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_198 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 260:38]
      probe_todo <= todo @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 261:21]
      node _probe_line_T = shr(filter.io.response.bits.address, 6) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 262:56]
      probe_line <= _probe_line_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 262:21]
      node _probe_perms_T = mux(filter.io.response.bits.needT, UInt<2>("h2"), UInt<2>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 263:27]
      probe_perms <= _probe_perms_T @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 263:21]
    node responseCache = or(filter.io.response.bits.cacheOH, filter.io.response.bits.allocOH) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 267:59]
    node responseCount = bits(todo, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 268:35]
    node responseMSHR_shiftAmount = bits(filter.io.response.bits.mshr, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _responseMSHR_T = dshl(UInt<1>("h1"), responseMSHR_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node _responseMSHR_T_1 = bits(_responseMSHR_T, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    node responseMSHR_0 = bits(_responseMSHR_T_1, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 269:85]
    node responseMSHR_1 = bits(_responseMSHR_T_1, 1, 1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 269:85]
    node responseMSHR_2 = bits(_responseMSHR_T_1, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 269:85]
    node responseMSHR_3 = bits(_responseMSHR_T_1, 3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 269:85]
    node _sack_T = and(filter.io.response.ready, filter.io.response.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _sack_T_1 = and(_sack_T, leaveB) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 270:42]
    node _sack_T_2 = neq(others, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 270:62]
    node sack = and(_sack_T_1, _sack_T_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 270:52]
    node _T_199 = and(filter.io.response.ready, filter.io.response.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_200 = and(_T_199, responseMSHR_0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:56]
    TLBroadcastTracker.io.probe.valid <= _T_200 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:29]
    TLBroadcastTracker.io.probe.bits.count <= responseCount @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 273:36]
    TLBroadcastTracker.io.probe.bits.cacheOH <= responseCache @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 274:36]
    node _T_201 = and(sack, responseMSHR_0) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:20]
    when _T_201 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:31]
      TLBroadcastTracker.io.probesack <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:51]
    node _T_202 = and(filter.io.response.ready, filter.io.response.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_203 = and(_T_202, responseMSHR_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:56]
    TLBroadcastTracker_1.io.probe.valid <= _T_203 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:29]
    TLBroadcastTracker_1.io.probe.bits.count <= responseCount @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 273:36]
    TLBroadcastTracker_1.io.probe.bits.cacheOH <= responseCache @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 274:36]
    node _T_204 = and(sack, responseMSHR_1) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:20]
    when _T_204 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:31]
      TLBroadcastTracker_1.io.probesack <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:51]
    node _T_205 = and(filter.io.response.ready, filter.io.response.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_206 = and(_T_205, responseMSHR_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:56]
    TLBroadcastTracker_2.io.probe.valid <= _T_206 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:29]
    TLBroadcastTracker_2.io.probe.bits.count <= responseCount @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 273:36]
    TLBroadcastTracker_2.io.probe.bits.cacheOH <= responseCache @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 274:36]
    node _T_207 = and(sack, responseMSHR_2) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:20]
    when _T_207 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:31]
      TLBroadcastTracker_2.io.probesack <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:51]
    node _T_208 = and(filter.io.response.ready, filter.io.response.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_209 = and(_T_208, responseMSHR_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:56]
    TLBroadcastTracker_3.io.probe.valid <= _T_209 @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 272:29]
    TLBroadcastTracker_3.io.probe.bits.count <= responseCount @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 273:36]
    TLBroadcastTracker_3.io.probe.bits.cacheOH <= responseCache @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 274:36]
    node _T_210 = and(sack, responseMSHR_3) @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:20]
    when _T_210 : @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:31]
      TLBroadcastTracker_3.io.probesack <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 275:51]
    wire _WIRE_50 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_50.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_51 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.bits <= _WIRE_50.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.valid <= _WIRE_50.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.ready <= _WIRE_50.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_51.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 279:19]
    wire _WIRE_52 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_52.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_53 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_53.bits <= _WIRE_52.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_53.valid <= _WIRE_52.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_53.ready <= _WIRE_52.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_53.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 280:19]
    wire _WIRE_54 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_54.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_54.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_54.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_55 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_55.bits <= _WIRE_54.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_55.valid <= _WIRE_54.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_55.ready <= _WIRE_54.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_55.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Broadcast.scala 281:19]

  module TLJbar :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    in[0].a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    nodeIn.a.ready <= in[0].a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    node _in_0_a_bits_source_T = or(nodeIn.a.bits.source, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:55]
    in[0].a.bits.source <= _in_0_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:29]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 176:23]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 177:26]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    wire _WIRE_12 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_13 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.bits <= _WIRE_12.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= _WIRE_12.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.ready <= _WIRE_12.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 187:23]
    wire _WIRE_14 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_15 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.bits <= _WIRE_14.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.valid <= _WIRE_14.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= _WIRE_14.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 188:26]
    nodeIn.d.bits.corrupt <= in[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.data <= in[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.denied <= in[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.sink <= in[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.source <= in[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.size <= in[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.param <= in[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.opcode <= in[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.valid <= in[0].d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    in[0].d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    node _nodeIn_d_bits_source_T = bits(in[0].d.bits.source, 4, 0) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 152:69]
    nodeIn.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 193:32]
    wire _WIRE_16 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_17 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits <= _WIRE_16.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.valid <= _WIRE_16.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.ready <= _WIRE_16.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    wire _WIRE_18 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_19 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits <= _WIRE_18.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.valid <= _WIRE_18.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.ready <= _WIRE_18.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    wire _WIRE_20 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_21 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.bits <= _WIRE_20.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= _WIRE_20.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.ready <= _WIRE_20.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 206:23]
    wire _WIRE_22 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_23 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.bits <= _WIRE_22.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.valid <= _WIRE_22.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= _WIRE_22.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 207:26]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]
    nodeOut.a.bits.corrupt <= out[0].a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.data <= out[0].a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.mask <= out[0].a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.address <= out[0].a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.source <= out[0].a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.size <= out[0].a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.param <= out[0].a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.opcode <= out[0].a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.valid <= out[0].a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    out[0].a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    wire _WIRE_24 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_25 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits <= _WIRE_24.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.valid <= _WIRE_24.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.ready <= _WIRE_24.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    wire _WIRE_26 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_27 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits <= _WIRE_26.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.valid <= _WIRE_26.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.ready <= _WIRE_26.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    wire _WIRE_28 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_29 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.bits <= _WIRE_28.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= _WIRE_28.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.ready <= _WIRE_28.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 231:24]
    wire _WIRE_30 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_31 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.bits <= _WIRE_30.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.valid <= _WIRE_30.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= _WIRE_30.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 232:27]
    wire _WIRE_32 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_33 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits <= _WIRE_32.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.valid <= _WIRE_32.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.ready <= _WIRE_32.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    wire _WIRE_34 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_35 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits <= _WIRE_34.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.valid <= _WIRE_34.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.ready <= _WIRE_34.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    wire _WIRE_36 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_37 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.bits <= _WIRE_36.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= _WIRE_36.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= _WIRE_36.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 241:24]
    wire _WIRE_38 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_39 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.bits <= _WIRE_38.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= _WIRE_38.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= _WIRE_38.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 242:27]
    out[0].d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    nodeOut.d.ready <= out[0].d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    node _out_0_d_bits_sink_T = or(nodeOut.d.bits.sink, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:53]
    out[0].d.bits.sink <= _out_0_d_bits_sink_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:28]
    wire _WIRE_40 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_41 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits <= _WIRE_40.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.valid <= _WIRE_40.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.ready <= _WIRE_40.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    wire _WIRE_42 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_43 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits <= _WIRE_42.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.valid <= _WIRE_42.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.ready <= _WIRE_42.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    wire _WIRE_44 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_45 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.bits <= _WIRE_44.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.valid <= _WIRE_44.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= _WIRE_44.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 261:24]
    wire _WIRE_46 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_47 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.bits <= _WIRE_46.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= _WIRE_46.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.ready <= _WIRE_46.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 262:27]
    wire _addressC_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _addressC_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.bits <= _addressC_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.valid <= _addressC_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.ready <= _addressC_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _requestAIO_T = xor(in[0].a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_1 = cvt(_requestAIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_2 = and(_requestAIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_3 = asSInt(_requestAIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_4 = eq(_requestAIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_0_0 = or(UInt<1>("h1"), _requestAIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestCIO_T = xor(_addressC_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_1 = cvt(_requestCIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_2 = and(_requestCIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_3 = asSInt(_requestCIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_4 = eq(_requestCIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_0_0 = or(UInt<1>("h1"), _requestCIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    wire _requestBOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.bits <= _requestBOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.valid <= _requestBOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.ready <= _requestBOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _requestBOI_uncommonBits_T = or(_requestBOI_WIRE_1.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestBOI_uncommonBits = bits(_requestBOI_uncommonBits_T, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestBOI_T = shr(_requestBOI_WIRE_1.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestBOI_T_1 = eq(_requestBOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestBOI_T_2 = leq(UInt<1>("h0"), requestBOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestBOI_T_3 = and(_requestBOI_T_1, _requestBOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestBOI_T_4 = leq(requestBOI_uncommonBits, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestBOI_0_0 = and(_requestBOI_T_3, _requestBOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _requestDOI_uncommonBits_T = or(out[0].d.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestDOI_uncommonBits = bits(_requestDOI_uncommonBits_T, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestDOI_T = shr(out[0].d.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestDOI_T_1 = eq(_requestDOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestDOI_T_2 = leq(UInt<1>("h0"), requestDOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestDOI_T_3 = and(_requestDOI_T_1, _requestDOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestDOI_T_4 = leq(requestDOI_uncommonBits, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestDOI_0_0 = and(_requestDOI_T_3, _requestDOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.bits <= _requestEIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.valid <= _requestEIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.ready <= _requestEIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _requestEIO_uncommonBits_T = or(_requestEIO_WIRE_1.bits.sink, UInt<2>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestEIO_uncommonBits = bits(_requestEIO_uncommonBits_T, 1, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestEIO_T = shr(_requestEIO_WIRE_1.bits.sink, 2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestEIO_T_1 = eq(_requestEIO_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestEIO_T_2 = leq(UInt<1>("h0"), requestEIO_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestEIO_T_3 = and(_requestEIO_T_1, _requestEIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestEIO_T_4 = leq(requestEIO_uncommonBits, UInt<2>("h3")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestEIO_0_0 = and(_requestEIO_T_3, _requestEIO_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _beatsAI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsAI_decode_T_1 = dshl(_beatsAI_decode_T, in[0].a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsAI_decode_T_2 = bits(_beatsAI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsAI_decode_T_3 = not(_beatsAI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsAI_decode = shr(_beatsAI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsAI_opdata_T = bits(in[0].a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beatsAI_opdata = eq(_beatsAI_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beatsAI_0 = mux(beatsAI_opdata, beatsAI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsBO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _beatsBO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.bits <= _beatsBO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.valid <= _beatsBO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.ready <= _beatsBO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _beatsBO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsBO_decode_T_1 = dshl(_beatsBO_decode_T, _beatsBO_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsBO_decode_T_2 = bits(_beatsBO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsBO_decode_T_3 = not(_beatsBO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsBO_decode = shr(_beatsBO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsBO_opdata_T = bits(_beatsBO_WIRE_1.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node beatsBO_opdata = eq(_beatsBO_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node beatsBO_0 = mux(UInt<1>("h0"), beatsBO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsCI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _beatsCI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.bits <= _beatsCI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.valid <= _beatsCI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.ready <= _beatsCI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _beatsCI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsCI_decode_T_1 = dshl(_beatsCI_decode_T, _beatsCI_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsCI_decode_T_2 = bits(_beatsCI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsCI_decode_T_3 = not(_beatsCI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsCI_decode = shr(_beatsCI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsCI_opdata = bits(_beatsCI_WIRE_1.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node beatsCI_0 = mux(UInt<1>("h0"), beatsCI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsDO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsDO_decode_T_1 = dshl(_beatsDO_decode_T, out[0].d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsDO_decode_T_2 = bits(_beatsDO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsDO_decode_T_3 = not(_beatsDO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsDO_decode = shr(_beatsDO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsDO_opdata = bits(out[0].d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beatsDO_0 = mux(beatsDO_opdata, beatsDO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsEI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _beatsEI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.bits <= _beatsEI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.valid <= _beatsEI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.ready <= _beatsEI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsAOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsAOI_filtered[0].bits <= in[0].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_0_valid_T = or(requestAIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_0_valid_T_1 = and(in[0].a.valid, _portsAOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered[0].valid <= _portsAOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    in[0].a.ready <= portsAOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsBIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _portsBIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.bits <= _portsBIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.valid <= _portsBIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.ready <= _portsBIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire portsBIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsBIO_filtered[0].bits <= _portsBIO_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_0_valid_T = or(requestBOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_0_valid_T_1 = and(_portsBIO_WIRE_1.valid, _portsBIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered[0].valid <= _portsBIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsBIO_WIRE_1.ready <= portsBIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsCOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _portsCOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.bits <= _portsCOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.valid <= _portsCOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.ready <= _portsCOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire portsCOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsCOI_filtered[0].bits <= _portsCOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_0_valid_T = or(requestCIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_0_valid_T_1 = and(_portsCOI_WIRE_1.valid, _portsCOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered[0].valid <= _portsCOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsCOI_WIRE_1.ready <= portsCOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsDIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsDIO_filtered[0].bits.corrupt <= out[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.data <= out[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.denied <= out[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.sink <= out[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.source <= out[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.size <= out[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.param <= out[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.opcode <= out[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_0_valid_T = or(requestDOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_0_valid_T_1 = and(out[0].d.valid, _portsDIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered[0].valid <= _portsDIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    out[0].d.ready <= portsDIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsEOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _portsEOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.bits <= _portsEOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.valid <= _portsEOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.ready <= _portsEOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsEOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsEOI_filtered[0].bits <= _portsEOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_0_valid_T = or(requestEIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_0_valid_T_1 = and(_portsEOI_WIRE_1.valid, _portsEOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered[0].valid <= _portsEOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsEOI_WIRE_1.ready <= portsEOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    out[0].a <= portsAOI_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    wire _WIRE_48 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_49 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.bits <= _WIRE_48.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.valid <= _WIRE_48.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.ready <= _WIRE_48.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    wire _WIRE_50 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.bits.sink <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_51 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<2>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.bits <= _WIRE_50.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.valid <= _WIRE_50.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.ready <= _WIRE_50.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    portsCOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsEOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    wire _WIRE_52 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_53 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits <= _WIRE_52.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= _WIRE_52.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.ready <= _WIRE_52.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    in[0].d <= portsDIO_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    portsBIO_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]

  module BankBinder :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala 60:11]

  module TLWidthWidget_6 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeOut.a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeIn.a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    nodeIn.d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeOut.d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 205:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 206:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 207:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, address : UInt<32>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 208:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<32>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<7>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 209:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 210:21]

  module TLInterconnectCoupler_8 :
    input clock : Clock
    input reset : Reset
    output auto : { flip widget_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, bus_xing_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst widget of TLWidthWidget_6 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset
    wire bus_xingOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    bus_xingOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    bus_xingOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire bus_xingIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    bus_xingIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    bus_xingOut <= bus_xingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    widget.auto.out.d <= bus_xingIn.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    bus_xingIn.a.bits <= widget.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    bus_xingIn.a.valid <= widget.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    widget.auto.out.a.ready <= bus_xingIn.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    auto.bus_xing_out <= bus_xingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    widget.auto.in <= auto.widget_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]

  module CoherenceManagerWrapper :
    output auto : { coupler_to_bus_named_subsystem_mbus_bus_xing_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<7>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<7>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip coherent_jbar_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<2>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip subsystem_l2_clock_groups_in : { member : { subsystem_l2_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_l2_clock_groups of ClockGroupAggregator_5 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_7 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast_5 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus_5 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst broadcast_1 of TLBroadcast @[generators/rocket-chip/src/main/scala/subsystem/BankedL2Params.scala 81:24]
    broadcast_1.clock <= childClock
    broadcast_1.reset <= childReset
    inst coherent_jbar of TLJbar @[generators/rocket-chip/src/main/scala/subsystem/BankedL2Params.scala 58:41]
    coherent_jbar.clock <= childClock
    coherent_jbar.reset <= childReset
    inst binder of BankBinder @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala 68:28]
    binder.clock <= childClock
    binder.reset <= childReset
    inst coupler_to_bus_named_subsystem_mbus of TLInterconnectCoupler_8 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_bus_named_subsystem_mbus.clock <= childClock
    coupler_to_bus_named_subsystem_mbus.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroup.auto.in <= subsystem_l2_clock_groups.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    binder.auto.in <= broadcast_1.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    broadcast_1.auto.in <= coherent_jbar.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    coupler_to_bus_named_subsystem_mbus.auto.widget_in <= binder.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_l2_clock_groups.auto.in <= auto.subsystem_l2_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    coherent_jbar.auto.in <= auto.coherent_jbar_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    coupler_to_bus_named_subsystem_mbus.auto.bus_xing_out.d <= auto.coupler_to_bus_named_subsystem_mbus_bus_xing_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_bus_named_subsystem_mbus_bus_xing_out.a.bits <= coupler_to_bus_named_subsystem_mbus.auto.bus_xing_out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_bus_named_subsystem_mbus_bus_xing_out.a.valid <= coupler_to_bus_named_subsystem_mbus.auto.bus_xing_out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_to_bus_named_subsystem_mbus.auto.bus_xing_out.a.ready <= auto.coupler_to_bus_named_subsystem_mbus_bus_xing_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_6 :
    output auto : { flip in : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}}, out : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_obus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_obus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_obus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_obus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_obus_0 <= nodeIn.member.subsystem_obus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroup_8 :
    output auto : { flip in : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.subsystem_obus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.subsystem_obus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.subsystem_obus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module FixedClockBroadcast_6 :
    output auto : { flip in : { clock : Clock, reset : Reset}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 104:21]

  module BundleBridgeNexus_6 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module TLXbar_7 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 155:18]
    in[0].a.bits.corrupt <= nodeIn.a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.data <= nodeIn.a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.mask <= nodeIn.a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.address <= nodeIn.a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.source <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.size <= nodeIn.a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.param <= nodeIn.a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.bits.opcode <= nodeIn.a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    in[0].a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    nodeIn.a.ready <= in[0].a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 160:37]
    node _in_0_a_bits_source_T = or(nodeIn.a.bits.source, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:55]
    in[0].a.bits.source <= _in_0_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 162:29]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    _WIRE_1.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 174:17]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_3.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    _WIRE_3.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 175:21]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 176:23]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 177:26]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    _WIRE_9.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 185:17]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_11.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    _WIRE_11.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 186:20]
    wire _WIRE_12 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_12.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_13 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.bits <= _WIRE_12.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= _WIRE_12.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.ready <= _WIRE_12.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_13.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 187:23]
    wire _WIRE_14 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_14.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_15 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.bits <= _WIRE_14.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.valid <= _WIRE_14.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= _WIRE_14.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_15.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 188:26]
    nodeIn.d.bits.corrupt <= in[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.data <= in[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.denied <= in[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.sink <= in[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.source <= in[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.size <= in[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.param <= in[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.bits.opcode <= in[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    nodeIn.d.valid <= in[0].d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    in[0].d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 192:40]
    node _nodeIn_d_bits_source_T = bits(in[0].d.bits.source, 4, 0) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 152:69]
    nodeIn.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 193:32]
    wire _WIRE_16 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_16.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_17 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits <= _WIRE_16.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.valid <= _WIRE_16.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.ready <= _WIRE_16.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_17.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    _WIRE_17.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 204:17]
    wire _WIRE_18 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_18.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_19 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits <= _WIRE_18.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.valid <= _WIRE_18.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.ready <= _WIRE_18.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_19.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    _WIRE_19.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 205:21]
    wire _WIRE_20 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_20.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_21 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.bits <= _WIRE_20.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= _WIRE_20.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.ready <= _WIRE_20.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_21.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 206:23]
    wire _WIRE_22 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_22.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_23 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.bits <= _WIRE_22.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.valid <= _WIRE_22.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= _WIRE_22.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_23.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 207:26]
    wire out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 212:19]
    nodeOut.a.bits.corrupt <= out[0].a.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.data <= out[0].a.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.mask <= out[0].a.bits.mask @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.address <= out[0].a.bits.address @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.source <= out[0].a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.size <= out[0].a.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.param <= out[0].a.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.bits.opcode <= out[0].a.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    nodeOut.a.valid <= out[0].a.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    out[0].a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 217:41]
    wire _WIRE_24 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_24.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_25 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits <= _WIRE_24.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.valid <= _WIRE_24.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.ready <= _WIRE_24.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_25.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    _WIRE_25.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 229:18]
    wire _WIRE_26 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_26.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_27 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits <= _WIRE_26.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.valid <= _WIRE_26.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.ready <= _WIRE_26.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_27.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    _WIRE_27.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 230:21]
    wire _WIRE_28 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_28.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_29 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.bits <= _WIRE_28.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= _WIRE_28.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.ready <= _WIRE_28.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_29.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 231:24]
    wire _WIRE_30 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_30.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_31 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.bits <= _WIRE_30.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.valid <= _WIRE_30.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= _WIRE_30.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_31.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 232:27]
    wire _WIRE_32 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_32.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_33 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits <= _WIRE_32.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.valid <= _WIRE_32.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.ready <= _WIRE_32.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_33.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    _WIRE_33.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 239:19]
    wire _WIRE_34 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_34.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_35 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits <= _WIRE_34.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.valid <= _WIRE_34.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.ready <= _WIRE_34.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_35.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    _WIRE_35.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 240:22]
    wire _WIRE_36 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_36.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_37 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.bits <= _WIRE_36.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.valid <= _WIRE_36.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= _WIRE_36.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_37.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 241:24]
    wire _WIRE_38 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_38.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_39 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.bits <= _WIRE_38.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= _WIRE_38.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.ready <= _WIRE_38.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_39.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 242:27]
    out[0].d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    out[0].d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    nodeOut.d.ready <= out[0].d.ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 246:29]
    node _out_0_d_bits_sink_T = or(nodeOut.d.bits.sink, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:53]
    out[0].d.bits.sink <= _out_0_d_bits_sink_T @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 247:28]
    wire _WIRE_40 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_40.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_41 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits <= _WIRE_40.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.valid <= _WIRE_40.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.ready <= _WIRE_40.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_41.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    _WIRE_41.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 259:18]
    wire _WIRE_42 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_42.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_43 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits <= _WIRE_42.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.valid <= _WIRE_42.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.ready <= _WIRE_42.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_43.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.valid is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    _WIRE_43.ready is invalid @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 260:22]
    wire _WIRE_44 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_44.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_45 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.bits <= _WIRE_44.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.valid <= _WIRE_44.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= _WIRE_44.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_45.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 261:24]
    wire _WIRE_46 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_46.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_47 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.bits <= _WIRE_46.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= _WIRE_46.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.ready <= _WIRE_46.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_47.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 262:27]
    wire _addressC_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _addressC_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _addressC_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.bits <= _addressC_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.valid <= _addressC_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _addressC_WIRE_1.ready <= _addressC_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _requestAIO_T = xor(in[0].a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestAIO_T_1 = cvt(_requestAIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestAIO_T_2 = and(_requestAIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_3 = asSInt(_requestAIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestAIO_T_4 = eq(_requestAIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestAIO_0_0 = or(UInt<1>("h1"), _requestAIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 303:107]
    node _requestCIO_T = xor(_addressC_WIRE_1.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _requestCIO_T_1 = cvt(_requestCIO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _requestCIO_T_2 = and(_requestCIO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_3 = asSInt(_requestCIO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _requestCIO_T_4 = eq(_requestCIO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node requestCIO_0_0 = or(UInt<1>("h1"), _requestCIO_T_4) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 304:107]
    wire _requestBOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _requestBOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _requestBOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.bits <= _requestBOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.valid <= _requestBOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _requestBOI_WIRE_1.ready <= _requestBOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _requestBOI_uncommonBits_T = or(_requestBOI_WIRE_1.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestBOI_uncommonBits = bits(_requestBOI_uncommonBits_T, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestBOI_T = shr(_requestBOI_WIRE_1.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestBOI_T_1 = eq(_requestBOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestBOI_T_2 = leq(UInt<1>("h0"), requestBOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestBOI_T_3 = and(_requestBOI_T_1, _requestBOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestBOI_T_4 = leq(requestBOI_uncommonBits, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestBOI_0_0 = and(_requestBOI_T_3, _requestBOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    node _requestDOI_uncommonBits_T = or(out[0].d.bits.source, UInt<5>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:29]
    node requestDOI_uncommonBits = bits(_requestDOI_uncommonBits_T, 4, 0) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 52:56]
    node _requestDOI_T = shr(out[0].d.bits.source, 5) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:10]
    node _requestDOI_T_1 = eq(_requestDOI_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:32]
    node _requestDOI_T_2 = leq(UInt<1>("h0"), requestDOI_uncommonBits) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:32]
    node _requestDOI_T_3 = and(_requestDOI_T_1, _requestDOI_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 54:67]
    node _requestDOI_T_4 = leq(requestDOI_uncommonBits, UInt<5>("h1f")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 57:20]
    node requestDOI_0_0 = and(_requestDOI_T_3, _requestDOI_T_4) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 56:48]
    wire _requestEIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _requestEIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _requestEIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.bits <= _requestEIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.valid <= _requestEIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _requestEIO_WIRE_1.ready <= _requestEIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    node _beatsAI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsAI_decode_T_1 = dshl(_beatsAI_decode_T, in[0].a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsAI_decode_T_2 = bits(_beatsAI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsAI_decode_T_3 = not(_beatsAI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsAI_decode = shr(_beatsAI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsAI_opdata_T = bits(in[0].a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node beatsAI_opdata = eq(_beatsAI_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node beatsAI_0 = mux(beatsAI_opdata, beatsAI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsBO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _beatsBO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _beatsBO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.bits <= _beatsBO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.valid <= _beatsBO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _beatsBO_WIRE_1.ready <= _beatsBO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    node _beatsBO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsBO_decode_T_1 = dshl(_beatsBO_decode_T, _beatsBO_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsBO_decode_T_2 = bits(_beatsBO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsBO_decode_T_3 = not(_beatsBO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsBO_decode = shr(_beatsBO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _beatsBO_opdata_T = bits(_beatsBO_WIRE_1.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:37]
    node beatsBO_opdata = eq(_beatsBO_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 98:28]
    node beatsBO_0 = mux(UInt<1>("h0"), beatsBO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsCI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _beatsCI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _beatsCI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.bits <= _beatsCI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.valid <= _beatsCI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _beatsCI_WIRE_1.ready <= _beatsCI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    node _beatsCI_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsCI_decode_T_1 = dshl(_beatsCI_decode_T, _beatsCI_WIRE_1.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsCI_decode_T_2 = bits(_beatsCI_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsCI_decode_T_3 = not(_beatsCI_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsCI_decode = shr(_beatsCI_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsCI_opdata = bits(_beatsCI_WIRE_1.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 103:36]
    node beatsCI_0 = mux(UInt<1>("h0"), beatsCI_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    node _beatsDO_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _beatsDO_decode_T_1 = dshl(_beatsDO_decode_T, out[0].d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _beatsDO_decode_T_2 = bits(_beatsDO_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _beatsDO_decode_T_3 = not(_beatsDO_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node beatsDO_decode = shr(_beatsDO_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node beatsDO_opdata = bits(out[0].d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node beatsDO_0 = mux(beatsDO_opdata, beatsDO_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    wire _beatsEI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _beatsEI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _beatsEI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.bits <= _beatsEI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.valid <= _beatsEI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _beatsEI_WIRE_1.ready <= _beatsEI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsAOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsAOI_filtered[0].bits <= in[0].a.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsAOI_filtered_0_valid_T = or(requestAIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsAOI_filtered_0_valid_T_1 = and(in[0].a.valid, _portsAOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsAOI_filtered[0].valid <= _portsAOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    in[0].a.ready <= portsAOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsBIO_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _portsBIO_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _portsBIO_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.bits <= _portsBIO_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.valid <= _portsBIO_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _portsBIO_WIRE_1.ready <= _portsBIO_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    wire portsBIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsBIO_filtered[0].bits <= _portsBIO_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsBIO_filtered_0_valid_T = or(requestBOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsBIO_filtered_0_valid_T_1 = and(_portsBIO_WIRE_1.valid, _portsBIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsBIO_filtered[0].valid <= _portsBIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsBIO_WIRE_1.ready <= portsBIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsCOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _portsCOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _portsCOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.bits <= _portsCOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.valid <= _portsCOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _portsCOI_WIRE_1.ready <= _portsCOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    wire portsCOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsCOI_filtered[0].bits <= _portsCOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsCOI_filtered_0_valid_T = or(requestCIO_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsCOI_filtered_0_valid_T_1 = and(_portsCOI_WIRE_1.valid, _portsCOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsCOI_filtered[0].valid <= _portsCOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsCOI_WIRE_1.ready <= portsCOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire portsDIO_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsDIO_filtered[0].bits.corrupt <= out[0].d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.data <= out[0].d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.denied <= out[0].d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.sink <= out[0].d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.source <= out[0].d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.size <= out[0].d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.param <= out[0].d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    portsDIO_filtered[0].bits.opcode <= out[0].d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsDIO_filtered_0_valid_T = or(requestDOI_0_0, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsDIO_filtered_0_valid_T_1 = and(out[0].d.valid, _portsDIO_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsDIO_filtered[0].valid <= _portsDIO_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    out[0].d.ready <= portsDIO_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    wire _portsEOI_WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _portsEOI_WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _portsEOI_WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.bits <= _portsEOI_WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.valid <= _portsEOI_WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _portsEOI_WIRE_1.ready <= _portsEOI_WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    wire portsEOI_filtered : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}}[1] @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 348:24]
    portsEOI_filtered[0].bits <= _portsEOI_WIRE_1.bits @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 350:24]
    node _portsEOI_filtered_0_valid_T = or(UInt<1>("h0"), UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:54]
    node _portsEOI_filtered_0_valid_T_1 = and(_portsEOI_WIRE_1.valid, _portsEOI_filtered_0_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:40]
    portsEOI_filtered[0].valid <= _portsEOI_filtered_0_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 351:25]
    _portsEOI_WIRE_1.ready <= portsEOI_filtered[0].ready @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 353:17]
    out[0].a <= portsAOI_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    wire _WIRE_48 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_48.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_49 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.bits <= _WIRE_48.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.valid <= _WIRE_48.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.ready <= _WIRE_48.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_49.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_49.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    wire _WIRE_50 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_50.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_51 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.bits <= _WIRE_50.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.valid <= _WIRE_50.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.ready <= _WIRE_50.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_51.bits.sink is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    portsCOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 328:73]
    portsEOI_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 329:73]
    wire _WIRE_52 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_52.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_53 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits <= _WIRE_52.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.valid <= _WIRE_52.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.ready <= _WIRE_52.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_53.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.data is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.mask is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.address is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.source is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.size is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.param is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    _WIRE_53.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 51:23]
    in[0].d <= portsDIO_filtered[0] @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala 53:12]
    portsBIO_filtered[0].ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala 335:73]

  module TLFIFOFixer_4 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    node _a_notFIFO_T = xor(nodeIn.a.bits.address, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:31]
    node _a_notFIFO_T_1 = cvt(_a_notFIFO_T) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:41]
    node _a_notFIFO_T_2 = and(_a_notFIFO_T_1, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_notFIFO_T_3 = asSInt(_a_notFIFO_T_2) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:46]
    node _a_notFIFO_T_4 = eq(_a_notFIFO_T_3, asSInt(UInt<1>("h0"))) @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala 137:59]
    node a_noDomain = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 57:29]
    node _a_first_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _a_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _a_first_beats1_decode_T_1 = dshl(_a_first_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _a_first_beats1_decode_T_2 = bits(_a_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _a_first_beats1_decode_T_3 = not(_a_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node a_first_beats1_decode = shr(_a_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _a_first_beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_first_beats1_opdata = eq(_a_first_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node a_first_beats1 = mux(a_first_beats1_opdata, a_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg a_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _a_first_counter1_T = sub(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first_counter1 = tail(_a_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(a_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _a_first_last_T = eq(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _a_first_last_T_1 = eq(a_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_first_last = or(_a_first_last_T, _a_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node a_first_done = and(a_first_last, _a_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _a_first_count_T = not(a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node a_first_count = and(a_first_beats1, _a_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _a_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _a_first_counter_T = mux(a_first, a_first_beats1, a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      a_first_counter <= _a_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_first_T = and(nodeOut.d.ready, nodeOut.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _d_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _d_first_beats1_decode_T_1 = dshl(_d_first_beats1_decode_T, nodeOut.d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _d_first_beats1_decode_T_2 = bits(_d_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _d_first_beats1_decode_T_3 = not(_d_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node d_first_beats1_decode = shr(_d_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node d_first_beats1_opdata = bits(nodeOut.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node d_first_beats1 = mux(d_first_beats1_opdata, d_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg d_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _d_first_counter1_T = sub(d_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first_counter1 = tail(_d_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_first_first = eq(d_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _d_first_last_T = eq(d_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _d_first_last_T_1 = eq(d_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node d_first_last = or(_d_first_last_T, _d_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node d_first_done = and(d_first_last, _d_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _d_first_count_T = not(d_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node d_first_count = and(d_first_beats1, _d_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _d_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _d_first_counter_T = mux(d_first_first, d_first_beats1, d_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      d_first_counter <= _d_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_first_T_1 = neq(nodeOut.d.bits.opcode, UInt<3>("h6")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 69:63]
    node d_first = and(d_first_first, _d_first_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 69:42]
    wire _flight_WIRE : UInt<1>[17] @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[1] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[2] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[3] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[4] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[5] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[6] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[7] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[8] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[9] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[10] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[11] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[12] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[13] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[14] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[15] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    _flight_WIRE[16] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:35]
    reg flight : UInt<1>[17], clock with :
      reset => (reset, _flight_WIRE) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 73:27]
    node _T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(a_first, _T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:21]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:35]
      node _flight_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:65]
      flight[nodeIn.a.bits.source] <= _flight_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 74:62]
    node _T_2 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = and(d_first, _T_2) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:21]
    when _T_3 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:35]
      flight[nodeIn.d.bits.source] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 75:62]
    nodeOut.a <= nodeIn.a @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 87:13]
    nodeIn.d <= nodeOut.d @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 88:12]
    node _nodeOut_a_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:50]
    node _nodeOut_a_valid_T_1 = or(UInt<1>("h1"), _nodeOut_a_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:47]
    node _nodeOut_a_valid_T_2 = and(nodeIn.a.valid, _nodeOut_a_valid_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:33]
    nodeOut.a.valid <= _nodeOut_a_valid_T_2 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 89:19]
    node _nodeIn_a_ready_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:50]
    node _nodeIn_a_ready_T_1 = or(UInt<1>("h1"), _nodeIn_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:47]
    node _nodeIn_a_ready_T_2 = and(nodeOut.a.ready, _nodeIn_a_ready_T_1) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:33]
    nodeIn.a.ready <= _nodeIn_a_ready_T_2 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 90:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 97:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 98:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 99:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 100:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 101:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 102:21]
    node _T_4 = and(nodeIn.a.valid, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 107:33]
    reg SourceIdFIFOed : UInt<17>, clock with :
      reset => (reset, UInt<17>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 109:35]
    wire SourceIdSet : UInt<17> @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 110:36]
    SourceIdSet <= UInt<17>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 110:36]
    wire SourceIdClear : UInt<17> @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 111:38]
    SourceIdClear <= UInt<17>("h0") @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 111:38]
    node _T_5 = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = and(a_first, _T_5) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:21]
    node _T_7 = eq(UInt<1>("h1"), UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:37]
    node _T_8 = and(_T_6, _T_7) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:34]
    when _T_8 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 113:50]
      node _SourceIdSet_T = dshl(UInt<1>("h1"), nodeIn.a.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      SourceIdSet <= _SourceIdSet_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 114:21]
    node _T_9 = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_10 = and(d_first, _T_9) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 116:21]
    when _T_10 : @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 116:36]
      node _SourceIdClear_T = dshl(UInt<1>("h1"), nodeIn.d.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
      SourceIdClear <= _SourceIdClear_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 117:23]
    node _SourceIdFIFOed_T = or(SourceIdFIFOed, SourceIdSet) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 120:40]
    SourceIdFIFOed <= _SourceIdFIFOed_T @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 120:22]
    node _allIDs_FIFOed_T = mux(UInt<1>("h1"), UInt<17>("h1ffff"), UInt<17>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 121:48]
    node allIDs_FIFOed = eq(SourceIdFIFOed, _allIDs_FIFOed_T) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 121:41]
    node _T_11 = or(flight[0], flight[1]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_12 = or(_T_11, flight[2]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_13 = or(_T_12, flight[3]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_14 = or(_T_13, flight[4]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_15 = or(_T_14, flight[5]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_16 = or(_T_15, flight[6]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_17 = or(_T_16, flight[7]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_18 = or(_T_17, flight[8]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_19 = or(_T_18, flight[9]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_20 = or(_T_19, flight[10]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_21 = or(_T_20, flight[11]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_22 = or(_T_21, flight[12]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_23 = or(_T_22, flight[13]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_24 = or(_T_23, flight[14]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_25 = or(_T_24, flight[15]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_26 = or(_T_25, flight[16]) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:40]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 125:22]
    node _T_28 = gt(SourceIdSet, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 126:34]
    node _T_29 = gt(SourceIdClear, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 127:36]

  module TLSourceShrinker_1 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 41:19]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<4>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 42:19]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 43:19]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 44:18]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 45:18]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 46:18]
    cmem sourceIdMap : UInt<5> [16] @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 53:30]
    reg allocated : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 54:32]
    node _nextFreeOH_T = not(allocated) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:35]
    node _nextFreeOH_T_1 = shl(_nextFreeOH_T, 1) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_2 = bits(_nextFreeOH_T_1, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_3 = or(_nextFreeOH_T, _nextFreeOH_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_4 = shl(_nextFreeOH_T_3, 2) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_5 = bits(_nextFreeOH_T_4, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_6 = or(_nextFreeOH_T_3, _nextFreeOH_T_5) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_7 = shl(_nextFreeOH_T_6, 4) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_8 = bits(_nextFreeOH_T_7, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_9 = or(_nextFreeOH_T_6, _nextFreeOH_T_8) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_10 = shl(_nextFreeOH_T_9, 8) @[generators/rocket-chip/src/main/scala/util/package.scala 245:48]
    node _nextFreeOH_T_11 = bits(_nextFreeOH_T_10, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 245:53]
    node _nextFreeOH_T_12 = or(_nextFreeOH_T_9, _nextFreeOH_T_11) @[generators/rocket-chip/src/main/scala/util/package.scala 245:43]
    node _nextFreeOH_T_13 = bits(_nextFreeOH_T_12, 15, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 246:17]
    node _nextFreeOH_T_14 = shl(_nextFreeOH_T_13, 1) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:47]
    node _nextFreeOH_T_15 = not(_nextFreeOH_T_14) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:26]
    node _nextFreeOH_T_16 = not(allocated) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:55]
    node nextFreeOH = and(_nextFreeOH_T_15, _nextFreeOH_T_16) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 55:53]
    node nextFree_hi = bits(nextFreeOH, 16, 16) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo = bits(nextFreeOH, 15, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T = orr(nextFree_hi) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_1 = or(nextFree_hi, nextFree_lo) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node nextFree_hi_1 = bits(_nextFree_T_1, 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo_1 = bits(_nextFree_T_1, 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T_2 = orr(nextFree_hi_1) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_3 = or(nextFree_hi_1, nextFree_lo_1) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node nextFree_hi_2 = bits(_nextFree_T_3, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo_2 = bits(_nextFree_T_3, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T_4 = orr(nextFree_hi_2) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_5 = or(nextFree_hi_2, nextFree_lo_2) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node nextFree_hi_3 = bits(_nextFree_T_5, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
    node nextFree_lo_3 = bits(_nextFree_T_5, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
    node _nextFree_T_6 = orr(nextFree_hi_3) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
    node _nextFree_T_7 = or(nextFree_hi_3, nextFree_lo_3) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
    node _nextFree_T_8 = bits(_nextFree_T_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _nextFree_T_9 = cat(_nextFree_T_6, _nextFree_T_8) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node _nextFree_T_10 = cat(_nextFree_T_4, _nextFree_T_9) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node _nextFree_T_11 = cat(_nextFree_T_2, _nextFree_T_10) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node nextFree = cat(_nextFree_T, _nextFree_T_11) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
    node full = andr(allocated) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 57:30]
    node _a_first_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _a_first_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _a_first_beats1_decode_T_1 = dshl(_a_first_beats1_decode_T, nodeIn.a.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _a_first_beats1_decode_T_2 = bits(_a_first_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _a_first_beats1_decode_T_3 = not(_a_first_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node a_first_beats1_decode = shr(_a_first_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node _a_first_beats1_opdata_T = bits(nodeIn.a.bits.opcode, 2, 2) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:37]
    node a_first_beats1_opdata = eq(_a_first_beats1_opdata_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 93:28]
    node a_first_beats1 = mux(a_first_beats1_opdata, a_first_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg a_first_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _a_first_counter1_T = sub(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first_counter1 = tail(_a_first_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node a_first = eq(a_first_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _a_first_last_T = eq(a_first_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _a_first_last_T_1 = eq(a_first_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node a_first_last = or(_a_first_last_T, _a_first_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node a_first_done = and(a_first_last, _a_first_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _a_first_count_T = not(a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node a_first_count = and(a_first_beats1, _a_first_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _a_first_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _a_first_counter_T = mux(a_first, a_first_beats1, a_first_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      a_first_counter <= _a_first_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node _d_last_T = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _d_last_beats1_decode_T = asUInt(asSInt(UInt<6>("h3f"))) @[generators/rocket-chip/src/main/scala/util/package.scala 235:64]
    node _d_last_beats1_decode_T_1 = dshl(_d_last_beats1_decode_T, nodeIn.d.bits.size) @[generators/rocket-chip/src/main/scala/util/package.scala 235:71]
    node _d_last_beats1_decode_T_2 = bits(_d_last_beats1_decode_T_1, 5, 0) @[generators/rocket-chip/src/main/scala/util/package.scala 235:76]
    node _d_last_beats1_decode_T_3 = not(_d_last_beats1_decode_T_2) @[generators/rocket-chip/src/main/scala/util/package.scala 235:46]
    node d_last_beats1_decode = shr(_d_last_beats1_decode_T_3, 3) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 221:59]
    node d_last_beats1_opdata = bits(nodeIn.d.bits.opcode, 0, 0) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 107:36]
    node d_last_beats1 = mux(d_last_beats1_opdata, d_last_beats1_decode, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 222:14]
    reg d_last_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 230:27]
    node _d_last_counter1_T = sub(d_last_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_last_counter1 = tail(_d_last_counter1_T, 1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 231:28]
    node d_last_first = eq(d_last_counter, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 232:25]
    node _d_last_last_T = eq(d_last_counter, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:25]
    node _d_last_last_T_1 = eq(d_last_beats1, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:43]
    node d_last = or(_d_last_last_T, _d_last_last_T_1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 233:33]
    node d_last_done = and(d_last, _d_last_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 234:22]
    node _d_last_count_T = not(d_last_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:27]
    node d_last_count = and(d_last_beats1, _d_last_count_T) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 235:25]
    when _d_last_T : @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 236:17]
      node _d_last_counter_T = mux(d_last_first, d_last_beats1, d_last_counter1) @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:21]
      d_last_counter <= _d_last_counter_T @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala 237:15]
    node block = and(a_first, full) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 62:29]
    node _nodeIn_a_ready_T = eq(block, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 63:38]
    node _nodeIn_a_ready_T_1 = and(nodeOut.a.ready, _nodeIn_a_ready_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 63:35]
    nodeIn.a.ready <= _nodeIn_a_ready_T_1 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 63:20]
    node _nodeOut_a_valid_T = eq(block, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 64:38]
    node _nodeOut_a_valid_T_1 = and(nodeIn.a.valid, _nodeOut_a_valid_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 64:35]
    nodeOut.a.valid <= _nodeOut_a_valid_T_1 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 64:21]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 65:20]
    reg nodeOut_a_bits_source_r : UInt<5>, clock with :
      reset => (UInt<1>("h0"), nodeOut_a_bits_source_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    when a_first : @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
      nodeOut_a_bits_source_r <= nextFree @[generators/rocket-chip/src/main/scala/util/package.scala 80:63]
    node _nodeOut_a_bits_source_T = mux(a_first, nextFree, nodeOut_a_bits_source_r) @[generators/rocket-chip/src/main/scala/util/package.scala 80:42]
    nodeOut.a.bits.source <= _nodeOut_a_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 66:27]
    node _bypass_T = and(UInt<1>("h0"), nodeIn.a.valid) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:58]
    node _bypass_T_1 = eq(full, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:75]
    node _bypass_T_2 = and(_bypass_T, _bypass_T_1) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:72]
    node _bypass_T_3 = and(_bypass_T_2, a_first) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:81]
    node _bypass_T_4 = eq(nextFree, nodeOut.d.bits.source) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:104]
    node bypass = and(_bypass_T_3, _bypass_T_4) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 68:92]
    nodeIn.d <= nodeOut.d @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 69:14]
    infer mport nodeIn_d_bits_source_MPORT = sourceIdMap[nodeOut.d.bits.source], clock @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 70:70]
    node _nodeIn_d_bits_source_T = mux(bypass, nodeIn.a.bits.source, nodeIn_d_bits_source_MPORT) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 70:32]
    nodeIn.d.bits.source <= _nodeIn_d_bits_source_T @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 70:26]
    node _T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(a_first, _T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 72:23]
    when _T_1 : @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 72:37]
      node _T_2 = bits(nextFree, 3, 0) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 73:22]
      infer mport MPORT = sourceIdMap[_T_2], clock @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 73:22]
      MPORT <= nodeIn.a.bits.source @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 73:33]
    node _alloc_T = and(nodeIn.a.ready, nodeIn.a.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node alloc = and(a_first, _alloc_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 76:29]
    node _free_T = and(nodeIn.d.ready, nodeIn.d.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node free = and(d_last, _free_T) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 77:27]
    node alloc_id = mux(alloc, nextFreeOH, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 78:27]
    node _free_id_T = dshl(UInt<1>("h1"), nodeOut.d.bits.source) @[src/main/scala/chisel3/util/OneHot.scala 58:35]
    node free_id = mux(free, _free_id_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 79:26]
    node _allocated_T = or(allocated, alloc_id) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:33]
    node _allocated_T_1 = not(free_id) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:47]
    node _allocated_T_2 = and(_allocated_T, _allocated_T_1) @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:45]
    allocated <= _allocated_T_2 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 80:19]

  module TLWidthWidget_7 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.a.bits <= nodeIn.a.bits @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeOut.a.valid <= nodeIn.a.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeIn.a.ready <= nodeOut.a.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    nodeIn.d.bits.corrupt <= nodeOut.d.bits.corrupt @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.data <= nodeOut.d.bits.data @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.denied <= nodeOut.d.bits.denied @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.sink <= nodeOut.d.bits.sink @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.source <= nodeOut.d.bits.source @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.size <= nodeOut.d.bits.size @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.param <= nodeOut.d.bits.param @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.bits.opcode <= nodeOut.d.bits.opcode @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 149:18]
    nodeIn.d.valid <= nodeOut.d.valid @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 150:19]
    nodeOut.d.ready <= nodeIn.d.ready @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 151:18]
    wire _WIRE : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_1 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.bits <= _WIRE.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= _WIRE.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.ready <= _WIRE.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_1.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 205:20]
    wire _WIRE_2 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_2.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_3 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.bits <= _WIRE_2.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.valid <= _WIRE_2.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= _WIRE_2.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_3.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 206:20]
    wire _WIRE_4 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_4.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_5 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.bits <= _WIRE_4.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.valid <= _WIRE_4.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= _WIRE_4.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_5.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 207:20]
    wire _WIRE_6 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.mask <= UInt<8>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.param <= UInt<2>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    _WIRE_6.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:74]
    wire _WIRE_7 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, address : UInt<31>, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.bits <= _WIRE_6.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.valid <= _WIRE_6.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= _WIRE_6.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 259:61]
    _WIRE_7.ready <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 208:21]
    wire _WIRE_8 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.corrupt <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.data <= UInt<64>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.address <= UInt<31>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.source <= UInt<5>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.size <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.param <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.bits.opcode <= UInt<3>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    _WIRE_8.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:74]
    wire _WIRE_9 : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.bits <= _WIRE_8.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= _WIRE_8.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.ready <= _WIRE_8.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 260:61]
    _WIRE_9.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 209:21]
    wire _WIRE_10 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.bits.sink <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    _WIRE_10.ready <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:74]
    wire _WIRE_11 : { flip ready : UInt<1>, valid : UInt<1>, bits : { sink : UInt<1>}} @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.bits <= _WIRE_10.bits @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= _WIRE_10.valid @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.ready <= _WIRE_10.ready @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala 262:61]
    _WIRE_11.valid <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 210:21]

  module TLInterconnectCoupler_9 :
    input clock : Clock
    input reset : Reset
    output auto : { tlserial_manager_crossing_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip tl_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    inst shrinker of TLSourceShrinker_1 @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala 90:30]
    shrinker.clock <= clock
    shrinker.reset <= reset
    inst widget of TLWidthWidget_7 @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala 220:28]
    widget.clock <= clock
    widget.reset <= reset
    wire tlOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    tlOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    tlOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire tlIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tlIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    tlOut <= tlIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    wire TLSerialManagerCrossingOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    TLSerialManagerCrossingOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    TLSerialManagerCrossingOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire TLSerialManagerCrossingIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    TLSerialManagerCrossingIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    TLSerialManagerCrossingOut <= TLSerialManagerCrossingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    widget.auto.in <= tlOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    shrinker.auto.out.d <= TLSerialManagerCrossingIn.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    TLSerialManagerCrossingIn.a.bits <= shrinker.auto.out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    TLSerialManagerCrossingIn.a.valid <= shrinker.auto.out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    shrinker.auto.out.a.ready <= TLSerialManagerCrossingIn.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    shrinker.auto.in <= widget.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    tlIn <= auto.tl_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    auto.tlserial_manager_crossing_out <= TLSerialManagerCrossingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]

  module SystemBus_1 :
    output auto : { coupler_to_port_named_serial_tl_mem_tlserial_manager_crossing_out : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip fixer_in : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<5>, address : UInt<31>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<5>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}, flip subsystem_obus_clock_groups_in : { member : { subsystem_obus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst subsystem_obus_clock_groups of ClockGroupAggregator_6 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 39:48]
    inst clockGroup of ClockGroup_8 @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala 40:38]
    inst fixedClockNode of FixedClockBroadcast_6 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 110:107]
    inst broadcast of BundleBridgeNexus_6 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= childClock
    broadcast.reset <= childReset
    inst system_bus_xbar of TLXbar_7 @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala 40:43]
    system_bus_xbar.clock <= childClock
    system_bus_xbar.reset <= childReset
    inst fixer of TLFIFOFixer_4 @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala 146:27]
    fixer.clock <= childClock
    fixer.reset <= childReset
    inst coupler_to_port_named_serial_tl_mem of TLInterconnectCoupler_9 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 494:27]
    coupler_to_port_named_serial_tl_mem.clock <= childClock
    coupler_to_port_named_serial_tl_mem.reset <= childReset
    wire clockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroup.auto.in <= subsystem_obus_clock_groups.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    fixedClockNode.auto.in <= clockGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockSinkNodeIn <= fixedClockNode.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    coupler_to_port_named_serial_tl_mem.auto.tl_in <= system_bus_xbar.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    system_bus_xbar.auto.in <= fixer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_obus_clock_groups.auto.in <= auto.subsystem_obus_clock_groups_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    fixer.auto.in <= auto.fixer_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    coupler_to_port_named_serial_tl_mem.auto.tlserial_manager_crossing_out.d <= auto.coupler_to_port_named_serial_tl_mem_tlserial_manager_crossing_out.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_port_named_serial_tl_mem_tlserial_manager_crossing_out.a.bits <= coupler_to_port_named_serial_tl_mem.auto.tlserial_manager_crossing_out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.coupler_to_port_named_serial_tl_mem_tlserial_manager_crossing_out.a.valid <= coupler_to_port_named_serial_tl_mem.auto.tlserial_manager_crossing_out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    coupler_to_port_named_serial_tl_mem.auto.tlserial_manager_crossing_out.a.ready <= auto.coupler_to_port_named_serial_tl_mem_tlserial_manager_crossing_out.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    childClock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockSinkNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockSinkNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module IntXbar_1 :
    input clock : Clock
    input reset : Reset
    output auto : { flip int_in : UInt<1>[1], int_out : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire intnodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    intnodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire intnodeOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    intnodeOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.int_out <= intnodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    intnodeIn <= auto.int_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    intnodeOut[0] <= intnodeIn[0] @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 24:44]

  module IntXbar_2 :
    input clock : Clock
    input reset : Reset
    output auto : { flip int_in : UInt<1>[1], int_out : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire intnodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    intnodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire intnodeOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    intnodeOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.int_out <= intnodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    intnodeIn <= auto.int_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    intnodeOut[0] <= intnodeIn[0] @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 24:44]

  module IntXbar_3 :
    input clock : Clock
    input reset : Reset
    output auto : { flip int_in : UInt<1>[1], int_out : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire intnodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    intnodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire intnodeOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    intnodeOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.int_out <= intnodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    intnodeIn <= auto.int_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    intnodeOut[0] <= intnodeIn[0] @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 24:44]

  module BundleBridgeNexus_7 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module BundleBridgeNexus_8 :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : UInt<28>, out : UInt<28>} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : UInt<28> @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : UInt<28> @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 151:67]

  module AsyncResetRegVec_w1_i0 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module IntSyncCrossingSource :
    input clock : Clock
    input reset : Reset
    output auto : { flip in : UInt<1>[1], out : { sync : UInt<1>[1]}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire nodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { sync : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.sync[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    inst reg of AsyncResetRegVec_w1_i0 @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 86:21]
    reg.clock <= clock
    reg.reset <= reset
    reg.io.d <= nodeIn[0] @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 88:14]
    reg.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 89:15]
    node _T = bits(reg.io.q, 0, 0) @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala 44:52]
    nodeOut.sync[0] <= _T @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala 44:18]

  module NullIntSource :
    input clock : Clock
    input reset : Reset
    output auto : { int_out : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire intnodeOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    intnodeOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.int_out <= intnodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    intnodeOut[0] <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/interrupts/NullIntSource.scala 16:56]

  module ClockGroup_9 :
    output auto : { flip in : { member : { serial_tl_clock_0 : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { serial_tl_clock_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.serial_tl_clock_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_117 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_117 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_5 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_61 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_6 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_62 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module ClockGroupResetSynchronizer :
    output auto : { flip in : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}}, out : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.allClocks_uncore.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_uncore.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.allClocks_uncore.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_uncore.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.allClocks_uncore.clock <= nodeIn.member.allClocks_uncore.clock @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 36:17]
    node _nodeOut_member_allClocks_uncore_reset_T = asUInt(nodeIn.member.allClocks_uncore.reset) @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 37:55]
    inst nodeOut_member_allClocks_uncore_reset_catcher of ResetCatchAndSync_d3_5 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    nodeOut_member_allClocks_uncore_reset_catcher.clock <= nodeIn.member.allClocks_uncore.clock
    nodeOut_member_allClocks_uncore_reset_catcher.reset <= _nodeOut_member_allClocks_uncore_reset_T
    wire _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE_1 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE_1 <= _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    nodeOut_member_allClocks_uncore_reset_catcher.io.psd <= _nodeOut_member_allClocks_uncore_reset_catcher_io_psd_WIRE_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    nodeOut.member.allClocks_uncore.reset <= nodeOut_member_allClocks_uncore_reset_catcher.io.sync_reset @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 37:17]
    nodeOut.member.allClocks_serial_tl_clock_0.clock <= nodeIn.member.allClocks_serial_tl_clock_0.clock @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 36:17]
    node _nodeOut_member_allClocks_serial_tl_clock_0_reset_T = asUInt(nodeIn.member.allClocks_serial_tl_clock_0.reset) @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 37:55]
    inst nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher of ResetCatchAndSync_d3_6 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher.clock <= nodeIn.member.allClocks_serial_tl_clock_0.clock
    nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher.reset <= _nodeOut_member_allClocks_serial_tl_clock_0_reset_T
    wire _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE_1 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE_1 <= _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher.io.psd <= _nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher_io_psd_WIRE_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    nodeOut.member.allClocks_serial_tl_clock_0.reset <= nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher.io.sync_reset @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 37:17]

  module ClockSinkDomain :
    output auto : { flip resetSynchronizer_in : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}}, resetSynchronizer_out : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}}, flip clock_in : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst resetSynchronizer of ClockGroupResetSynchronizer @[generators/rocket-chip/src/main/scala/prci/ResetSynchronizer.scala 44:69]
    wire clockNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNodeIn <= auto.clock_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    auto.resetSynchronizer_out <= resetSynchronizer.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    resetSynchronizer.auto.in <= auto.resetSynchronizer_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    childClock <= clockNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module ClockGroupAggregator_7 :
    output auto : { flip in : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, out_6 : { member : { implicitClockGrouper_implicit_clock : { clock : Clock, reset : Reset}}}, out_5 : { member : { serial_tl_clock_serial_tl_clock_0 : { clock : Clock, reset : Reset}}}, out_4 : { member : { subsystem_cbus_subsystem_cbus_0 : { clock : Clock, reset : Reset}}}, out_3 : { member : { subsystem_mbus_subsystem_mbus_0 : { clock : Clock, reset : Reset}}}, out_2 : { member : { subsystem_fbus_subsystem_fbus_0 : { clock : Clock, reset : Reset}}}, out_1 : { member : { subsystem_pbus_subsystem_pbus_0 : { clock : Clock, reset : Reset}}}, out_0 : { member : { subsystem_sbus_subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.allClocks_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { member : { subsystem_sbus_subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.subsystem_sbus_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_sbus_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_sbus_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_sbus_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_sbus_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.subsystem_sbus_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut : { member : { subsystem_pbus_subsystem_pbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut.member.subsystem_pbus_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut.member.subsystem_pbus_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_1 : { member : { subsystem_fbus_subsystem_fbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_1.member.subsystem_fbus_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_1.member.subsystem_fbus_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_2 : { member : { subsystem_mbus_subsystem_mbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_2.member.subsystem_mbus_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_2.member.subsystem_mbus_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_3 : { member : { subsystem_cbus_subsystem_cbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_3.member.subsystem_cbus_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_3.member.subsystem_cbus_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_4 : { member : { serial_tl_clock_serial_tl_clock_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_4.member.serial_tl_clock_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_4.member.serial_tl_clock_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_nodeOut_5 : { member : { implicitClockGrouper_implicit_clock : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_nodeOut_5.member.implicitClockGrouper_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_nodeOut_5.member.implicitClockGrouper_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out_0 <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_1 <= x1_nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_2 <= x1_nodeOut_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_3 <= x1_nodeOut_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_4 <= x1_nodeOut_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_5 <= x1_nodeOut_4 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.out_6 <= x1_nodeOut_5 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.subsystem_sbus_subsystem_sbus_0 <= nodeIn.member.allClocks_subsystem_sbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    nodeOut.member.subsystem_sbus_subsystem_sbus_1 <= nodeIn.member.allClocks_subsystem_sbus_1 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    nodeOut.member.subsystem_sbus_subsystem_sbus_2 <= nodeIn.member.allClocks_subsystem_sbus_2 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut.member.subsystem_pbus_subsystem_pbus_0 <= nodeIn.member.allClocks_subsystem_pbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut_1.member.subsystem_fbus_subsystem_fbus_0 <= nodeIn.member.allClocks_subsystem_fbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut_2.member.subsystem_mbus_subsystem_mbus_0 <= nodeIn.member.allClocks_subsystem_mbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut_3.member.subsystem_cbus_subsystem_cbus_0 <= nodeIn.member.allClocks_subsystem_cbus_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut_4.member.serial_tl_clock_serial_tl_clock_0 <= nodeIn.member.allClocks_serial_tl_clock_0 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]
    x1_nodeOut_5.member.implicitClockGrouper_implicit_clock <= nodeIn.member.allClocks_implicit_clock @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 56:65]

  module ClockGroupParameterModifier :
    output auto : { flip clock_name_prefixer_in_5 : { member : { serial_tl_clock_serial_tl_clock_0 : { clock : Clock, reset : Reset}}}, flip clock_name_prefixer_in_4 : { member : { subsystem_cbus_subsystem_cbus_0 : { clock : Clock, reset : Reset}}}, flip clock_name_prefixer_in_3 : { member : { subsystem_mbus_subsystem_mbus_0 : { clock : Clock, reset : Reset}}}, flip clock_name_prefixer_in_2 : { member : { subsystem_fbus_subsystem_fbus_0 : { clock : Clock, reset : Reset}}}, flip clock_name_prefixer_in_1 : { member : { subsystem_pbus_subsystem_pbus_0 : { clock : Clock, reset : Reset}}}, flip clock_name_prefixer_in_0 : { member : { subsystem_sbus_subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, clock_name_prefixer_out_5 : { member : { serial_tl_clock_0 : { clock : Clock, reset : Reset}}}, clock_name_prefixer_out_4 : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}}, clock_name_prefixer_out_3 : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}}, clock_name_prefixer_out_2 : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}}, clock_name_prefixer_out_1 : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}}, clock_name_prefixer_out_0 : { member : { subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire clockNamePrefixerIn : { member : { subsystem_sbus_subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockNamePrefixerIn_1 : { member : { subsystem_pbus_subsystem_pbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNamePrefixerIn_1.member.subsystem_pbus_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn_1.member.subsystem_pbus_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockNamePrefixerIn_2 : { member : { subsystem_fbus_subsystem_fbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNamePrefixerIn_2.member.subsystem_fbus_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn_2.member.subsystem_fbus_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockNamePrefixerIn_3 : { member : { subsystem_mbus_subsystem_mbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNamePrefixerIn_3.member.subsystem_mbus_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn_3.member.subsystem_mbus_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockNamePrefixerIn_4 : { member : { subsystem_cbus_subsystem_cbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNamePrefixerIn_4.member.subsystem_cbus_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn_4.member.subsystem_cbus_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockNamePrefixerIn_5 : { member : { serial_tl_clock_serial_tl_clock_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNamePrefixerIn_5.member.serial_tl_clock_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNamePrefixerIn_5.member.serial_tl_clock_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockNamePrefixerOut : { member : { subsystem_sbus_2 : { clock : Clock, reset : Reset}, subsystem_sbus_1 : { clock : Clock, reset : Reset}, subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    clockNamePrefixerOut.member.subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockNamePrefixerOut.member.subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockNamePrefixerOut.member.subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockNamePrefixerOut.member.subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockNamePrefixerOut.member.subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockNamePrefixerOut.member.subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_clockNamePrefixerOut : { member : { subsystem_pbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_clockNamePrefixerOut.member.subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_clockNamePrefixerOut.member.subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_clockNamePrefixerOut_1 : { member : { subsystem_fbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_clockNamePrefixerOut_1.member.subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_clockNamePrefixerOut_1.member.subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_clockNamePrefixerOut_2 : { member : { subsystem_mbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_clockNamePrefixerOut_2.member.subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_clockNamePrefixerOut_2.member.subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_clockNamePrefixerOut_3 : { member : { subsystem_cbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_clockNamePrefixerOut_3.member.subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_clockNamePrefixerOut_3.member.subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_clockNamePrefixerOut_4 : { member : { serial_tl_clock_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_clockNamePrefixerOut_4.member.serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_clockNamePrefixerOut_4.member.serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.clock_name_prefixer_out_0 <= clockNamePrefixerOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.clock_name_prefixer_out_1 <= x1_clockNamePrefixerOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.clock_name_prefixer_out_2 <= x1_clockNamePrefixerOut_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.clock_name_prefixer_out_3 <= x1_clockNamePrefixerOut_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.clock_name_prefixer_out_4 <= x1_clockNamePrefixerOut_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    auto.clock_name_prefixer_out_5 <= x1_clockNamePrefixerOut_4 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    clockNamePrefixerIn <= auto.clock_name_prefixer_in_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockNamePrefixerIn_1 <= auto.clock_name_prefixer_in_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockNamePrefixerIn_2 <= auto.clock_name_prefixer_in_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockNamePrefixerIn_3 <= auto.clock_name_prefixer_in_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockNamePrefixerIn_4 <= auto.clock_name_prefixer_in_4 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockNamePrefixerIn_5 <= auto.clock_name_prefixer_in_5 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockNamePrefixerOut.member.subsystem_sbus_0 <= clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    clockNamePrefixerOut.member.subsystem_sbus_1 <= clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_1 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    clockNamePrefixerOut.member.subsystem_sbus_2 <= clockNamePrefixerIn.member.subsystem_sbus_subsystem_sbus_2 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    x1_clockNamePrefixerOut.member.subsystem_pbus_0 <= clockNamePrefixerIn_1.member.subsystem_pbus_subsystem_pbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    x1_clockNamePrefixerOut_1.member.subsystem_fbus_0 <= clockNamePrefixerIn_2.member.subsystem_fbus_subsystem_fbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    x1_clockNamePrefixerOut_2.member.subsystem_mbus_0 <= clockNamePrefixerIn_3.member.subsystem_mbus_subsystem_mbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    x1_clockNamePrefixerOut_3.member.subsystem_cbus_0 <= clockNamePrefixerIn_4.member.subsystem_cbus_subsystem_cbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    x1_clockNamePrefixerOut_4.member.serial_tl_clock_0 <= clockNamePrefixerIn_5.member.serial_tl_clock_serial_tl_clock_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]

  module ClockGroupParameterModifier_1 :
    output auto : { flip frequency_specifier_in : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, frequency_specifier_out : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire frequencySpecifierIn : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    frequencySpecifierIn.member.allClocks_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    frequencySpecifierIn.member.allClocks_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire frequencySpecifierOut : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    frequencySpecifierOut.member.allClocks_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.frequency_specifier_out <= frequencySpecifierOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    frequencySpecifierIn <= auto.frequency_specifier_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_0 <= frequencySpecifierIn.member.allClocks_subsystem_sbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_1 <= frequencySpecifierIn.member.allClocks_subsystem_sbus_1 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_subsystem_sbus_2 <= frequencySpecifierIn.member.allClocks_subsystem_sbus_2 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_subsystem_pbus_0 <= frequencySpecifierIn.member.allClocks_subsystem_pbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_subsystem_fbus_0 <= frequencySpecifierIn.member.allClocks_subsystem_fbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_subsystem_mbus_0 <= frequencySpecifierIn.member.allClocks_subsystem_mbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_subsystem_cbus_0 <= frequencySpecifierIn.member.allClocks_subsystem_cbus_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_serial_tl_clock_0 <= frequencySpecifierIn.member.allClocks_serial_tl_clock_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]
    frequencySpecifierOut.member.allClocks_implicit_clock <= frequencySpecifierIn.member.allClocks_implicit_clock @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 33:71]

  module AsyncResetRegVec_w1_i1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_2 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_4 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_6 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_8 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_9 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_10 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_11 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_12 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_13 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_14 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_15 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_16 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_17 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_18 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_19 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_20 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_21 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_22 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_23 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_24 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_25 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_26 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_27 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_28 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_29 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_30 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_31 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module AsyncResetRegVec_w1_i1_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetRegVec_w1_i1_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>, flip en : UInt<1>} @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 59:14]

    node _reg_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:29]
    reg reg : UInt<1>, clock with :
      reset => (_reg_T, UInt<1>("h1")) @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 61:50]
    when io.en : @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 62:16]
      reg <= io.d @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 63:9]
    io.q <= reg @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala 65:8]

  module AsyncResetShiftReg_w1_d4_i1_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    inst pipe_0 of AsyncResetRegVec_w1_i1_32 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_0.clock <= clock
    pipe_0.reset <= reset
    inst pipe_1 of AsyncResetRegVec_w1_i1_33 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_1.clock <= clock
    pipe_1.reset <= reset
    inst pipe_2 of AsyncResetRegVec_w1_i1_34 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_2.clock <= clock
    pipe_2.reset <= reset
    inst pipe_3 of AsyncResetRegVec_w1_i1_35 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 58:12]
    pipe_3.clock <= clock
    pipe_3.reset <= reset
    pipe_3.io.d <= io.d @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 61:19]
    pipe_3.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 62:20]
    pipe_0.io.d <= pipe_1.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_0.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_1.io.d <= pipe_2.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_1.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    pipe_2.io.d <= pipe_3.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 65:15]
    pipe_2.io.en <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 66:16]
    io.q <= pipe_0.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 68:8]

  module ClockGroupResetShifter :
    output auto : { flip in : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}, out : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeIn : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.allClocks_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.allClocks_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire nodeOut : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.member.allClocks_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.member.allClocks_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut.member.allClocks_subsystem_sbus_0.clock <= nodeIn.member.allClocks_subsystem_sbus_0.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_sbus_0_reset_T = asUInt(nodeIn.member.allClocks_subsystem_sbus_0.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_sbus_0_reset_chain of AsyncResetShiftReg_w1_d4_i1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_sbus_0_reset_chain.clock <= nodeIn.member.allClocks_subsystem_sbus_0.clock
    nodeOut_member_allClocks_subsystem_sbus_0_reset_chain.reset <= nodeIn.member.allClocks_subsystem_sbus_0.reset
    nodeOut_member_allClocks_subsystem_sbus_0_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_sbus_0_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_sbus_0_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_sbus_0_reset_WIRE <= nodeOut_member_allClocks_subsystem_sbus_0_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_sbus_0.reset <= _nodeOut_member_allClocks_subsystem_sbus_0_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_subsystem_sbus_1.clock <= nodeIn.member.allClocks_subsystem_sbus_1.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_sbus_1_reset_T = asUInt(nodeIn.member.allClocks_subsystem_sbus_1.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_sbus_1_reset_chain of AsyncResetShiftReg_w1_d4_i1_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_sbus_1_reset_chain.clock <= nodeIn.member.allClocks_subsystem_sbus_1.clock
    nodeOut_member_allClocks_subsystem_sbus_1_reset_chain.reset <= nodeIn.member.allClocks_subsystem_sbus_1.reset
    nodeOut_member_allClocks_subsystem_sbus_1_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_sbus_1_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_sbus_1_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_sbus_1_reset_WIRE <= nodeOut_member_allClocks_subsystem_sbus_1_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_sbus_1.reset <= _nodeOut_member_allClocks_subsystem_sbus_1_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_subsystem_sbus_2.clock <= nodeIn.member.allClocks_subsystem_sbus_2.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_sbus_2_reset_T = asUInt(nodeIn.member.allClocks_subsystem_sbus_2.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_sbus_2_reset_chain of AsyncResetShiftReg_w1_d4_i1_2 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_sbus_2_reset_chain.clock <= nodeIn.member.allClocks_subsystem_sbus_2.clock
    nodeOut_member_allClocks_subsystem_sbus_2_reset_chain.reset <= nodeIn.member.allClocks_subsystem_sbus_2.reset
    nodeOut_member_allClocks_subsystem_sbus_2_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_sbus_2_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_sbus_2_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_sbus_2_reset_WIRE <= nodeOut_member_allClocks_subsystem_sbus_2_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_sbus_2.reset <= _nodeOut_member_allClocks_subsystem_sbus_2_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_subsystem_pbus_0.clock <= nodeIn.member.allClocks_subsystem_pbus_0.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_pbus_0_reset_T = asUInt(nodeIn.member.allClocks_subsystem_pbus_0.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_pbus_0_reset_chain of AsyncResetShiftReg_w1_d4_i1_3 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_pbus_0_reset_chain.clock <= nodeIn.member.allClocks_subsystem_pbus_0.clock
    nodeOut_member_allClocks_subsystem_pbus_0_reset_chain.reset <= nodeIn.member.allClocks_subsystem_pbus_0.reset
    nodeOut_member_allClocks_subsystem_pbus_0_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_pbus_0_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_pbus_0_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_pbus_0_reset_WIRE <= nodeOut_member_allClocks_subsystem_pbus_0_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_pbus_0.reset <= _nodeOut_member_allClocks_subsystem_pbus_0_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_subsystem_fbus_0.clock <= nodeIn.member.allClocks_subsystem_fbus_0.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_fbus_0_reset_T = asUInt(nodeIn.member.allClocks_subsystem_fbus_0.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_fbus_0_reset_chain of AsyncResetShiftReg_w1_d4_i1_4 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_fbus_0_reset_chain.clock <= nodeIn.member.allClocks_subsystem_fbus_0.clock
    nodeOut_member_allClocks_subsystem_fbus_0_reset_chain.reset <= nodeIn.member.allClocks_subsystem_fbus_0.reset
    nodeOut_member_allClocks_subsystem_fbus_0_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_fbus_0_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_fbus_0_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_fbus_0_reset_WIRE <= nodeOut_member_allClocks_subsystem_fbus_0_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_fbus_0.reset <= _nodeOut_member_allClocks_subsystem_fbus_0_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_subsystem_mbus_0.clock <= nodeIn.member.allClocks_subsystem_mbus_0.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_mbus_0_reset_T = asUInt(nodeIn.member.allClocks_subsystem_mbus_0.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_mbus_0_reset_chain of AsyncResetShiftReg_w1_d4_i1_5 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_mbus_0_reset_chain.clock <= nodeIn.member.allClocks_subsystem_mbus_0.clock
    nodeOut_member_allClocks_subsystem_mbus_0_reset_chain.reset <= nodeIn.member.allClocks_subsystem_mbus_0.reset
    nodeOut_member_allClocks_subsystem_mbus_0_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_mbus_0_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_mbus_0_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_mbus_0_reset_WIRE <= nodeOut_member_allClocks_subsystem_mbus_0_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_mbus_0.reset <= _nodeOut_member_allClocks_subsystem_mbus_0_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_subsystem_cbus_0.clock <= nodeIn.member.allClocks_subsystem_cbus_0.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_subsystem_cbus_0_reset_T = asUInt(nodeIn.member.allClocks_subsystem_cbus_0.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_subsystem_cbus_0_reset_chain of AsyncResetShiftReg_w1_d4_i1_6 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_subsystem_cbus_0_reset_chain.clock <= nodeIn.member.allClocks_subsystem_cbus_0.clock
    nodeOut_member_allClocks_subsystem_cbus_0_reset_chain.reset <= nodeIn.member.allClocks_subsystem_cbus_0.reset
    nodeOut_member_allClocks_subsystem_cbus_0_reset_chain.io.d <= _nodeOut_member_allClocks_subsystem_cbus_0_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_subsystem_cbus_0_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_subsystem_cbus_0_reset_WIRE <= nodeOut_member_allClocks_subsystem_cbus_0_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_subsystem_cbus_0.reset <= _nodeOut_member_allClocks_subsystem_cbus_0_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_serial_tl_clock_0.clock <= nodeIn.member.allClocks_serial_tl_clock_0.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_serial_tl_clock_0_reset_T = asUInt(nodeIn.member.allClocks_serial_tl_clock_0.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_serial_tl_clock_0_reset_chain of AsyncResetShiftReg_w1_d4_i1_7 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_serial_tl_clock_0_reset_chain.clock <= nodeIn.member.allClocks_serial_tl_clock_0.clock
    nodeOut_member_allClocks_serial_tl_clock_0_reset_chain.reset <= nodeIn.member.allClocks_serial_tl_clock_0.reset
    nodeOut_member_allClocks_serial_tl_clock_0_reset_chain.io.d <= _nodeOut_member_allClocks_serial_tl_clock_0_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_serial_tl_clock_0_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_serial_tl_clock_0_reset_WIRE <= nodeOut_member_allClocks_serial_tl_clock_0_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_serial_tl_clock_0.reset <= _nodeOut_member_allClocks_serial_tl_clock_0_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]
    nodeOut.member.allClocks_implicit_clock.clock <= nodeIn.member.allClocks_implicit_clock.clock @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 17:17]
    node _nodeOut_member_allClocks_implicit_clock_reset_T = asUInt(nodeIn.member.allClocks_implicit_clock.reset) @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:85]
    inst nodeOut_member_allClocks_implicit_clock_reset_chain of AsyncResetShiftReg_w1_d4_i1_8 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    nodeOut_member_allClocks_implicit_clock_reset_chain.clock <= nodeIn.member.allClocks_implicit_clock.clock
    nodeOut_member_allClocks_implicit_clock_reset_chain.reset <= nodeIn.member.allClocks_implicit_clock.reset
    nodeOut_member_allClocks_implicit_clock_reset_chain.io.d <= _nodeOut_member_allClocks_implicit_clock_reset_T @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _nodeOut_member_allClocks_implicit_clock_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _nodeOut_member_allClocks_implicit_clock_reset_WIRE <= nodeOut_member_allClocks_implicit_clock_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    nodeOut.member.allClocks_implicit_clock.reset <= _nodeOut_member_allClocks_implicit_clock_reset_WIRE @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 18:17]

  module ClockGroupCombiner :
    output auto : { flip clock_group_combiner_in : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}}, clock_group_combiner_out : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire clockGroupCombinerIn : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockGroupCombinerIn.member.allClocks_uncore.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroupCombinerIn.member.allClocks_uncore.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroupCombinerIn.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroupCombinerIn.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockGroupCombinerOut : { member : { allClocks_implicit_clock : { clock : Clock, reset : Reset}, allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_cbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_mbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_fbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_pbus_0 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_2 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_1 : { clock : Clock, reset : Reset}, allClocks_subsystem_sbus_0 : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_2.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_2.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_pbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_pbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_fbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_fbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_mbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_mbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_cbus_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_subsystem_cbus_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupCombinerOut.member.allClocks_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    auto.clock_group_combiner_out <= clockGroupCombinerOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    clockGroupCombinerIn <= auto.clock_group_combiner_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_0 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_1 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_subsystem_sbus_2 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_subsystem_pbus_0 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_subsystem_fbus_0 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_subsystem_mbus_0 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_subsystem_cbus_0 <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]
    clockGroupCombinerOut.member.allClocks_serial_tl_clock_0 <= clockGroupCombinerIn.member.allClocks_serial_tl_clock_0 @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 77:16]
    clockGroupCombinerOut.member.allClocks_implicit_clock <= clockGroupCombinerIn.member.allClocks_uncore @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 79:16]

  module GlobalNoCDomain :
    output auto : { flip clock_in : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output clock : Clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 17:19]
    output reset : Reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 18:19]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire clockNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockNodeIn <= auto.clock_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    childClock <= clockNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 12:16]
    childReset <= clockNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 13:16]
    clock <= clockNodeIn.clock @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 19:11]
    reset <= clockNodeIn.reset @[generators/rocket-chip/src/main/scala/prci/ClockDomain.scala 20:11]

  module BundleBridgeNexus_9 :
    input clock : Clock
    input reset : Reset
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    skip

  module ClockGroup_10 :
    output auto : { flip in : { member : { implicitClockGrouper_implicit_clock : { clock : Clock, reset : Reset}}}, out : { clock : Clock, reset : Reset}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    wire nodeOut : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire nodeIn : { member : { implicitClockGrouper_implicit_clock : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    nodeIn.member.implicitClockGrouper_implicit_clock.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    nodeIn.member.implicitClockGrouper_implicit_clock.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    auto.out <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    nodeIn <= auto.in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    nodeOut <= nodeIn.member.implicitClockGrouper_implicit_clock @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 27:57]

  module DigitalTop :
    input clock : Clock
    input reset : Reset
    output auto : { implicitClockGrouper_out : { clock : Clock, reset : Reset}, flip prci_ctrl_domain_resetSynchronizer_in : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}}} @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output psd : { } @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala 105:17]
    output mem_tl : { 0 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1713:17]
    output mem_axi4 : { } @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1713:17]
    output mmio_axi4 : { } @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1713:17]
    input l2_frontend_bus_axi4 : { } @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1649:17]
    output uart_tsi_io : { uart : { txd : UInt<1>, flip rxd : UInt<1>}, dropped : UInt<1>, tsi2tl_state : UInt} @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 50:27]
    output serial_tl : { clock : Clock, bits : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}} @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 146:24]
    output serial_tl_debug : { ser_busy : UInt<1>, des_busy : UInt<1>} @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 157:30]
    input meip : UInt<1>[0] @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala 446:50]
    input seip : UInt<1>[0] @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala 452:50]
    input interrupts : UInt<0> @[generators/rocket-chip/src/main/scala/subsystem/InterruptBus.scala 75:22]

    inst ibus of InterruptBusWrapper @[generators/rocket-chip/src/main/scala/subsystem/BaseSubsystem.scala 49:24]
    inst subsystem_sbus of SystemBus @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala 24:26]
    inst subsystem_pbus of PeripheryBus @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 31:26]
    inst subsystem_fbus of FrontBus @[generators/rocket-chip/src/main/scala/subsystem/FrontBus.scala 22:26]
    inst subsystem_cbus of PeripheryBus_1 @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala 31:26]
    inst subsystem_mbus of MemoryBus @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala 25:26]
    inst subsystem_l2_wrapper of CoherenceManagerWrapper @[generators/rocket-chip/src/main/scala/subsystem/BankedL2Params.scala 47:31]
    inst subsystem_obus of SystemBus_1 @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala 24:26]
    inst xbar of IntXbar_1 @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 50:26]
    xbar.clock <= clock
    xbar.reset <= reset
    inst xbar_1 of IntXbar_2 @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 50:26]
    xbar_1.clock <= clock
    xbar_1.reset <= reset
    inst xbar_2 of IntXbar_3 @[generators/rocket-chip/src/main/scala/interrupts/Xbar.scala 50:26]
    xbar_2.clock <= clock
    xbar_2.reset <= reset
    inst tileHartIdNexusNode of BundleBridgeNexus_7 @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala 156:39]
    tileHartIdNexusNode.clock <= clock
    tileHartIdNexusNode.reset <= reset
    inst broadcast of BundleBridgeNexus_8 @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala 196:31]
    broadcast.clock <= clock
    broadcast.reset <= reset
    inst intsource of IntSyncCrossingSource @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala 28:31]
    intsource.clock <= clock
    intsource.reset <= reset
    inst null_int_source of NullIntSource @[generators/rocket-chip/src/main/scala/interrupts/NullIntSource.scala 22:37]
    null_int_source.clock <= clock
    null_int_source.reset <= reset
    inst serial_tl_clock of ClockGroup_9 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 33:69]
    inst prci_ctrl_domain of ClockSinkDomain @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala 40:36]
    inst aggregator of ClockGroupAggregator_7 @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala 51:30]
    inst clockNamePrefixer of ClockGroupParameterModifier @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 45:15]
    inst frequencySpecifier of ClockGroupParameterModifier_1 @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala 81:15]
    inst resetShifter of ClockGroupResetShifter @[generators/chipyard/src/main/scala/clocking/ResetShifter.scala 25:80]
    inst clockGroupCombiner of ClockGroupCombiner @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala 19:15]
    inst globalNoCDomain of GlobalNoCDomain @[generators/constellation/src/main/scala/soc/GlobalNoC.scala 45:40]
    inst reRoCCManagerIdNexusNode of BundleBridgeNexus_9 @[generators/rerocc/src/main/scala/Integration.scala 28:44]
    reRoCCManagerIdNexusNode.clock <= clock
    reRoCCManagerIdNexusNode.reset <= reset
    inst implicitClockGrouper of ClockGroup_10 @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala 33:69]
    wire tileHaltSinkNodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tileHaltSinkNodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire tileWFISinkNodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tileWFISinkNodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire tileCeaseSinkNodeIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    tileCeaseSinkNodeIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire intNexusIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    intNexusIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire intNexusOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    intNexusOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire intSinkIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    intSinkIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire int_in_xingOut : { sync : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    int_in_xingOut.sync[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire int_in_xingIn : { sync : UInt<1>[1]} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    int_in_xingIn.sync[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    int_in_xingOut <= int_in_xingIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    wire with_no_nameOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    with_no_nameOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire with_no_nameIn : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    with_no_nameIn[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    with_no_nameOut <= with_no_nameIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1513:55]
    wire localChipyardSubsystemOut : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    localChipyardSubsystemOut[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire localChipyardSubsystemOut_1 : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    localChipyardSubsystemOut_1[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire localChipyardSubsystemOut_2 : UInt<1>[1] @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    localChipyardSubsystemOut_2[0] is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire resetVectorSinkIn : UInt<28> @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    resetVectorSinkIn is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire memTLNodeIn : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    memTLNodeIn.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    memTLNodeIn.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire fakeResetVectorSourceNodeOut : UInt<28> @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    fakeResetVectorSourceNodeOut is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    intNexusIn <= ibus.auto.int_bus_int_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_l2_wrapper.auto.subsystem_l2_clock_groups_in <= subsystem_sbus.auto.subsystem_sbus_clock_groups_out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_obus.auto.subsystem_obus_clock_groups_in <= subsystem_sbus.auto.subsystem_sbus_clock_groups_out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    ibus.auto.clock_in <= subsystem_sbus.auto.fixedClockNode_out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    globalNoCDomain.auto.clock_in <= subsystem_sbus.auto.fixedClockNode_out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    prci_ctrl_domain.auto.clock_in <= subsystem_cbus.auto.fixedClockNode_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_sbus.auto.coupler_from_bus_named_subsystem_fbus_bus_xing_in <= subsystem_fbus.auto.bus_xing_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_l2_wrapper.auto.coherent_jbar_in <= subsystem_sbus.auto.coupler_to_bus_named_subsystem_l2_widget_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_mbus.auto.bus_xing_in <= subsystem_l2_wrapper.auto.coupler_to_bus_named_subsystem_mbus_bus_xing_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_obus.auto.fixer_in <= subsystem_sbus.auto.coupler_to_bus_named_subsystem_obus_widget_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    tileHaltSinkNodeIn <= xbar.auto.int_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    tileWFISinkNodeIn <= xbar_1.auto.int_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    tileCeaseSinkNodeIn <= xbar_2.auto.int_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    resetVectorSinkIn <= broadcast.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    intSinkIn <= intNexusOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    ibus.auto.int_in_xing_in <= int_in_xingOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    int_in_xingIn <= intsource.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    intsource.auto.in <= with_no_nameOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    with_no_nameIn <= null_int_source.auto.int_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    xbar.auto.int_in <= localChipyardSubsystemOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    xbar_1.auto.int_in <= localChipyardSubsystemOut_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    xbar_2.auto.int_in <= localChipyardSubsystemOut_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_mbus.auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.d <= memTLNodeIn.d @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    memTLNodeIn.a.bits <= subsystem_mbus.auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.a.bits @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    memTLNodeIn.a.valid <= subsystem_mbus.auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.a.valid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_mbus.auto.coupler_to_memory_controller_port_named_tl_mem_buffer_out.a.ready <= memTLNodeIn.a.ready @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    broadcast.auto.in <= fakeResetVectorSourceNodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_fbus.auto.tlserial_manager_crossing_in <= subsystem_obus.auto.coupler_to_port_named_serial_tl_mem_tlserial_manager_crossing_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_fbus.auto.serial_tl_clock_in <= serial_tl_clock.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    clockNamePrefixer.auto.clock_name_prefixer_in_0 <= aggregator.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockNamePrefixer.auto.clock_name_prefixer_in_1 <= aggregator.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockNamePrefixer.auto.clock_name_prefixer_in_2 <= aggregator.auto.out_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockNamePrefixer.auto.clock_name_prefixer_in_3 <= aggregator.auto.out_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockNamePrefixer.auto.clock_name_prefixer_in_4 <= aggregator.auto.out_4 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockNamePrefixer.auto.clock_name_prefixer_in_5 <= aggregator.auto.out_5 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    implicitClockGrouper.auto.in <= aggregator.auto.out_6 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    subsystem_sbus.auto.subsystem_sbus_clock_groups_in <= clockNamePrefixer.auto.clock_name_prefixer_out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_pbus.auto.subsystem_pbus_clock_groups_in <= clockNamePrefixer.auto.clock_name_prefixer_out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_fbus.auto.subsystem_fbus_clock_groups_in <= clockNamePrefixer.auto.clock_name_prefixer_out_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_mbus.auto.subsystem_mbus_clock_groups_in <= clockNamePrefixer.auto.clock_name_prefixer_out_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    subsystem_cbus.auto.subsystem_cbus_clock_groups_in <= clockNamePrefixer.auto.clock_name_prefixer_out_4 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    serial_tl_clock.auto.in <= clockNamePrefixer.auto.clock_name_prefixer_out_5 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    aggregator.auto.in <= frequencySpecifier.auto.frequency_specifier_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    frequencySpecifier.auto.frequency_specifier_in <= resetShifter.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    resetShifter.auto.in <= clockGroupCombiner.auto.clock_group_combiner_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    clockGroupCombiner.auto.clock_group_combiner_in <= prci_ctrl_domain.auto.resetSynchronizer_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    prci_ctrl_domain.auto.resetSynchronizer_in <= auto.prci_ctrl_domain_resetSynchronizer_in @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 371:16]
    auto.implicitClockGrouper_out <= implicitClockGrouper.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 373:12]
    mem_tl.0 <= memTLNodeIn @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1715:56]
    fakeResetVectorSourceNodeOut <= UInt<1>("h0") @[generators/chipyard/src/main/scala/System.scala 38:53]
    uart_tsi_io.tsi2tl_state <= subsystem_fbus.uart_tsi_io.tsi2tl_state @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 51:19]
    uart_tsi_io.dropped <= subsystem_fbus.uart_tsi_io.dropped @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 51:19]
    subsystem_fbus.uart_tsi_io.uart.rxd <= uart_tsi_io.uart.rxd @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 51:19]
    uart_tsi_io.uart.txd <= subsystem_fbus.uart_tsi_io.uart.txd @[generators/testchipip/src/main/scala/PeripheryUARTTSI.scala 51:19]
    serial_tl.bits.out.bits <= subsystem_fbus.serial_tl.bits.out.bits @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 147:16]
    serial_tl.bits.out.valid <= subsystem_fbus.serial_tl.bits.out.valid @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 147:16]
    subsystem_fbus.serial_tl.bits.out.ready <= serial_tl.bits.out.ready @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 147:16]
    subsystem_fbus.serial_tl.bits.in <= serial_tl.bits.in @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 147:16]
    serial_tl.clock <= subsystem_fbus.serial_tl.clock @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 147:16]
    serial_tl_debug <= subsystem_fbus.serial_tl_debug @[generators/testchipip/src/main/scala/PeripheryTLSerial.scala 158:22]
    reg int_rtc_tick_c_value : UInt<5>, subsystem_pbus.clock with :
      reset => (subsystem_pbus.reset, UInt<5>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire int_rtc_tick : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    int_rtc_tick <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when UInt<1>("h1") : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node int_rtc_tick_wrap_wrap = eq(int_rtc_tick_c_value, UInt<5>("h18")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _int_rtc_tick_wrap_value_T = add(int_rtc_tick_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _int_rtc_tick_wrap_value_T_1 = tail(_int_rtc_tick_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      int_rtc_tick_c_value <= _int_rtc_tick_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when int_rtc_tick_wrap_wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        int_rtc_tick_c_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      int_rtc_tick <= int_rtc_tick_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]


  module ChipTop :
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    output port : { clock : Clock, bits : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}} @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 350:20]
    output tl_slave : { 0 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 492:33]
    input reset_io : AsyncReset @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 105:24]
    input clock_uncore : Clock @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 113:26]
    input clock_serial_tl_clock_0 : Clock @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 113:26]
    output uart_tsi : { uart : { txd : UInt<1>, flip rxd : UInt<1>}, dropped : UInt<1>, tsi2tl_state : UInt} @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 484:22]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst system of DigitalTop @[generators/chipyard/src/main/scala/ChipTop.scala 28:35]
    system.clock <= childClock
    system.reset <= childReset
    wire implicitClockSinkNodeIn : { clock : Clock, reset : Reset} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    implicitClockSinkNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    implicitClockSinkNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockGroupAggNodeOut : { member : { allClocks_serial_tl_clock_0 : { clock : Clock, reset : Reset}, allClocks_uncore : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    clockGroupAggNodeOut.member.allClocks_uncore.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupAggNodeOut.member.allClocks_uncore.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupAggNodeOut.member.allClocks_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupAggNodeOut.member.allClocks_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire clockGroupAggNodeIn : { member : { fake_serial_tl_clock_0 : { clock : Clock, reset : Reset}, fake_uncore : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    clockGroupAggNodeIn.member.fake_uncore.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroupAggNodeIn.member.fake_uncore.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroupAggNodeIn.member.fake_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    clockGroupAggNodeIn.member.fake_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire clockGroupsSourceNodeOut : { member : { fake_serial_tl_clock_0 : { clock : Clock, reset : Reset}, fake_uncore : { clock : Clock, reset : Reset}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    clockGroupsSourceNodeOut.member.fake_uncore.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupsSourceNodeOut.member.fake_uncore.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupsSourceNodeOut.member.fake_serial_tl_clock_0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    clockGroupsSourceNodeOut.member.fake_serial_tl_clock_0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    implicitClockSinkNodeIn <= system.auto.implicitClockGrouper_out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    system.auto.prci_ctrl_domain_resetSynchronizer_in <= clockGroupAggNodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    clockGroupAggNodeIn <= clockGroupsSourceNodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    port.bits.out.bits <= system.serial_tl.bits.out.bits @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 351:12]
    port.bits.out.valid <= system.serial_tl.bits.out.valid @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 351:12]
    system.serial_tl.bits.out.ready <= port.bits.out.ready @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 351:12]
    system.serial_tl.bits.in <= port.bits.in @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 351:12]
    port.clock <= system.serial_tl.clock @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 351:12]
    system.mem_tl.0.d <= tl_slave.0.d @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 493:25]
    tl_slave.0.a.bits <= system.mem_tl.0.a.bits @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 493:25]
    tl_slave.0.a.valid <= system.mem_tl.0.a.valid @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 493:25]
    system.mem_tl.0.a.ready <= tl_slave.0.a.ready @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 493:25]
    system.clock <= implicitClockSinkNodeIn.clock @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 94:17]
    system.reset <= implicitClockSinkNodeIn.reset @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 95:17]
    clockGroupAggNodeOut.member.allClocks_uncore.clock <= clock_uncore @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 114:17]
    clockGroupAggNodeOut.member.allClocks_uncore.reset <= reset_io @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 115:17]
    clockGroupAggNodeOut.member.allClocks_serial_tl_clock_0.clock <= clock_serial_tl_clock_0 @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 114:17]
    clockGroupAggNodeOut.member.allClocks_serial_tl_clock_0.reset <= reset_io @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala 115:17]
    uart_tsi.tsi2tl_state <= system.uart_tsi_io.tsi2tl_state @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 485:14]
    uart_tsi.dropped <= system.uart_tsi_io.dropped @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 485:14]
    system.uart_tsi_io.uart.rxd <= uart_tsi.uart.rxd @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 485:14]
    uart_tsi.uart.txd <= system.uart_tsi_io.uart.txd @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 485:14]
    system.interrupts is invalid @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala 264:25]

  module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_119 :
    input clock : Clock
    input reset : AsyncReset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    reg sync_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    reg sync_2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 51:87]
    node _sync_2_T = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:22]
    sync_2 <= _sync_2_T @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 54:14]
    sync_0 <= sync_1 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    sync_1 <= sync_2 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 57:10]
    io.q <= sync_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 59:8]

  module AsyncResetSynchronizerShiftReg_w1_d3_i0_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip d : UInt<1>, q : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 36:14]

    node _output_T = asAsyncReset(reset) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 86:21]
    node _output_T_1 = bits(io.d, 0, 0) @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 87:41]
    inst output_chain of AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_119 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    output_chain.clock <= clock
    output_chain.reset <= _output_T
    output_chain.io.d <= _output_T_1 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire output_0 : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    output_0 <= output_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    io.q <= output_0 @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala 90:8]

  module ResetCatchAndSync_d3_7 :
    input clock : Clock
    input reset : Reset
    output io : { sync_reset : UInt<1>, flip psd : { test_mode : UInt<1>, test_mode_reset : UInt<1>}} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 17:14]

    node _post_psd_reset_T = asUInt(reset) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:76]
    node post_psd_reset = mux(io.psd.test_mode, io.psd.test_mode_reset, _post_psd_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 26:27]
    inst io_sync_reset_chain of AsyncResetSynchronizerShiftReg_w1_d3_i0_63 @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 45:23]
    io_sync_reset_chain.clock <= clock
    io_sync_reset_chain.reset <= post_psd_reset
    io_sync_reset_chain.io.d <= UInt<1>("h1") @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 47:16]
    wire _io_sync_reset_WIRE : UInt<1> @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    _io_sync_reset_WIRE <= io_sync_reset_chain.io.q @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala 48:24]
    node _io_sync_reset_T = not(_io_sync_reset_WIRE) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 29:7]
    node _io_sync_reset_T_1 = mux(io.psd.test_mode, io.psd.test_mode_reset, _io_sync_reset_T) @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:25]
    io.sync_reset <= _io_sync_reset_T_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 28:19]

  module NexysVideoHarness :
    output auto : { } @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 367:18]
    input sys_clock : Clock @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output uart : { txd : Analog<1>, rxd : Analog<1>} @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output ddr : { ddr3_addr : UInt<15>, ddr3_ba : UInt<3>, ddr3_ras_n : UInt<1>, ddr3_cas_n : UInt<1>, ddr3_we_n : UInt<1>, ddr3_reset_n : UInt<1>, ddr3_ck_p : UInt<1>, ddr3_ck_n : UInt<1>, ddr3_cke : UInt<1>, ddr3_dm : UInt<2>, ddr3_odt : UInt<1>, ddr3_dq : Analog<16>, ddr3_dqs_n : Analog<2>, ddr3_dqs_p : Analog<2>} @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_0 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_1 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_2 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_3 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_4 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_5 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_6 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    output led_7 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/IOShell.scala 149:18]
    input reset : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 366:19]
    output serial_tl : { clock : Clock, bits : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}} @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 57:23]

    wire childClock : Clock @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 412:31]
    wire childReset : Reset @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 414:31]
    node _childClock_T = asClock(UInt<1>("h0")) @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:25]
    childClock <= _childClock_T @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 416:14]
    childReset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 417:14]
    inst topDesign of SimpleLazyModule @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 359:29]
    topDesign.clock <= childClock
    topDesign.reset <= childReset
    inst dutWrangler of ResetWrangler @[fpga/src/main/scala/nexysvideo/Harness.scala 29:31]
    inst dutGroup of ClockGroup @[fpga/fpga-shells/src/main/scala/clocks/ClockGroup.scala 29:15]
    dutGroup.clock <= childClock
    dutGroup.reset <= childReset
    inst ddrGroup of ClockGroup_1 @[fpga/fpga-shells/src/main/scala/clocks/ClockGroup.scala 29:15]
    ddrGroup.clock <= childClock
    ddrGroup.reset <= childReset
    inst mig of XilinxNexysVideoMIG @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 283:23]
    mig.clock <= childClock
    mig.reset <= childReset
    inst ddrBlockDuringReset of TLBlockDuringReset @[fpga/src/main/scala/nexysvideo/Harness.scala 44:71]
    ddrBlockDuringReset.clock <= childClock
    ddrBlockDuringReset.reset <= childReset
    wire nodeOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    nodeOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    nodeOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire harnessSysPLLNodeIn : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    harnessSysPLLNodeIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    harnessSysPLLNodeIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire harnessSysPLLNodeOut : { member : { 0 : { clock : Clock, reset : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    harnessSysPLLNodeOut.member.0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    harnessSysPLLNodeOut.member.0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire x1_harnessSysPLLNodeOut : { member : { 1 : { clock : Clock, reset : UInt<1>}, 0 : { clock : Clock, reset : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    x1_harnessSysPLLNodeOut.member.0.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_harnessSysPLLNodeOut.member.0.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_harnessSysPLLNodeOut.member.1.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    x1_harnessSysPLLNodeOut.member.1.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire dutClockIn : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    dutClockIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    dutClockIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire io_uart_bbOut : { txd : UInt<1>, flip rxd : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    io_uart_bbOut.rxd is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    io_uart_bbOut.txd is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire io_uart_bbIn : { txd : UInt<1>, flip rxd : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    io_uart_bbIn.rxd is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    io_uart_bbIn.txd is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire ddrClk1In : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    ddrClk1In.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    ddrClk1In.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire ddrClk2In : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    ddrClk2In.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    ddrClk2In.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire ddrUIOut : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    ddrUIOut.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrUIOut.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    wire aresetIn : { clock : Clock, reset : UInt<1>} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1214:17]
    aresetIn.reset is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    aresetIn.clock is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1217:7]
    wire ddrClientOut : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}} @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1205:17]
    ddrClientOut.d.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.denied is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.sink is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.d.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.corrupt is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.data is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.mask is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.address is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.source is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.size is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.param is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.bits.opcode is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.valid is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    ddrClientOut.a.ready is invalid @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala 1208:7]
    harnessSysPLLNodeIn <= nodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    dutGroup.auto.in <= harnessSysPLLNodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    ddrGroup.auto.in <= x1_harnessSysPLLNodeOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    dutClockIn <= dutWrangler.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    ddrClk1In <= dutWrangler.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    ddrClk2In <= dutWrangler.auto.out_2 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    aresetIn <= dutWrangler.auto.out_3 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    dutWrangler.auto.in_0 <= dutGroup.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    io_uart_bbIn <= io_uart_bbOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    dutWrangler.auto.in_1 <= ddrGroup.auto.out_0 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    dutWrangler.auto.in_2 <= ddrGroup.auto.out_1 @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    dutWrangler.auto.in_3 <= ddrUIOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    ddrBlockDuringReset.auto.in <= ddrClientOut @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 358:18]
    mig.auto.buffer_in <= ddrBlockDuringReset.auto.out @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala 356:18]
    inst harnessSysPLLNode of harnessSysPLLNode @[fpga/fpga-shells/src/main/scala/shell/xilinx/XilinxShell.scala 76:55]
    harnessSysPLLNode.clk_in1 <= harnessSysPLLNodeIn.clock @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 73:20]
    harnessSysPLLNode.reset <= harnessSysPLLNodeIn.reset @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 74:32]
    harnessSysPLLNodeOut.member.0.clock <= harnessSysPLLNode.clk_out1 @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 76:17]
    node _harnessSysPLLNodeOut_member_0_reset_T = eq(harnessSysPLLNode.locked, UInt<1>("h0")) @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:20]
    node _harnessSysPLLNodeOut_member_0_reset_T_1 = or(_harnessSysPLLNodeOut_member_0_reset_T, harnessSysPLLNodeIn.reset) @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:35]
    harnessSysPLLNodeOut.member.0.reset <= _harnessSysPLLNodeOut_member_0_reset_T_1 @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:17]
    x1_harnessSysPLLNodeOut.member.0.clock <= harnessSysPLLNode.clk_out2 @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 76:17]
    node _harnessSysPLLNodeOut_member_0_reset_T_2 = eq(harnessSysPLLNode.locked, UInt<1>("h0")) @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:20]
    node _harnessSysPLLNodeOut_member_0_reset_T_3 = or(_harnessSysPLLNodeOut_member_0_reset_T_2, harnessSysPLLNodeIn.reset) @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:35]
    x1_harnessSysPLLNodeOut.member.0.reset <= _harnessSysPLLNodeOut_member_0_reset_T_3 @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:17]
    x1_harnessSysPLLNodeOut.member.1.clock <= harnessSysPLLNode.clk_out3 @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 76:17]
    node _harnessSysPLLNodeOut_member_1_reset_T = eq(harnessSysPLLNode.locked, UInt<1>("h0")) @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:20]
    node _harnessSysPLLNodeOut_member_1_reset_T_1 = or(_harnessSysPLLNodeOut_member_1_reset_T, harnessSysPLLNodeIn.reset) @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:35]
    x1_harnessSysPLLNodeOut.member.1.reset <= _harnessSysPLLNodeOut_member_1_reset_T_1 @[fpga/fpga-shells/src/main/scala/clocks/PLLFactory.scala 77:17]
    wire _WIRE : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 355:37]
    wire _WIRE_1 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 357:37]
    inst sys_clock_ibufg of IBUFG @[fpga/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala 32:22]
    sys_clock_ibufg.I <= sys_clock @[fpga/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala 36:16]
    nodeOut.clock <= sys_clock_ibufg.O @[fpga/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala 37:13]
    nodeOut.reset <= _WIRE_1 @[fpga/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala 38:13]
    inst a2b of UIntToAnalog_1 @[fpga/fpga-shells/src/main/scala/shell/Util.scala 57:21]
    attach (uart.txd, a2b.a) @[fpga/fpga-shells/src/main/scala/shell/Util.scala 58:11]
    a2b.b <= io_uart_bbIn.txd @[fpga/fpga-shells/src/main/scala/shell/Util.scala 59:14]
    a2b.b_en <= UInt<1>("h1") @[fpga/fpga-shells/src/main/scala/shell/Util.scala 60:17]
    inst io_uart_bbIn_rxd_a2b of AnalogToUInt_1 @[fpga/fpga-shells/src/main/scala/shell/Util.scala 29:21]
    attach (uart.rxd, io_uart_bbIn_rxd_a2b.a) @[fpga/fpga-shells/src/main/scala/shell/Util.scala 30:11]
    io_uart_bbIn.rxd <= io_uart_bbIn_rxd_a2b.b @[fpga/fpga-shells/src/main/scala/shell/xilinx/UARTOverlay.scala 14:27]
    attach (ddr.ddr3_dqs_p, mig.io.port.ddr3_dqs_p) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    attach (ddr.ddr3_dqs_n, mig.io.port.ddr3_dqs_n) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    attach (ddr.ddr3_dq, mig.io.port.ddr3_dq) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_odt <= mig.io.port.ddr3_odt @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_dm <= mig.io.port.ddr3_dm @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_cke <= mig.io.port.ddr3_cke @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_ck_n <= mig.io.port.ddr3_ck_n @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_ck_p <= mig.io.port.ddr3_ck_p @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_reset_n <= mig.io.port.ddr3_reset_n @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_we_n <= mig.io.port.ddr3_we_n @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_cas_n <= mig.io.port.ddr3_cas_n @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_ras_n <= mig.io.port.ddr3_ras_n @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_ba <= mig.io.port.ddr3_ba @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddr.ddr3_addr <= mig.io.port.ddr3_addr @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 300:8]
    ddrUIOut.clock <= mig.io.port.ui_clk @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 301:14]
    node _ddrUIOut_reset_T = eq(mig.io.port.mmcm_locked, UInt<1>("h0")) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 302:17]
    node _ddrUIOut_reset_T_1 = or(_ddrUIOut_reset_T, mig.io.port.ui_clk_sync_rst) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 302:35]
    ddrUIOut.reset <= _ddrUIOut_reset_T_1 @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 302:14]
    node _mig_io_port_sys_clk_i_T = asUInt(ddrClk1In.clock) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 303:35]
    mig.io.port.sys_clk_i <= _mig_io_port_sys_clk_i_T @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 303:20]
    node _mig_io_port_clk_ref_i_T = asUInt(ddrClk2In.clock) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 304:35]
    mig.io.port.clk_ref_i <= _mig_io_port_clk_ref_i_T @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 304:20]
    mig.io.port.sys_rst <= _WIRE_1 @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 305:18]
    node _mig_io_port_aresetn_T = eq(aresetIn.reset, UInt<1>("h0")) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 306:21]
    mig.io.port.aresetn <= _mig_io_port_aresetn_T @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 306:18]
    wire _WIRE_2 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_0 <= _WIRE_2 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_3 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_1 <= _WIRE_3 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_4 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_2 <= _WIRE_4 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_5 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_3 <= _WIRE_5 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_6 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_4 <= _WIRE_6 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_7 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_5 <= _WIRE_7 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_8 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_6 <= _WIRE_8 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    wire _WIRE_9 : UInt<1> @[fpga/fpga-shells/src/main/scala/shell/LEDOverlay.scala 26:44]
    led_7 <= _WIRE_9 @[fpga/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala 12:8]
    inst reset_ibuf of IBUF @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 369:28]
    reset_ibuf.I <= reset @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 370:21]
    inst powerOnReset_fpga_power_on of PowerOnResetFPGAOnly @[fpga/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala 103:21]
    powerOnReset_fpga_power_on.clock <= nodeOut.clock @[fpga/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala 105:18]
    _WIRE <= reset_ibuf.O @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 377:14]
    node _T = eq(reset_ibuf.O, UInt<1>("h0")) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 379:18]
    node _T_1 = or(_T, powerOnReset_fpga_power_on.power_on_reset) @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 379:36]
    _WIRE_1 <= _T_1 @[fpga/fpga-shells/src/main/scala/shell/xilinx/NexysVideoShell.scala 379:14]
    wire harnessBinderClock : Clock @[generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala 57:32]
    wire harnessBinderReset : Reset @[generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala 58:32]
    _WIRE_2 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_3 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_4 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_5 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_6 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_7 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_8 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    _WIRE_9 is invalid @[fpga/src/main/scala/nexysvideo/Harness.scala 56:24]
    node _nodeOut_reset_T = not(_WIRE) @[fpga/src/main/scala/nexysvideo/Harness.scala 57:56]
    nodeOut.reset <= _nodeOut_reset_T @[fpga/src/main/scala/nexysvideo/Harness.scala 57:53]
    reg REG : UInt<26>, nodeOut.clock with :
      reset => (dutClockIn.reset, UInt<26>("h0")) @[fpga/src/main/scala/nexysvideo/Harness.scala 64:28]
    reg REG_1 : UInt<1>, nodeOut.clock with :
      reset => (dutClockIn.reset, UInt<1>("h0")) @[fpga/src/main/scala/nexysvideo/Harness.scala 65:23]
    node _T_2 = eq(REG_1, UInt<1>("h0")) @[fpga/src/main/scala/nexysvideo/Harness.scala 66:60]
    _WIRE_2 <= _T_2 @[fpga/src/main/scala/nexysvideo/Harness.scala 66:54]
    node _T_3 = eq(REG_1, UInt<1>("h1")) @[fpga/src/main/scala/nexysvideo/Harness.scala 66:60]
    _WIRE_3 <= _T_3 @[fpga/src/main/scala/nexysvideo/Harness.scala 66:54]
    node _T_4 = eq(REG, UInt<26>("h31fffff")) @[fpga/src/main/scala/nexysvideo/Harness.scala 67:30]
    node _T_5 = add(REG, UInt<1>("h1")) @[fpga/src/main/scala/nexysvideo/Harness.scala 67:61]
    node _T_6 = tail(_T_5, 1) @[fpga/src/main/scala/nexysvideo/Harness.scala 67:61]
    node _T_7 = mux(_T_4, UInt<1>("h0"), _T_6) @[fpga/src/main/scala/nexysvideo/Harness.scala 67:21]
    REG <= _T_7 @[fpga/src/main/scala/nexysvideo/Harness.scala 67:15]
    node _T_8 = eq(REG, UInt<1>("h0")) @[fpga/src/main/scala/nexysvideo/Harness.scala 68:21]
    when _T_8 : @[fpga/src/main/scala/nexysvideo/Harness.scala 68:30]
      node _T_9 = eq(REG_1, UInt<1>("h1")) @[fpga/src/main/scala/nexysvideo/Harness.scala 69:22]
      node _T_10 = add(REG_1, UInt<1>("h1")) @[fpga/src/main/scala/nexysvideo/Harness.scala 69:58]
      node _T_11 = tail(_T_10, 1) @[fpga/src/main/scala/nexysvideo/Harness.scala 69:58]
      node _T_12 = mux(_T_9, UInt<1>("h0"), _T_11) @[fpga/src/main/scala/nexysvideo/Harness.scala 69:18]
      REG_1 <= _T_12 @[fpga/src/main/scala/nexysvideo/Harness.scala 69:12]
    _WIRE_4 <= _WIRE @[fpga/src/main/scala/nexysvideo/Harness.scala 73:19]
    harnessSysPLLNode.reset <= _WIRE_1 @[fpga/src/main/scala/nexysvideo/Harness.scala 75:50]
    mig.clock <= harnessBinderClock @[fpga/src/main/scala/nexysvideo/Harness.scala 83:39]
    mig.reset <= harnessBinderReset @[fpga/src/main/scala/nexysvideo/Harness.scala 84:39]
    ddrBlockDuringReset.clock <= harnessBinderClock @[fpga/src/main/scala/nexysvideo/Harness.scala 85:44]
    node _ddrBlockDuringReset_reset_T = asUInt(harnessBinderReset) @[fpga/src/main/scala/nexysvideo/Harness.scala 86:66]
    node _ddrBlockDuringReset_reset_T_1 = eq(mig.io.port.init_calib_complete, UInt<1>("h0")) @[fpga/src/main/scala/nexysvideo/Harness.scala 86:76]
    node _ddrBlockDuringReset_reset_T_2 = or(_ddrBlockDuringReset_reset_T, _ddrBlockDuringReset_reset_T_1) @[fpga/src/main/scala/nexysvideo/Harness.scala 86:73]
    ddrBlockDuringReset.reset <= _ddrBlockDuringReset_reset_T_2 @[fpga/src/main/scala/nexysvideo/Harness.scala 86:44]
    inst chiptop0 of ChipTop @[generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala 87:40]
    serial_tl.bits.out.bits <= chiptop0.port.bits.out.bits @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 58:15]
    serial_tl.bits.out.valid <= chiptop0.port.bits.out.valid @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 58:15]
    chiptop0.port.bits.out.ready <= serial_tl.bits.out.ready @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 58:15]
    chiptop0.port.bits.in <= serial_tl.bits.in @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 58:15]
    serial_tl.clock <= chiptop0.port.clock @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 58:15]
    wire _WIRE_10 : { 0 : { a : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<3>, size : UInt<3>, source : UInt<4>, address : UInt<32>, user : { }, echo : { }, mask : UInt<8>, data : UInt<64>, corrupt : UInt<1>}}, flip d : { flip ready : UInt<1>, valid : UInt<1>, bits : { opcode : UInt<3>, param : UInt<2>, size : UInt<3>, source : UInt<4>, sink : UInt<1>, denied : UInt<1>, user : { }, echo : { }, data : UInt<64>, corrupt : UInt<1>}}}} @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 46:31]
    ddrClientOut <= _WIRE_10.0 @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 47:72]
    chiptop0.tl_slave.0.d <= _WIRE_10.0.d @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 48:21]
    _WIRE_10.0.a.bits <= chiptop0.tl_slave.0.a.bits @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 48:21]
    _WIRE_10.0.a.valid <= chiptop0.tl_slave.0.a.valid @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 48:21]
    chiptop0.tl_slave.0.a.ready <= _WIRE_10.0.a.ready @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 48:21]
    wire chiptop0_clock_uncore_clock : Clock @[generators/chipyard/src/main/scala/harness/HarnessClocks.scala 28:23]
    chiptop0.clock_uncore <= chiptop0_clock_uncore_clock @[generators/chipyard/src/main/scala/harness/HarnessBinders.scala 279:13]
    chiptop0.clock_serial_tl_clock_0 <= chiptop0_clock_uncore_clock @[generators/chipyard/src/main/scala/harness/HarnessBinders.scala 279:13]
    node _chiptop0_reset_io_T = asAsyncReset(dutClockIn.reset) @[generators/chipyard/src/main/scala/harness/HarnessBinders.scala 286:34]
    chiptop0.reset_io <= _chiptop0_reset_io_T @[generators/chipyard/src/main/scala/harness/HarnessBinders.scala 286:13]
    chiptop0.uart_tsi.uart.rxd <= io_uart_bbOut.rxd @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 33:36]
    io_uart_bbOut.txd <= chiptop0.uart_tsi.uart.txd @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 33:36]
    _WIRE_5 <= chiptop0.uart_tsi.dropped @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 34:32]
    node _T_13 = bits(chiptop0.uart_tsi.tsi2tl_state, 0, 0) @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 35:55]
    _WIRE_6 <= _T_13 @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 35:32]
    node _T_14 = bits(chiptop0.uart_tsi.tsi2tl_state, 1, 1) @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 36:55]
    _WIRE_7 <= _T_14 @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 36:32]
    node _T_15 = bits(chiptop0.uart_tsi.tsi2tl_state, 2, 2) @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 37:55]
    _WIRE_8 <= _T_15 @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 37:32]
    node _T_16 = bits(chiptop0.uart_tsi.tsi2tl_state, 3, 3) @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 38:55]
    _WIRE_9 <= _T_16 @[fpga/src/main/scala/nexysvideo/HarnessBinders.scala 38:32]
    wire harnessBinderClk : Clock @[generators/chipyard/src/main/scala/harness/HarnessClocks.scala 28:23]
    harnessBinderClock <= harnessBinderClk @[generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala 107:24]
    node _harnessBinderReset_T = bits(dutClockIn.reset, 0, 0) @[generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala 108:78]
    inst harnessBinderReset_catcher of ResetCatchAndSync_d3_7 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 39:28]
    harnessBinderReset_catcher.clock <= harnessBinderClk
    harnessBinderReset_catcher.reset <= _harnessBinderReset_T
    wire _harnessBinderReset_catcher_io_psd_WIRE : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _harnessBinderReset_catcher_io_psd_WIRE.test_mode_reset <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    _harnessBinderReset_catcher_io_psd_WIRE.test_mode <= UInt<1>("h0") @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:63]
    wire _harnessBinderReset_catcher_io_psd_WIRE_1 : { test_mode : UInt<1>, test_mode_reset : UInt<1>} @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    _harnessBinderReset_catcher_io_psd_WIRE_1 <= _harnessBinderReset_catcher_io_psd_WIRE @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:50]
    harnessBinderReset_catcher.io.psd <= _harnessBinderReset_catcher_io_psd_WIRE_1 @[generators/rocket-chip/src/main/scala/util/ResetCatchAndSync.scala 41:22]
    harnessBinderReset <= harnessBinderReset_catcher.io.sync_reset @[generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala 108:24]
    chiptop0_clock_uncore_clock <= dutClockIn.clock @[generators/chipyard/src/main/scala/harness/HarnessClocks.scala 92:13]
    harnessBinderClk <= dutClockIn.clock @[generators/chipyard/src/main/scala/harness/HarnessClocks.scala 92:13]
