# Memory-Hierarchies-and-Matrix-Matrix-Multiplications
Optimized matrix-matrix multiplication by leveraging memory hierarchies on the Rosa architecture. Techniques like tiling and blocking minimized cache misses, improving performance. Benchmarked execution time and cache hit rates, showcasing significant speedups. A practical dive into HPC, memory optimization, and system-aware algorithm design.
