WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 4143313 heartbeat IPC: 2.414 cumulative IPC: 1.728 (Simulation time: 00 hr 00 min 57 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 2893201 cumulative IPC: 1.728 (Simulation time: 00 hr 00 min 57 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 2893201 cumulative IPC: 1.728 (Simulation time: 00 hr 00 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_397B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.728 instructions: 5000001 cycles: 2893201
CPU 0 Branch Prediction Accuracy: 45.1% MPKI: 20.37 Average ROB Occupancy at Mispredict: 117.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      31741 HIT:      16233 MISS:      15508
LLC LOAD         ACCESS:       1053 HIT:        913 MISS:        140
LLC RFO          ACCESS:      15368 HIT:          0 MISS:      15368
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15318 HIT:      15318 MISS:          0
LLC TRANSLATION  ACCESS:          2 HIT:          2 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 203.9 cycles
cpu0_DTLB TOTAL        ACCESS:    2108040 HIT:    2106963 MISS:       1077
cpu0_DTLB LOAD         ACCESS:    2108040 HIT:    2106963 MISS:       1077
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 45.81 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2654448 HIT:    2436707 MISS:     217741
cpu0_L1D LOAD         ACCESS:    1878762 HIT:    1852577 MISS:      26185
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     775443 HIT:     584105 MISS:     191338
cpu0_L1D TRANSLATION  ACCESS:        243 HIT:         25 MISS:        218
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.213 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      42431 HIT:      26008 MISS:      16423
cpu0_L2C LOAD         ACCESS:      11424 HIT:      10371 MISS:       1053
cpu0_L2C RFO          ACCESS:      15368 HIT:          0 MISS:      15368
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15421 HIT:      15421 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        218 HIT:        216 MISS:          2
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 213.5 cycles
cpu0_STLB TOTAL        ACCESS:        257 HIT:         14 MISS:        243
cpu0_STLB LOAD         ACCESS:        257 HIT:         14 MISS:        243
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13983
  ROW_BUFFER_MISS:       1525
 AVG DBUS CONGESTED CYCLE: 3.643
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         22
  FULL:         99
