// Seed: 1561612698
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_1 = 0;
  output wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  id_3 :
  assert property (@(posedge id_0) id_1)
  else;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
