{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 15:47:05 2011 " "Info: Processing started: Mon Jun 06 15:47:05 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Info: Found entity 1: cpu0" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Info: Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Info: Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ar.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Info: Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_dir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Info: Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_dir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Info: Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Info: Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Info: Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Info: Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/pc.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Info: Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_mux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Info: Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Info: Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Info: Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Info: Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_test.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Info: Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Info: Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_testa.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Info: Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_testa.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Info: Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/t1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Info: Found entity 1: t1" {  } { { "t1.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/t1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Info: Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/t2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Info: Found entity 1: t2" {  } { { "t2.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/t2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Info: Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/t3.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Info: Found entity 1: t3" {  } { { "t3.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/t3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Info: Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu0 " "Info: Elaborating entity \"cpu0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst8 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst8\"" {  } { { "cpu0.bdf" "inst8" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 880 344 552 1104 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"dest_reg\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"dest_reg\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sour_reg controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"sour_reg\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sour_reg\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"offset\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"offset\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sci controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"sci\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sci\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sst controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"sst\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sst\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sel controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"alu_out_sel\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_out_sel\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in_sel controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"alu_in_sel\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_in_sel\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_func controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"alu_func\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_func\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"wr\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"wr\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable \"rec\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"rec\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:inst2 " "Info: Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:inst2\"" {  } { { "cpu0.bdf" "inst2" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1440 776 936 1568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "cpu0.bdf" "inst" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1200 776 968 1328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:inst31 " "Info: Elaborating entity \"t1\" for hierarchy \"t1:inst31\"" {  } { { "cpu0.bdf" "inst31" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1296 568 696 1392 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst28 " "Info: Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst28\"" {  } { { "cpu0.bdf" "inst28" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1216 328 520 1376 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mux reg_mux:inst27 " "Info: Elaborating entity \"reg_mux\" for hierarchy \"reg_mux:inst27\"" {  } { { "cpu0.bdf" "inst27" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 768 -120 72 1152 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst30 " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst30\"" {  } { { "cpu0.bdf" "inst30" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 64 -560 -432 192 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:inst32 " "Info: Elaborating entity \"t2\" for hierarchy \"t2:inst32\"" {  } { { "cpu0.bdf" "inst32" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1024 776 976 1120 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst10 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst10\"" {  } { { "cpu0.bdf" "inst10" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 880 792 952 1008 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst7 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst7\"" {  } { { "cpu0.bdf" "inst7" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 704 488 664 832 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst6 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst6\"" {  } { { "cpu0.bdf" "inst6" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 672 328 424 832 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar ar:inst9 " "Info: Elaborating entity \"ar\" for hierarchy \"ar:inst9\"" {  } { { "cpu0.bdf" "inst9" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 720 792 952 848 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t3 t3:inst4 " "Info: Elaborating entity \"t3\" for hierarchy \"t3:inst4\"" {  } { { "cpu0.bdf" "inst4" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 352 792 888 536 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:inst33 " "Info: Elaborating entity \"reg_out\" for hierarchy \"reg_out:inst33\"" {  } { { "cpu0.bdf" "inst33" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 816 1160 1368 1040 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "temp reg_out.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at reg_out.vhd(16): object \"temp\" assigned a value but never read" {  } { { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_testa reg_testa:inst1 " "Info: Elaborating entity \"reg_testa\" for hierarchy \"reg_testa:inst1\"" {  } { { "cpu0.bdf" "inst1" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 168 1112 1264 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_testa:inst1\|q\[11\] data_in GND " "Warning: Reduced register \"reg_testa:inst1\|q\[11\]\" with stuck data_in port to stuck value GND" {  } { { "reg_testa.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_testa.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_testa:inst1\|q\[15\] data_in GND " "Warning: Reduced register \"reg_testa:inst1\|q\[15\]\" with stuck data_in port to stuck value GND" {  } { { "reg_testa.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_testa.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|cpu0\|timer:inst6\|state 6 " "Info: State machine \"\|cpu0\|timer:inst6\|state\" contains 6 states" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 14 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu0\|timer:inst6\|state " "Info: Selected Auto state machine encoding method for state machine \"\|cpu0\|timer:inst6\|state\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 14 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu0\|timer:inst6\|state " "Info: Encoding result for state machine \"\|cpu0\|timer:inst6\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst6\|state.s5 " "Info: Encoded state bit \"timer:inst6\|state.s5\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst6\|state.s4 " "Info: Encoded state bit \"timer:inst6\|state.s4\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst6\|state.s3 " "Info: Encoded state bit \"timer:inst6\|state.s3\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst6\|state.s2 " "Info: Encoded state bit \"timer:inst6\|state.s2\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst6\|state.s1 " "Info: Encoded state bit \"timer:inst6\|state.s1\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst6\|state.s0 " "Info: Encoded state bit \"timer:inst6\|state.s0\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu0\|timer:inst6\|state.s0 000000 " "Info: State \"\|cpu0\|timer:inst6\|state.s0\" uses code string \"000000\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu0\|timer:inst6\|state.s1 000011 " "Info: State \"\|cpu0\|timer:inst6\|state.s1\" uses code string \"000011\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu0\|timer:inst6\|state.s2 000101 " "Info: State \"\|cpu0\|timer:inst6\|state.s2\" uses code string \"000101\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu0\|timer:inst6\|state.s3 001001 " "Info: State \"\|cpu0\|timer:inst6\|state.s3\" uses code string \"001001\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu0\|timer:inst6\|state.s4 010001 " "Info: State \"\|cpu0\|timer:inst6\|state.s4\" uses code string \"010001\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu0\|timer:inst6\|state.s5 100001 " "Info: State \"\|cpu0\|timer:inst6\|state.s5\" uses code string \"100001\"" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 14 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|wr " "Warning: Latch controller:inst8\|wr has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_in_sel\[2\] " "Warning: Latch controller:inst8\|alu_in_sel\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sour_reg\[2\] " "Warning: Latch controller:inst8\|sour_reg\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sour_reg\[3\] " "Warning: Latch controller:inst8\|sour_reg\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sour_reg\[0\] " "Warning: Latch controller:inst8\|sour_reg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sour_reg\[1\] " "Warning: Latch controller:inst8\|sour_reg\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[7\] " "Warning: Latch controller:inst8\|offset\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_in_sel\[0\] " "Warning: Latch controller:inst8\|alu_in_sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_in_sel\[1\] " "Warning: Latch controller:inst8\|alu_in_sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|dest_reg\[2\] " "Warning: Latch controller:inst8\|dest_reg\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|dest_reg\[3\] " "Warning: Latch controller:inst8\|dest_reg\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|dest_reg\[0\] " "Warning: Latch controller:inst8\|dest_reg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|dest_reg\[1\] " "Warning: Latch controller:inst8\|dest_reg\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_func\[1\] " "Warning: Latch controller:inst8\|alu_func\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst7\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7\|q\[14\]" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_func\[2\] " "Warning: Latch controller:inst8\|alu_func\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst7\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7\|q\[14\]" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_func\[0\] " "Warning: Latch controller:inst8\|alu_func\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst7\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7\|q\[14\]" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[6\] " "Warning: Latch controller:inst8\|offset\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[5\] " "Warning: Latch controller:inst8\|offset\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[4\] " "Warning: Latch controller:inst8\|offset\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[3\] " "Warning: Latch controller:inst8\|offset\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[2\] " "Warning: Latch controller:inst8\|offset\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[1\] " "Warning: Latch controller:inst8\|offset\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|offset\[0\] " "Warning: Latch controller:inst8\|offset\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sci\[1\] " "Warning: Latch controller:inst8\|sci\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst7\|q\[10\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7\|q\[10\]" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sci\[0\] " "Warning: Latch controller:inst8\|sci\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sst\[1\] " "Warning: Latch controller:inst8\|sst\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|sst\[0\] " "Warning: Latch controller:inst8\|sst\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|rec\[1\] " "Warning: Latch controller:inst8\|rec\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output~1" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|rec\[0\] " "Warning: Latch controller:inst8\|rec\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_out_sel\[0\] " "Warning: Latch controller:inst8\|alu_out_sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst8\|alu_out_sel\[1\] " "Warning: Latch controller:inst8\|alu_out_sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst6\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6\|output\[1\]" {  } { { "timer.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/timer.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "1401 " "Info: Implemented 1401 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "1324 " "Info: Implemented 1324 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 15:47:35 2011 " "Info: Processing ended: Mon Jun 06 15:47:35 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
