Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/USER/Desktop/BIUproject/TimeDiagrams/2d/AND_tb_isim_beh.exe -prj C:/Users/USER/Desktop/BIUproject/TimeDiagrams/2d/AND_tb_beh.prj work.AND_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/USER/Desktop/BIUproject/TimeDiagrams/2d/AND_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "AND.v" Line 18: Port O6 is not connected to this instance
WARNING:HDLCompiler:1016 - "AND.v" Line 29: Port O6 is not connected to this instance
WARNING:HDLCompiler:1016 - "AND.v" Line 40: Port O6 is not connected to this instance
WARNING:HDLCompiler:1016 - "AND.v" Line 78: Port O6 is not connected to this instance
WARNING:HDLCompiler:1016 - "AND.v" Line 89: Port O6 is not connected to this instance
Completed static elaboration
Compiling module LUT6_2(INIT=64'b1000100010001000...
Compiling module AND_default
Compiling module AND_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/USER/Desktop/BIUproject/TimeDiagrams/2d/AND_tb_isim_beh.exe
Fuse Memory Usage: 30852 KB
Fuse CPU Usage: 671 ms
