

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_TSV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          50 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_TSV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
cb5e932cf64b28607709a17c17468a9a  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_aBZu3g"
Parsing file _cuobjdump_complete_output_aBZu3g
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bM3GHR"
Running: cat _ptx_bM3GHR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bosXls
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bosXls --output-file  /dev/null 2> _ptx_bM3GHRinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bM3GHR _ptx2_bosXls _ptx_bM3GHRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Lo0jm3"
Running: cat _ptx_Lo0jm3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FbSnnE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FbSnnE --output-file  /dev/null 2> _ptx_Lo0jm3info"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Lo0jm3 _ptx2_FbSnnE _ptx_Lo0jm3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tA20Bf"
Running: cat _ptx_tA20Bf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZuSGQQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZuSGQQ --output-file  /dev/null 2> _ptx_tA20Bfinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tA20Bf _ptx2_ZuSGQQ _ptx_tA20Bfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kqJsns"
Running: cat _ptx_kqJsns | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_S4noU3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_S4noU3 --output-file  /dev/null 2> _ptx_kqJsnsinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kqJsns _ptx2_S4noU3 _ptx_kqJsnsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qXmQJF"
Running: cat _ptx_qXmQJF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_xhUkzh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_xhUkzh --output-file  /dev/null 2> _ptx_qXmQJFinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qXmQJF _ptx2_xhUkzh _ptx_qXmQJFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 5024 (ipc=10.0) sim_rate=5024 (inst/sec) elapsed = 0:0:00:01 / Sun Jul 29 09:42:11 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6249,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 290112 (ipc=41.4) sim_rate=145056 (inst/sec) elapsed = 0:0:00:02 / Sun Jul 29 09:42:12 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8651,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8652
gpu_sim_insn = 314944
gpu_ipc =      36.4013
gpu_tot_sim_cycle = 8652
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      36.4013
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.059
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312	W0_Idle:7256	W0_Scoreboard:10458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 45 
maxdqlatency = 0 
maxmflatency = 287 
averagemflatency = 214 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8651 
mrq_lat_table:331 	63 	349 	80 	99 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	473 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	368 	125 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16 	6 	0 	10 	0 	0 	0 	0 	144 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2227      2559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 33.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/36 = 25.916666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:        114        99    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        116       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        114       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        116       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        117       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        117       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        115       108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        115       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        116       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        116       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        127       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        123       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        119       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        107       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         99       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        101       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        222       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        276       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        278       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        278       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        279       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        277       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        281       251         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        280       229         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        287       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        287       215         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        246       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        235       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        241       228         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        247       219         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        234       239         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        248       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6456 n_act=4 n_pre=2 n_req=63 n_rd=66 n_write=60 bw_util=0.03825
n_activity=690 dram_eff=0.3652
bk0: 34a 6280i bk1: 32a 6295i bk2: 0a 6586i bk3: 0a 6586i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6589i bk15: 0a 6590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0311172
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=627 dram_eff=0.37
bk0: 32a 6301i bk1: 28a 6304i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0411354
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=619 dram_eff=0.3748
bk0: 32a 6301i bk1: 28a 6306i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0244384
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=630 dram_eff=0.3683
bk0: 32a 6300i bk1: 28a 6317i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6587i bk8: 0a 6587i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6589i bk12: 0a 6589i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.037796
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=631 dram_eff=0.3677
bk0: 32a 6302i bk1: 28a 6307i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0394657
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=611 dram_eff=0.3797
bk0: 32a 6293i bk1: 28a 6287i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0330905
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=637 dram_eff=0.3642
bk0: 32a 6315i bk1: 28a 6319i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0336976
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=637 dram_eff=0.3642
bk0: 32a 6310i bk1: 28a 6329i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0236794
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=627 dram_eff=0.37
bk0: 32a 6296i bk1: 28a 6312i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0415908
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=626 dram_eff=0.3706
bk0: 32a 6291i bk1: 28a 6313i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0235276
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=637 dram_eff=0.3642
bk0: 32a 6309i bk1: 28a 6324i bk2: 0a 6587i bk3: 0a 6588i bk4: 0a 6588i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0321797
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=612 dram_eff=0.3791
bk0: 32a 6303i bk1: 28a 6270i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0326351
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=628 dram_eff=0.3694
bk0: 32a 6290i bk1: 28a 6323i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6587i bk8: 0a 6587i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6589i bk12: 0a 6589i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.034912
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6468 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=631 dram_eff=0.3677
bk0: 32a 6294i bk1: 28a 6318i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.026867
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6468 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=635 dram_eff=0.3654
bk0: 32a 6306i bk1: 28a 6304i bk2: 0a 6586i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.037037
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f9e405fe4c0 :  mf: uid=  8733, sid01:w15, part=15, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8651), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6469 n_act=3 n_pre=1 n_req=58 n_rd=59 n_write=56 bw_util=0.03491
n_activity=635 dram_eff=0.3622
bk0: 32a 6302i bk1: 27a 6307i bk2: 0a 6586i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0478142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 33, Miss_rate = 0.917, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.50101
	minimum = 6
	maximum = 73
Network latency average = 9.02722
	minimum = 6
	maximum = 73
Slowest packet = 78
Flit latency average = 7.62416
	minimum = 6
	maximum = 69
Slowest flit = 234
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00369857
	minimum = 0 (at node 0)
	maximum = 0.0498151 (at node 1)
Accepted packet rate average = 0.00369857
	minimum = 0 (at node 0)
	maximum = 0.0498151 (at node 1)
Injected flit rate average = 0.0110808
	minimum = 0 (at node 0)
	maximum = 0.234743 (at node 1)
Accepted flit rate average= 0.0110808
	minimum = 0 (at node 0)
	maximum = 0.0639159 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50101 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Network latency average = 9.02722 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Flit latency average = 7.62416 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00369857 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0498151 (1 samples)
Accepted packet rate average = 0.00369857 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0498151 (1 samples)
Injected flit rate average = 0.0110808 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.234743 (1 samples)
Accepted flit rate average = 0.0110808 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0639159 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4326 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8652)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,13,0) tid=(7,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,30,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 10152  inst.: 620160 (ipc=203.5) sim_rate=206720 (inst/sec) elapsed = 0:0:00:03 / Sun Jul 29 09:42:13 2018
GPGPU-Sim uArch: cycles simulated: 11152  inst.: 706064 (ipc=156.4) sim_rate=176516 (inst/sec) elapsed = 0:0:00:04 / Sun Jul 29 09:42:14 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,9,0) tid=(7,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,35,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 12652  inst.: 870560 (ipc=138.9) sim_rate=174112 (inst/sec) elapsed = 0:0:00:05 / Sun Jul 29 09:42:15 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 14152  inst.: 1043072 (ipc=132.4) sim_rate=173845 (inst/sec) elapsed = 0:0:00:06 / Sun Jul 29 09:42:16 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,30,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 15652  inst.: 1212416 (ipc=128.2) sim_rate=173202 (inst/sec) elapsed = 0:0:00:07 / Sun Jul 29 09:42:17 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,15,0) tid=(7,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,36,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 17152  inst.: 1389008 (ipc=126.4) sim_rate=173626 (inst/sec) elapsed = 0:0:00:08 / Sun Jul 29 09:42:18 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9367,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9368,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9416,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9417,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9489,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9490,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9515,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9516,8652)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9670,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9671,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9685,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9686,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9695,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9696,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9717,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9718,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9836,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9837,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9866,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9867,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9894,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9895,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9978,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9979,8652)
GPGPU-Sim uArch: cycles simulated: 18652  inst.: 1577536 (ipc=126.3) sim_rate=175281 (inst/sec) elapsed = 0:0:00:09 / Sun Jul 29 09:42:19 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,22,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10309,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10310,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10360,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10361,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10422,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10423,8652)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10591,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10592,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10854,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10855,8652)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,43,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19652  inst.: 1719392 (ipc=127.7) sim_rate=171939 (inst/sec) elapsed = 0:0:00:10 / Sun Jul 29 09:42:20 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11275,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11276,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11354,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11355,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11429,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11430,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11488,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11489,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11683,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11684,8652)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,42,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11862,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11863,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11980,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11981,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12069,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12070,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12075,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12076,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12119,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12120,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12137,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12138,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12248,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12249,8652)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,45,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12364,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12365,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12381,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12382,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12387,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12388,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12399,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12400,8652)
GPGPU-Sim uArch: cycles simulated: 21152  inst.: 1941920 (ipc=130.2) sim_rate=176538 (inst/sec) elapsed = 0:0:00:11 / Sun Jul 29 09:42:21 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12604,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12605,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12665,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12666,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12669,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12670,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12685,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12686,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12725,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12726,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12782,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12783,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12911,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(12912,8652)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,20,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12971,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12972,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13062,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13063,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13066,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13067,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13102,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13103,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13104,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13105,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13164,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13165,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13173,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13174,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13182,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13183,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13209,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13210,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13223,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13224,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13354,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13355,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13385,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13386,8652)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,47,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 22152  inst.: 2120608 (ipc=133.8) sim_rate=176717 (inst/sec) elapsed = 0:0:00:12 / Sun Jul 29 09:42:22 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13633,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13634,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13644,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13645,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13728,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13729,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13938,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13939,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13985,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13986,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14006,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14007,8652)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,49,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14148,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14149,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14223,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14224,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14283,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14284,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14302,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14303,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14403,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14404,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14485,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14486,8652)
GPGPU-Sim uArch: cycles simulated: 23152  inst.: 2291936 (ipc=136.3) sim_rate=176302 (inst/sec) elapsed = 0:0:00:13 / Sun Jul 29 09:42:23 2018
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14557,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14558,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14558,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14559,8652)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,61,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14713,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14714,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14902,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14903,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15032,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15033,8652)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,52,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15256,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15257,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15282,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15283,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15290,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15291,8652)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15401,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15402,8652)
GPGPU-Sim uArch: cycles simulated: 24152  inst.: 2467456 (ipc=138.9) sim_rate=176246 (inst/sec) elapsed = 0:0:00:14 / Sun Jul 29 09:42:24 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15518,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15519,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (15541,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(15542,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15623,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15624,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15712,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15713,8652)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(2,34,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (15872,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(15873,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (15892,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(15893,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (15917,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(15918,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16079,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16080,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16138,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16139,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16155,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16156,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16188,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16189,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16253,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16254,8652)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,68,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (16329,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(16330,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (16344,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(16345,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16346,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16347,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16360,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(16361,8652)
GPGPU-Sim uArch: cycles simulated: 25152  inst.: 2648720 (ipc=141.4) sim_rate=176581 (inst/sec) elapsed = 0:0:00:15 / Sun Jul 29 09:42:25 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16513,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16514,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16591,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16592,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16629,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16629,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16630,8652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16630,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16640,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16641,8652)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,37,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16994,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16995,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (17042,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(17043,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17055,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17071,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17177,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17205,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17224,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (17239,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17248,8652), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,68,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17392,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (17462,8652), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 26152  inst.: 2828624 (ipc=143.6) sim_rate=176789 (inst/sec) elapsed = 0:0:00:16 / Sun Jul 29 09:42:26 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17523,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17532,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (17574,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (17588,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (17630,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17655,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (17668,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17764,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17832,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17862,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (17872,8652), 5 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,68,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (17991,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18001,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18054,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18096,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (18124,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18460,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18479,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18493,8652), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 27152  inst.: 2990576 (ipc=144.6) sim_rate=175916 (inst/sec) elapsed = 0:0:00:17 / Sun Jul 29 09:42:27 2018
GPGPU-Sim uArch: Shader 1 finished CTA #6 (18512,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (18529,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18550,8652), 3 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,64,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18583,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18612,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18677,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18765,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (18831,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18868,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (18959,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18968,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18984,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18991,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19092,8652), 6 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,69,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19269,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19317,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19406,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19525,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19529,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19600,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19683,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19715,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19761,8652), 6 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,71,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19811,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19836,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19926,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19939,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19996,8652), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 28652  inst.: 3231216 (ipc=145.8) sim_rate=179512 (inst/sec) elapsed = 0:0:00:18 / Sun Jul 29 09:42:28 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20018,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20083,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20084,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20272,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20405,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20462,8652), 4 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,56,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20492,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20499,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20510,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20544,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20708,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20726,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20734,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20767,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20777,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20779,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20846,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20870,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20888,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20948,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21007,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21067,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21079,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21088,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21098,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21169,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21194,8652), 2 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,67,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21217,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21238,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21270,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21284,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21297,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21331,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21345,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21348,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (21377,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21401,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21410,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21467,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21498,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21519,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21527,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21548,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21549,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (21643,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (21661,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21752,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21771,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21804,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21812,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (21821,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21833,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21843,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21891,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (21983,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21990,8652), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 30652  inst.: 3455728 (ipc=142.8) sim_rate=181880 (inst/sec) elapsed = 0:0:00:19 / Sun Jul 29 09:42:29 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22082,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22145,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22194,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22297,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22339,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22380,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (22462,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (22616,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 22617
gpu_sim_insn = 3147264
gpu_ipc =     139.1548
gpu_tot_sim_cycle = 31269
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     110.7233
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2129
gpu_stall_icnt2sh    = 19794
gpu_total_sim_rate=182221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71460
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5284, Miss = 2606, Miss_rate = 0.493, Pending_hits = 56, Reservation_fails = 14676
	L1D_cache_core[1]: Access = 5743, Miss = 2731, Miss_rate = 0.476, Pending_hits = 102, Reservation_fails = 13516
	L1D_cache_core[2]: Access = 5852, Miss = 2819, Miss_rate = 0.482, Pending_hits = 72, Reservation_fails = 14754
	L1D_cache_core[3]: Access = 5242, Miss = 2624, Miss_rate = 0.501, Pending_hits = 89, Reservation_fails = 15012
	L1D_cache_core[4]: Access = 4858, Miss = 2476, Miss_rate = 0.510, Pending_hits = 89, Reservation_fails = 15086
	L1D_cache_core[5]: Access = 5338, Miss = 2593, Miss_rate = 0.486, Pending_hits = 76, Reservation_fails = 15231
	L1D_cache_core[6]: Access = 4826, Miss = 2594, Miss_rate = 0.538, Pending_hits = 93, Reservation_fails = 14551
	L1D_cache_core[7]: Access = 4836, Miss = 2567, Miss_rate = 0.531, Pending_hits = 100, Reservation_fails = 14876
	L1D_cache_core[8]: Access = 5018, Miss = 2641, Miss_rate = 0.526, Pending_hits = 107, Reservation_fails = 14460
	L1D_cache_core[9]: Access = 5252, Miss = 2595, Miss_rate = 0.494, Pending_hits = 96, Reservation_fails = 14315
	L1D_cache_core[10]: Access = 4890, Miss = 2481, Miss_rate = 0.507, Pending_hits = 83, Reservation_fails = 13931
	L1D_cache_core[11]: Access = 5776, Miss = 2806, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 15235
	L1D_cache_core[12]: Access = 5936, Miss = 2537, Miss_rate = 0.427, Pending_hits = 119, Reservation_fails = 13817
	L1D_cache_core[13]: Access = 6042, Miss = 2696, Miss_rate = 0.446, Pending_hits = 105, Reservation_fails = 14338
	L1D_cache_core[14]: Access = 6044, Miss = 2633, Miss_rate = 0.436, Pending_hits = 94, Reservation_fails = 14051
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39399
	L1D_total_cache_miss_rate = 0.4868
	L1D_total_cache_pending_hits = 1356
	L1D_total_cache_reservation_fails = 217849
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 265054
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9483
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265054
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:409255	W0_Idle:52494	W0_Scoreboard:85375	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75864 {8:9483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1289688 {136:9483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 222 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 31268 
mrq_lat_table:858 	173 	474 	111 	125 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35897 	4563 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2059 	2528 	6406 	27996 	1501 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3255 	4698 	1506 	39 	0 	0 	0 	0 	144 	301 	7799 	22806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2227      2559      1186      1168         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176      1169      1155         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 85/80 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2116      3648     10408      9277    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2480      3656      9367      9162    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2493      3677      9706     10048    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2185      3947     10173      9782    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2760      3030      6875      7715    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2198      3558      8467      7971    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2386      3317      7999      8173    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2331      3395      7807      8466    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2022      3776      8115      7420    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2709      3126      8179      9794    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2964      3660      9068      8828    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3494      3424      7582      8114    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3258      3356      8196      8203    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3216      3815      9414      7523    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3528      3211      7128      8051    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2977      3914      8031      6689    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        488       516       545       612         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        502       540       533       444         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        514       538       481       484         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        513       465       419       434         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        405       416       559       421         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       529       613       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        343       501       399       392         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        418       416       498       558         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        425       534       521       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        491       463       497       559         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        495       520       455       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        487       494       475       482         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        575       529       504       455         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        553       496       313       447         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        617       564       663       610         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23571 n_act=6 n_pre=2 n_req=115 n_rd=170 n_write=60 bw_util=0.01932
n_activity=1061 dram_eff=0.4336
bk0: 42a 23474i bk1: 44a 23487i bk2: 44a 23655i bk3: 40a 23664i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23808i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23808i bk10: 0a 23808i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23811i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123903
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1001 dram_eff=0.4396
bk0: 40a 23504i bk1: 40a 23494i bk2: 44a 23661i bk3: 40a 23710i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23806i bk7: 0a 23808i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0153723
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1005 dram_eff=0.4378
bk0: 40a 23506i bk1: 40a 23486i bk2: 44a 23709i bk3: 40a 23689i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00982822
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1000 dram_eff=0.44
bk0: 40a 23497i bk1: 40a 23495i bk2: 44a 23697i bk3: 40a 23671i bk4: 0a 23807i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23807i bk8: 0a 23807i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23810i bk12: 0a 23810i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0143643
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1019 dram_eff=0.4318
bk0: 40a 23508i bk1: 40a 23502i bk2: 44a 23695i bk3: 40a 23697i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23806i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0137343
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1003 dram_eff=0.4387
bk0: 40a 23498i bk1: 40a 23482i bk2: 44a 23686i bk3: 40a 23711i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100802
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23579 n_act=6 n_pre=2 n_req=111 n_rd=166 n_write=56 bw_util=0.01865
n_activity=1038 dram_eff=0.4277
bk0: 42a 23495i bk1: 40a 23513i bk2: 44a 23702i bk3: 40a 23694i bk4: 0a 23805i bk5: 0a 23807i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23810i bk13: 0a 23811i bk14: 0a 23812i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0128103
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23581 n_act=6 n_pre=2 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1031 dram_eff=0.4268
bk0: 44a 23492i bk1: 40a 23519i bk2: 40a 23699i bk3: 40a 23707i bk4: 0a 23804i bk5: 0a 23805i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23810i bk13: 0a 23812i bk14: 0a 23812i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0102062
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=6 n_pre=2 n_req=109 n_rd=162 n_write=56 bw_util=0.01831
n_activity=1001 dram_eff=0.4356
bk0: 42a 23484i bk1: 40a 23500i bk2: 40a 23683i bk3: 40a 23664i bk4: 0a 23805i bk5: 0a 23805i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23810i bk13: 0a 23811i bk14: 0a 23812i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152043
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23589 n_act=4 n_pre=0 n_req=108 n_rd=160 n_write=56 bw_util=0.01814
n_activity=982 dram_eff=0.4399
bk0: 40a 23494i bk1: 40a 23501i bk2: 40a 23672i bk3: 40a 23668i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23811i bk14: 0a 23811i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00999622
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1006 dram_eff=0.4374
bk0: 44a 23507i bk1: 40a 23511i bk2: 40a 23694i bk3: 40a 23657i bk4: 0a 23808i bk5: 0a 23808i bk6: 0a 23808i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23808i bk10: 0a 23808i bk11: 0a 23810i bk12: 0a 23810i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0142803
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=988 dram_eff=0.4453
bk0: 44a 23495i bk1: 40a 23464i bk2: 40a 23687i bk3: 40a 23679i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0108362
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1009 dram_eff=0.4361
bk0: 44a 23486i bk1: 40a 23516i bk2: 40a 23697i bk3: 40a 23699i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23807i bk7: 0a 23807i bk8: 0a 23807i bk9: 0a 23808i bk10: 0a 23808i bk11: 0a 23810i bk12: 0a 23810i bk13: 0a 23811i bk14: 0a 23811i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0118023
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1016 dram_eff=0.4331
bk0: 44a 23488i bk1: 40a 23494i bk2: 40a 23705i bk3: 40a 23692i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23807i bk8: 0a 23807i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00932421
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1018 dram_eff=0.4322
bk0: 44a 23500i bk1: 40a 23487i bk2: 40a 23712i bk3: 40a 23680i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0129363
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1008 dram_eff=0.4365
bk0: 44a 23495i bk1: 40a 23477i bk2: 40a 23682i bk3: 40a 23649i bk4: 0a 23806i bk5: 0a 23808i bk6: 0a 23809i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23809i bk14: 0a 23809i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0244865

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2755, Miss = 85, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[1]: Access = 2632, Miss = 82, Miss_rate = 0.031, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[2]: Access = 2765, Miss = 82, Miss_rate = 0.030, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[3]: Access = 2759, Miss = 82, Miss_rate = 0.030, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 2298, Miss = 82, Miss_rate = 0.036, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[5]: Access = 2490, Miss = 82, Miss_rate = 0.033, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[6]: Access = 2460, Miss = 83, Miss_rate = 0.034, Pending_hits = 28, Reservation_fails = 66
L2_cache_bank[7]: Access = 2403, Miss = 82, Miss_rate = 0.034, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[8]: Access = 2319, Miss = 81, Miss_rate = 0.035, Pending_hits = 36, Reservation_fails = 50
L2_cache_bank[9]: Access = 2510, Miss = 80, Miss_rate = 0.032, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[10]: Access = 2638, Miss = 82, Miss_rate = 0.031, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 2520, Miss = 82, Miss_rate = 0.033, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 2581, Miss = 82, Miss_rate = 0.032, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 2699, Miss = 82, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[14]: Access = 2481, Miss = 82, Miss_rate = 0.033, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[15]: Access = 2312, Miss = 82, Miss_rate = 0.035, Pending_hits = 28, Reservation_fails = 51
L2_total_cache_accesses = 40622
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0323
L2_total_cache_pending_hits = 489
L2_total_cache_reservation_fails = 167
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.249
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=78880
icnt_total_pkts_simt_to_mem=134222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9981
	minimum = 6
	maximum = 365
Network latency average = 16.3853
	minimum = 6
	maximum = 341
Slowest packet = 3733
Flit latency average = 15.0483
	minimum = 6
	maximum = 337
Slowest flit = 10708
Fragmentation average = 0.00159498
	minimum = 0
	maximum = 93
Injected packet rate average = 0.114461
	minimum = 0.100279 (at node 19)
	maximum = 0.128089 (at node 11)
Accepted packet rate average = 0.114461
	minimum = 0.100279 (at node 19)
	maximum = 0.128089 (at node 11)
Injected flit rate average = 0.299703
	minimum = 0.174205 (at node 19)
	maximum = 0.451165 (at node 13)
Accepted flit rate average= 0.299703
	minimum = 0.173896 (at node 12)
	maximum = 0.389884 (at node 28)
Injected packet length average = 2.61838
Accepted packet length average = 2.61838
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2496 (2 samples)
	minimum = 6 (2 samples)
	maximum = 219 (2 samples)
Network latency average = 12.7063 (2 samples)
	minimum = 6 (2 samples)
	maximum = 207 (2 samples)
Flit latency average = 11.3362 (2 samples)
	minimum = 6 (2 samples)
	maximum = 203 (2 samples)
Fragmentation average = 0.000797488 (2 samples)
	minimum = 0 (2 samples)
	maximum = 46.5 (2 samples)
Injected packet rate average = 0.05908 (2 samples)
	minimum = 0.0501393 (2 samples)
	maximum = 0.0889523 (2 samples)
Accepted packet rate average = 0.05908 (2 samples)
	minimum = 0.0501393 (2 samples)
	maximum = 0.0889523 (2 samples)
Injected flit rate average = 0.155392 (2 samples)
	minimum = 0.0871026 (2 samples)
	maximum = 0.342954 (2 samples)
Accepted flit rate average = 0.155392 (2 samples)
	minimum = 0.0869479 (2 samples)
	maximum = 0.2269 (2 samples)
Injected packet size average = 2.6302 (2 samples)
Accepted packet size average = 2.6302 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 182221 (inst/sec)
gpgpu_simulation_rate = 1645 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,31269)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,24,0) tid=(7,7,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 32269  inst.: 3665856 (ipc=203.6) sim_rate=183292 (inst/sec) elapsed = 0:0:00:20 / Sun Jul 29 09:42:30 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1418,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1419,31269)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1458,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1459,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1474,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1475,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1475,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1476,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1484,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1485,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1488,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1489,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1492,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1493,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1496,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1497,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1506,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1507,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1521,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1522,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1526,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1527,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1540,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1540,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1541,31269)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1541,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1543,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1544,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1552,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1553,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1555,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1556,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1556,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1556,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1556,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1557,31269)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1557,31269)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1557,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1564,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1565,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1578,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1579,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1579,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1580,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1581,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1582,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1585,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1586,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1587,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1588,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1588,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1589,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1595,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1596,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1608,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1608,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1609,31269)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1609,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1621,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1622,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1624,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1625,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1625,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1626,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1630,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1630,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1631,31269)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1631,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1636,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1637,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1638,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1639,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1645,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1646,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1649,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1650,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1655,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(1656,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1664,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1665,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1665,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1666,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1666,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1667,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1676,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1677,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1677,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1678,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1678,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1679,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1680,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1680,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1681,31269)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1681,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1682,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1683,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1687,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1688,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1692,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1693,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1693,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1694,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1699,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(1700,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1700,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1701,31269)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1701,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1701,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1702,31269)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1702,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1702,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1703,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1703,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1704,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1705,31269), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1706,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1706,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1707,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1708,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(1709,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1709,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(1710,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1717,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1718,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1719,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1720,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1720,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1721,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1726,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1727,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1729,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1730,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1732,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1732,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1733,31269)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1733,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1739,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1740,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1742,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1743,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1750,31269), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1751,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1751,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1752,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1753,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1754,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1755,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1756,31269)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,62,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1759,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1760,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1764,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1764,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1765,31269)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(1765,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1775,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1776,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1778,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1779,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1786,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1787,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1803,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1804,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1808,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1809,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1810,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1811,31269)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1816,31269), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1817,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1821,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1822,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1827,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(1828,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1829,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1830,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1840,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1841,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1855,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1856,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1864,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1865,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1871,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1872,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1875,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1876,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1887,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1888,31269)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1906,31269), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1907,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1907,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1908,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1910,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1911,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1911,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1913,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1914,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1920,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1925,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1930,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1930,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1933,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1936,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1938,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1950,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1953,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1955,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1966,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1983,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2031,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2033,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2035,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2055,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2063,31269), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,51,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2143,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2159,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2163,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2165,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2199,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2215,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2235,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2255,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2257,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2257,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2263,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2265,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2269,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2269,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2271,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2279,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2281,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2283,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2283,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2285,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2289,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2289,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2291,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2295,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2295,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2297,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2299,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2301,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2315,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2317,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2317,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2321,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2337,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2339,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2343,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2347,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2349,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2361,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2361,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2364,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2369,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2371,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2372,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2379,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2382,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2385,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2390,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2394,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2394,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2395,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2398,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2400,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2400,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2402,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2402,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2404,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2404,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2404,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2406,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2413,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2414,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2416,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2416,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2419,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2423,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2425,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2428,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2431,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2434,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2436,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2439,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2440,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2442,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2444,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2450,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2452,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2473,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2475,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2475,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2485,31269), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 33769  inst.: 3902272 (ipc=176.0) sim_rate=185822 (inst/sec) elapsed = 0:0:00:21 / Sun Jul 29 09:42:31 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2503,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2505,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2506,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2514,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2516,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2519,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2526,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2533,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2538,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2545,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2547,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2550,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2550,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2554,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2560,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2562,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2572,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2591,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2592,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2615,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2616
gpu_sim_insn = 440064
gpu_ipc =     168.2202
gpu_tot_sim_cycle = 33885
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     115.1622
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3127
gpu_stall_icnt2sh    = 29683
gpu_total_sim_rate=185822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79956
	L1I_total_cache_misses = 1698
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5438, Miss = 2674, Miss_rate = 0.492, Pending_hits = 65, Reservation_fails = 15411
	L1D_cache_core[1]: Access = 5911, Miss = 2805, Miss_rate = 0.475, Pending_hits = 118, Reservation_fails = 14222
	L1D_cache_core[2]: Access = 6020, Miss = 2893, Miss_rate = 0.481, Pending_hits = 87, Reservation_fails = 15367
	L1D_cache_core[3]: Access = 5396, Miss = 2691, Miss_rate = 0.499, Pending_hits = 98, Reservation_fails = 15707
	L1D_cache_core[4]: Access = 5082, Miss = 2574, Miss_rate = 0.506, Pending_hits = 106, Reservation_fails = 15632
	L1D_cache_core[5]: Access = 5562, Miss = 2691, Miss_rate = 0.484, Pending_hits = 106, Reservation_fails = 15509
	L1D_cache_core[6]: Access = 5050, Miss = 2692, Miss_rate = 0.533, Pending_hits = 108, Reservation_fails = 15014
	L1D_cache_core[7]: Access = 5060, Miss = 2665, Miss_rate = 0.527, Pending_hits = 126, Reservation_fails = 15417
	L1D_cache_core[8]: Access = 5242, Miss = 2739, Miss_rate = 0.523, Pending_hits = 130, Reservation_fails = 14759
	L1D_cache_core[9]: Access = 5476, Miss = 2693, Miss_rate = 0.492, Pending_hits = 113, Reservation_fails = 14817
	L1D_cache_core[10]: Access = 5086, Miss = 2566, Miss_rate = 0.505, Pending_hits = 99, Reservation_fails = 14580
	L1D_cache_core[11]: Access = 6000, Miss = 2904, Miss_rate = 0.484, Pending_hits = 101, Reservation_fails = 15554
	L1D_cache_core[12]: Access = 6118, Miss = 2617, Miss_rate = 0.428, Pending_hits = 135, Reservation_fails = 14557
	L1D_cache_core[13]: Access = 6252, Miss = 2788, Miss_rate = 0.446, Pending_hits = 131, Reservation_fails = 15018
	L1D_cache_core[14]: Access = 6268, Miss = 2731, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 14443
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40723
	L1D_total_cache_miss_rate = 0.4850
	L1D_total_cache_pending_hits = 1646
	L1D_total_cache_reservation_fails = 226007
	L1D_cache_data_port_util = 0.111
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108799
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1698
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 579, 579, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 274940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10645
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 274940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:422340	W0_Idle:77969	W0_Scoreboard:106887	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85160 {8:10645,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1447720 {136:10645,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 223 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 33884 
mrq_lat_table:1058 	238 	533 	141 	135 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37464 	5436 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2695 	3223 	7032 	28536 	1507 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3324 	5179 	2029 	128 	0 	0 	0 	0 	144 	301 	7799 	22906 	1196 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168         0         0         0         0      1050      1089         0         0         0         0         0         0 
dram[1]:      2227      2559      1186      1168         0         0         0         0      1035      1084         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236         0         0         0         0      1031      1101         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223         0         0         0         0      1035      1046         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211         0         0         0         0      1067      1043         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210         0         0         0         0      1077      1028         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252         0         0         0         0      1038      1025         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239         0         0         0         0      1031      1050         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309         0         0         0         0      1017      1067         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223         0         0         0         0      1013      1071         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169         0         0         0         0      1020      1028         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168         0         0         0         0      1043      1025         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462         0         0         0         0      1047      1009         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243         0         0         0         0      1059      1008         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227         0         0         0         0      1039      1020         0         0         0         0         0         0 
dram[15]:      1443      3176      1169      1155         0         0         0         0      1038      1039         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 22.000000 10.500000      -nan      -nan      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 10.500000 20.000000      -nan      -nan      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2129/110 = 19.354546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        22        21         0         0         0         0        12        10         0         0         0         0         0         0 
dram[1]:        20        20        22        20         0         0         0         0        12        10         0         0         0         0         0         0 
dram[2]:        20        20        22        20         0         0         0         0        12        10         0         0         0         0         0         0 
dram[3]:        20        20        22        20         0         0         0         0        12        10         0         0         0         0         0         0 
dram[4]:        20        20        22        20         0         0         0         0        12        11         0         0         0         0         0         0 
dram[5]:        20        20        22        20         0         0         0         0        12        12         0         0         0         0         0         0 
dram[6]:        21        20        22        20         0         0         0         0        12        12         0         0         0         0         0         0 
dram[7]:        22        20        20        20         0         0         0         0        12        12         0         0         0         0         0         0 
dram[8]:        21        20        20        20         0         0         0         0        12        12         0         0         0         0         0         0 
dram[9]:        20        20        20        20         0         0         0         0        10        12         0         0         0         0         0         0 
dram[10]:        22        20        20        20         0         0         0         0        10        12         0         0         0         0         0         0 
dram[11]:        23        20        20        20         0         0         0         0        10        12         0         0         0         0         0         0 
dram[12]:        24        20        20        20         0         0         0         0        10        12         0         0         0         0         0         0 
dram[13]:        22        20        20        20         0         0         0         0        10        12         0         0         0         0         0         0 
dram[14]:        22        20        20        20         0         0         0         0        10        12         0         0         0         0         0         0 
dram[15]:        22        20        21        20         0         0         0         0        10        12         0         0         0         0         0         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2116      3648     10408      9004    none      none      none      none        1758      1976    none      none      none      none      none      none  
dram[1]:       2480      3656      9367      9162    none      none      none      none        1571      1728    none      none      none      none      none      none  
dram[2]:       2493      3677      9706     10048    none      none      none      none        1548      1576    none      none      none      none      none      none  
dram[3]:       2185      3947     10173      9782    none      none      none      none        1756      1672    none      none      none      none      none      none  
dram[4]:       2760      3030      6875      7715    none      none      none      none        1627      1622    none      none      none      none      none      none  
dram[5]:       2198      3558      8467      7971    none      none      none      none        1744      1567    none      none      none      none      none      none  
dram[6]:       2386      3317      7999      8173    none      none      none      none        1703      1771    none      none      none      none      none      none  
dram[7]:       2331      3395      7807      8466    none      none      none      none        1726      1884    none      none      none      none      none      none  
dram[8]:       2022      3776      8115      7420    none      none      none      none        1446      1666    none      none      none      none      none      none  
dram[9]:       2709      3126      8179      9794    none      none      none      none        1564      1619    none      none      none      none      none      none  
dram[10]:       2964      3660      9068      8828    none      none      none      none        1933      1718    none      none      none      none      none      none  
dram[11]:       3399      3424      7582      8114    none      none      none      none        1577      1558    none      none      none      none      none      none  
dram[12]:       3087      3356      8196      8203    none      none      none      none        1656      1535    none      none      none      none      none      none  
dram[13]:       3216      3815      9414      7523    none      none      none      none        1666      1575    none      none      none      none      none      none  
dram[14]:       3528      3211      7128      8051    none      none      none      none        1726      1766    none      none      none      none      none      none  
dram[15]:       2977      3914      7904      6689    none      none      none      none        1923      1732    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598         0         0         0         0       432       519         0         0         0         0         0         0
dram[1]:        488       516       545       612         0         0         0         0       439       488         0         0         0         0         0         0
dram[2]:        502       540       533       444         0         0         0         0       461       424         0         0         0         0         0         0
dram[3]:        514       538       481       484         0         0         0         0       493       480         0         0         0         0         0         0
dram[4]:        513       465       419       434         0         0         0         0       473       476         0         0         0         0         0         0
dram[5]:        405       416       559       421         0         0         0         0       506       516         0         0         0         0         0         0
dram[6]:        436       529       613       406         0         0         0         0       437       481         0         0         0         0         0         0
dram[7]:        343       501       399       392         0         0         0         0       473       536         0         0         0         0         0         0
dram[8]:        418       416       498       558         0         0         0         0       397       542         0         0         0         0         0         0
dram[9]:        425       534       521       432         0         0         0         0       461       412         0         0         0         0         0         0
dram[10]:        491       463       497       559         0         0         0         0       516       444         0         0         0         0         0         0
dram[11]:        495       520       455       569         0         0         0         0       372       373         0         0         0         0         0         0
dram[12]:        487       494       475       482         0         0         0         0       421       386         0         0         0         0         0         0
dram[13]:        575       529       504       455         0         0         0         0       387       384         0         0         0         0         0         0
dram[14]:        553       496       313       447         0         0         0         0       417       482         0         0         0         0         0         0
dram[15]:        617       564       663       610         0         0         0         0       575       531         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25513 n_act=9 n_pre=3 n_req=138 n_rd=216 n_write=60 bw_util=0.02139
n_activity=1229 dram_eff=0.4491
bk0: 42a 25467i bk1: 44a 25480i bk2: 44a 25648i bk3: 42a 25643i bk4: 0a 25798i bk5: 0a 25800i bk6: 0a 25801i bk7: 0a 25801i bk8: 24a 25737i bk9: 20a 25746i bk10: 0a 25797i bk11: 0a 25799i bk12: 0a 25799i bk13: 0a 25801i bk14: 0a 25803i bk15: 0a 25805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0131003
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1171 dram_eff=0.4509
bk0: 40a 25496i bk1: 40a 25486i bk2: 44a 25654i bk3: 40a 25703i bk4: 0a 25799i bk5: 0a 25799i bk6: 0a 25799i bk7: 0a 25801i bk8: 24a 25746i bk9: 20a 25739i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25800i bk13: 0a 25801i bk14: 0a 25801i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0147281
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1175 dram_eff=0.4494
bk0: 40a 25498i bk1: 40a 25478i bk2: 44a 25702i bk3: 40a 25682i bk4: 0a 25799i bk5: 0a 25799i bk6: 0a 25800i bk7: 0a 25802i bk8: 24a 25740i bk9: 20a 25745i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25799i bk13: 0a 25801i bk14: 0a 25801i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100384
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1161 dram_eff=0.4548
bk0: 40a 25489i bk1: 40a 25487i bk2: 44a 25690i bk3: 40a 25664i bk4: 0a 25800i bk5: 0a 25800i bk6: 0a 25800i bk7: 0a 25800i bk8: 24a 25735i bk9: 20a 25748i bk10: 0a 25800i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25801i bk14: 0a 25801i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.014263
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25529 n_act=6 n_pre=0 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1190 dram_eff=0.4471
bk0: 40a 25499i bk1: 40a 25494i bk2: 44a 25687i bk3: 40a 25690i bk4: 0a 25799i bk5: 0a 25799i bk6: 0a 25800i bk7: 0a 25802i bk8: 24a 25740i bk9: 22a 25724i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25800i bk13: 0a 25801i bk14: 0a 25801i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0137204
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25527 n_act=6 n_pre=0 n_req=134 n_rd=212 n_write=56 bw_util=0.02077
n_activity=1185 dram_eff=0.4523
bk0: 40a 25489i bk1: 40a 25474i bk2: 44a 25678i bk3: 40a 25704i bk4: 0a 25800i bk5: 0a 25801i bk6: 0a 25801i bk7: 0a 25802i bk8: 24a 25742i bk9: 24a 25711i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25799i bk13: 0a 25800i bk14: 0a 25801i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105035
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25521 n_act=8 n_pre=2 n_req=135 n_rd=214 n_write=56 bw_util=0.02093
n_activity=1214 dram_eff=0.4448
bk0: 42a 25487i bk1: 40a 25505i bk2: 44a 25694i bk3: 40a 25686i bk4: 0a 25798i bk5: 0a 25800i bk6: 0a 25801i bk7: 0a 25803i bk8: 24a 25740i bk9: 24a 25735i bk10: 0a 25799i bk11: 0a 25800i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25803i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0130228
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25523 n_act=8 n_pre=2 n_req=134 n_rd=212 n_write=56 bw_util=0.02077
n_activity=1205 dram_eff=0.4448
bk0: 44a 25484i bk1: 40a 25511i bk2: 40a 25692i bk3: 40a 25700i bk4: 0a 25797i bk5: 0a 25798i bk6: 0a 25801i bk7: 0a 25802i bk8: 24a 25736i bk9: 24a 25721i bk10: 0a 25799i bk11: 0a 25800i bk12: 0a 25801i bk13: 0a 25803i bk14: 0a 25803i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109686
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25525 n_act=8 n_pre=2 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1178 dram_eff=0.4516
bk0: 42a 25476i bk1: 40a 25492i bk2: 40a 25676i bk3: 40a 25657i bk4: 0a 25798i bk5: 0a 25798i bk6: 0a 25801i bk7: 0a 25802i bk8: 24a 25740i bk9: 24a 25713i bk10: 0a 25800i bk11: 0a 25800i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25803i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0182939
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25535 n_act=6 n_pre=0 n_req=130 n_rd=204 n_write=56 bw_util=0.02015
n_activity=1149 dram_eff=0.4526
bk0: 40a 25486i bk1: 40a 25493i bk2: 40a 25665i bk3: 40a 25661i bk4: 0a 25799i bk5: 0a 25799i bk6: 0a 25800i bk7: 0a 25801i bk8: 20a 25748i bk9: 24a 25728i bk10: 0a 25799i bk11: 0a 25800i bk12: 0a 25800i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109686
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1165 dram_eff=0.4532
bk0: 44a 25499i bk1: 40a 25503i bk2: 40a 25686i bk3: 40a 25649i bk4: 0a 25800i bk5: 0a 25800i bk6: 0a 25801i bk7: 0a 25801i bk8: 20a 25746i bk9: 24a 25726i bk10: 0a 25799i bk11: 0a 25801i bk12: 0a 25802i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0144956
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25527 n_act=7 n_pre=1 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1164 dram_eff=0.457
bk0: 46a 25475i bk1: 40a 25454i bk2: 40a 25679i bk3: 40a 25671i bk4: 0a 25798i bk5: 0a 25799i bk6: 0a 25802i bk7: 0a 25803i bk8: 20a 25750i bk9: 24a 25728i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25800i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120926
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25525 n_act=7 n_pre=1 n_req=134 n_rd=212 n_write=56 bw_util=0.02077
n_activity=1198 dram_eff=0.4474
bk0: 48a 25462i bk1: 40a 25507i bk2: 40a 25688i bk3: 40a 25691i bk4: 0a 25799i bk5: 0a 25799i bk6: 0a 25801i bk7: 0a 25801i bk8: 20a 25746i bk9: 24a 25716i bk10: 0a 25798i bk11: 0a 25800i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25803i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0118212
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25529 n_act=7 n_pre=1 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1183 dram_eff=0.4463
bk0: 44a 25480i bk1: 40a 25486i bk2: 40a 25697i bk3: 40a 25684i bk4: 0a 25799i bk5: 0a 25800i bk6: 0a 25801i bk7: 0a 25801i bk8: 20a 25748i bk9: 24a 25723i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25800i bk13: 0a 25801i bk14: 0a 25801i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00965079
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25529 n_act=7 n_pre=1 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1185 dram_eff=0.4456
bk0: 44a 25491i bk1: 40a 25479i bk2: 40a 25704i bk3: 40a 25673i bk4: 0a 25799i bk5: 0a 25800i bk6: 0a 25801i bk7: 0a 25802i bk8: 20a 25751i bk9: 24a 25736i bk10: 0a 25799i bk11: 0a 25799i bk12: 0a 25800i bk13: 0a 25801i bk14: 0a 25801i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0130228
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25525 n_act=8 n_pre=2 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1177 dram_eff=0.452
bk0: 44a 25488i bk1: 40a 25470i bk2: 42a 25660i bk3: 40a 25639i bk4: 0a 25797i bk5: 0a 25799i bk6: 0a 25801i bk7: 0a 25801i bk8: 20a 25747i bk9: 24a 25726i bk10: 0a 25800i bk11: 0a 25800i bk12: 0a 25802i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0244952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2918, Miss = 108, Miss_rate = 0.037, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 2779, Miss = 104, Miss_rate = 0.037, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[2]: Access = 2915, Miss = 104, Miss_rate = 0.036, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 2908, Miss = 104, Miss_rate = 0.036, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2446, Miss = 105, Miss_rate = 0.043, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 2649, Miss = 106, Miss_rate = 0.040, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 2623, Miss = 107, Miss_rate = 0.041, Pending_hits = 65, Reservation_fails = 66
L2_cache_bank[7]: Access = 2567, Miss = 106, Miss_rate = 0.041, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[8]: Access = 2481, Miss = 105, Miss_rate = 0.042, Pending_hits = 73, Reservation_fails = 50
L2_cache_bank[9]: Access = 2659, Miss = 102, Miss_rate = 0.038, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[10]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 2682, Miss = 105, Miss_rate = 0.039, Pending_hits = 64, Reservation_fails = 66
L2_cache_bank[12]: Access = 2760, Miss = 106, Miss_rate = 0.038, Pending_hits = 72, Reservation_fails = 87
L2_cache_bank[13]: Access = 2849, Miss = 104, Miss_rate = 0.037, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[14]: Access = 2631, Miss = 104, Miss_rate = 0.040, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 2474, Miss = 105, Miss_rate = 0.042, Pending_hits = 63, Reservation_fails = 77
L2_total_cache_accesses = 43125
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0389
L2_total_cache_pending_hits = 1080
L2_total_cache_reservation_fails = 346
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 269
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=86211
icnt_total_pkts_simt_to_mem=140253
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0465
	minimum = 6
	maximum = 122
Network latency average = 18.2585
	minimum = 6
	maximum = 109
Slowest packet = 84703
Flit latency average = 16.0079
	minimum = 6
	maximum = 105
Slowest flit = 222066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0617293
	minimum = 0.0512232 (at node 3)
	maximum = 0.0730122 (at node 9)
Accepted packet rate average = 0.0617293
	minimum = 0.0512232 (at node 3)
	maximum = 0.0730122 (at node 9)
Injected flit rate average = 0.164768
	minimum = 0.110856 (at node 2)
	maximum = 0.22133 (at node 27)
Accepted flit rate average= 0.164768
	minimum = 0.138761 (at node 17)
	maximum = 0.218272 (at node 9)
Injected packet length average = 2.6692
Accepted packet length average = 2.6692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1819 (3 samples)
	minimum = 6 (3 samples)
	maximum = 186.667 (3 samples)
Network latency average = 14.557 (3 samples)
	minimum = 6 (3 samples)
	maximum = 174.333 (3 samples)
Flit latency average = 12.8935 (3 samples)
	minimum = 6 (3 samples)
	maximum = 170.333 (3 samples)
Fragmentation average = 0.000531659 (3 samples)
	minimum = 0 (3 samples)
	maximum = 31 (3 samples)
Injected packet rate average = 0.0599631 (3 samples)
	minimum = 0.0505006 (3 samples)
	maximum = 0.0836389 (3 samples)
Accepted packet rate average = 0.0599631 (3 samples)
	minimum = 0.0505006 (3 samples)
	maximum = 0.0836389 (3 samples)
Injected flit rate average = 0.158517 (3 samples)
	minimum = 0.0950205 (3 samples)
	maximum = 0.302413 (3 samples)
Accepted flit rate average = 0.158517 (3 samples)
	minimum = 0.104219 (3 samples)
	maximum = 0.224024 (3 samples)
Injected packet size average = 2.64358 (3 samples)
Accepted packet size average = 2.64358 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 185822 (inst/sec)
gpgpu_simulation_rate = 1613 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33885)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 36885  inst.: 4227767 (ipc=108.5) sim_rate=192171 (inst/sec) elapsed = 0:0:00:22 / Sun Jul 29 09:42:32 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3184,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3265,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3381,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3420,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3446,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3474,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 4.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3475
gpu_sim_insn = 334884
gpu_ipc =      96.3695
gpu_tot_sim_cycle = 37360
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     113.4142
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3127
gpu_stall_icnt2sh    = 33019
gpu_total_sim_rate=192598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86608
	L1I_total_cache_misses = 2194
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5438, Miss = 2674, Miss_rate = 0.492, Pending_hits = 65, Reservation_fails = 15411
	L1D_cache_core[1]: Access = 5911, Miss = 2805, Miss_rate = 0.475, Pending_hits = 118, Reservation_fails = 14222
	L1D_cache_core[2]: Access = 6020, Miss = 2893, Miss_rate = 0.481, Pending_hits = 87, Reservation_fails = 15367
	L1D_cache_core[3]: Access = 5726, Miss = 2788, Miss_rate = 0.487, Pending_hits = 108, Reservation_fails = 16068
	L1D_cache_core[4]: Access = 5414, Miss = 2672, Miss_rate = 0.494, Pending_hits = 115, Reservation_fails = 16026
	L1D_cache_core[5]: Access = 5892, Miss = 2788, Miss_rate = 0.473, Pending_hits = 114, Reservation_fails = 15891
	L1D_cache_core[6]: Access = 5380, Miss = 2789, Miss_rate = 0.518, Pending_hits = 119, Reservation_fails = 15409
	L1D_cache_core[7]: Access = 5392, Miss = 2763, Miss_rate = 0.512, Pending_hits = 136, Reservation_fails = 15796
	L1D_cache_core[8]: Access = 5448, Miss = 2800, Miss_rate = 0.514, Pending_hits = 137, Reservation_fails = 15086
	L1D_cache_core[9]: Access = 5476, Miss = 2693, Miss_rate = 0.492, Pending_hits = 113, Reservation_fails = 14817
	L1D_cache_core[10]: Access = 5086, Miss = 2566, Miss_rate = 0.505, Pending_hits = 99, Reservation_fails = 14580
	L1D_cache_core[11]: Access = 6000, Miss = 2904, Miss_rate = 0.484, Pending_hits = 101, Reservation_fails = 15554
	L1D_cache_core[12]: Access = 6118, Miss = 2617, Miss_rate = 0.428, Pending_hits = 135, Reservation_fails = 14557
	L1D_cache_core[13]: Access = 6252, Miss = 2788, Miss_rate = 0.446, Pending_hits = 131, Reservation_fails = 15018
	L1D_cache_core[14]: Access = 6268, Miss = 2731, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 14443
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41271
	L1D_total_cache_miss_rate = 0.4809
	L1D_total_cache_pending_hits = 1701
	L1D_total_cache_reservation_fails = 228245
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 111037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2194
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 579, 579, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 278498
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11013
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 278498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425372	W0_Idle:90608	W0_Scoreboard:119832	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88104 {8:11013,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1497768 {136:11013,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 224 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 37359 
mrq_lat_table:1315 	305 	665 	219 	222 	89 	37 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37734 	5713 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2978 	3404 	7147 	28541 	1507 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3360 	5268 	2180 	220 	0 	0 	0 	0 	144 	301 	7799 	22906 	1376 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1400      2177      2505         0         0      1050      1089         0         0         0         0         0         0 
dram[1]:      2227      2559      1186      1168      2174      2462         0         0      1035      1084         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236      2170      2450         0         0      1031      1101         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223      2192      2552         0         0      1035      1046         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211      2186      2158         0         0      1067      1043         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210      2354      2150         0         0      1077      1028         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252      2204      2143         0         0      1038      1025         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239      2383      2200         0         0      1031      1050         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309      2372      2140         0         0      1017      1067         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223      2409      2136         0         0      1013      1071         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169      2396      2132         0         0      1020      1028         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168      2493      2182         0         0      1043      1025         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462      2443      2178         0         0      1047      1009         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243      2431      2165         0         0      1059      1008         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227      2420      2161         0         0      1039      1020         0         0         0         0         0         0 
dram[15]:      1443      3176      1468      1155      2522      2405         0         0      1038      1039         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 12.333333  8.000000 10.000000      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 34.000000 36.000000  8.000000 10.000000      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000  8.000000 10.000000      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000  8.000000 10.000000      -nan      -nan 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000  8.000000 10.000000      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000  8.000000 10.000000      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000  8.000000  6.000000      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000  8.000000  6.000000      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000  8.000000  6.000000      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 12.333333 34.000000 10.000000  6.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2855/147 = 19.421768
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        33         6         6         0         0        12        10         0         0         0         0         0         0 
dram[1]:        20        20        32        32         6         6         0         0        12        10         0         0         0         0         0         0 
dram[2]:        20        20        32        32         6         6         0         0        12        10         0         0         0         0         0         0 
dram[3]:        20        20        32        32         6         6         0         0        12        10         0         0         0         0         0         0 
dram[4]:        20        20        32        32         6         6         0         0        12        11         0         0         0         0         0         0 
dram[5]:        20        20        32        32         6         6         0         0        12        12         0         0         0         0         0         0 
dram[6]:        21        20        32        32         6         4         0         0        12        12         0         0         0         0         0         0 
dram[7]:        22        22        30        32         6         4         0         0        12        12         0         0         0         0         0         0 
dram[8]:        21        22        32        32         6         4         0         0        12        12         0         0         0         0         0         0 
dram[9]:        20        22        32        32         6         4         0         0        10        12         0         0         0         0         0         0 
dram[10]:        22        20        32        32         6         4         0         0        10        12         0         0         0         0         0         0 
dram[11]:        23        20        32        32         6         4         0         0        10        12         0         0         0         0         0         0 
dram[12]:        24        20        32        32         6         4         0         0        10        12         0         0         0         0         0         0 
dram[13]:        22        20        32        32         6         4         0         0        10        12         0         0         0         0         0         0 
dram[14]:        22        20        32        32         6         4         0         0        10        12         0         0         0         0         0         0 
dram[15]:        22        20        33        32         6         4         0         0        10        12         0         0         0         0         0         0 
total reads: 2225
min_bank_accesses = 0!
chip skew: 142/138 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2         2         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
total reads: 630
min_bank_accesses = 0!
chip skew: 42/36 = 1.17
average mf latency per bank:
dram[0]:       2116      3648      6807      5184       206       141    none      none        1758      1976    none      none      none      none      none      none  
dram[1]:       2480      3656      6140      5178       219       159    none      none        1571      1728    none      none      none      none      none      none  
dram[2]:       2493      3677      6361      5678       255       160    none      none        1548      1576    none      none      none      none      none      none  
dram[3]:       2185      3947      6654      5514       231       158    none      none        1756      1672    none      none      none      none      none      none  
dram[4]:       2760      3030      4529      4384       234       163    none      none        1627      1622    none      none      none      none      none      none  
dram[5]:       2198      3558      5565      4794       181       175    none      none        1744      1567    none      none      none      none      none      none  
dram[6]:       2386      3317      5252      4892       208       193    none      none        1703      1771    none      none      none      none      none      none  
dram[7]:       2331      3206      4990      5097       245       237    none      none        1726      1884    none      none      none      none      none      none  
dram[8]:       2022      3566      4598      4484       171       180    none      none        1446      1666    none      none      none      none      none      none  
dram[9]:       2709      2953      4622      5867       157       194    none      none        1564      1619    none      none      none      none      none      none  
dram[10]:       2964      3660      5129      5299       149       228    none      none        1933      1718    none      none      none      none      none      none  
dram[11]:       3399      3424      4316      4876       149       216    none      none        1577      1558    none      none      none      none      none      none  
dram[12]:       3087      3356      4644      4921       161       227    none      none        1656      1535    none      none      none      none      none      none  
dram[13]:       3216      3815      5316      4535       149       233    none      none        1666      1575    none      none      none      none      none      none  
dram[14]:       3528      3211      4051      4848       151       243    none      none        1726      1766    none      none      none      none      none      none  
dram[15]:       2977      3914      4566      4035       138       154    none      none        1923      1732    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283         0         0       432       519         0         0         0         0         0         0
dram[1]:        488       516       545       612       378       305         0         0       439       488         0         0         0         0         0         0
dram[2]:        502       540       533       444       386       308         0         0       461       424         0         0         0         0         0         0
dram[3]:        514       538       481       484       360       355         0         0       493       480         0         0         0         0         0         0
dram[4]:        513       465       419       434       422       307         0         0       473       476         0         0         0         0         0         0
dram[5]:        405       416       559       421       282       399         0         0       506       516         0         0         0         0         0         0
dram[6]:        436       529       613       406       380       449         0         0       437       481         0         0         0         0         0         0
dram[7]:        343       501       433       433       398       508         0         0       473       536         0         0         0         0         0         0
dram[8]:        418       416       498       558       247       432         0         0       397       542         0         0         0         0         0         0
dram[9]:        425       534       521       432       318       416         0         0       461       412         0         0         0         0         0         0
dram[10]:        491       463       497       559       303       466         0         0       516       444         0         0         0         0         0         0
dram[11]:        495       520       455       569       302       451         0         0       372       373         0         0         0         0         0         0
dram[12]:        487       494       475       482       345       459         0         0       421       386         0         0         0         0         0         0
dram[13]:        575       529       504       455       284       508         0         0       387       384         0         0         0         0         0         0
dram[14]:        553       496       325       447       302       516         0         0       417       482         0         0         0         0         0         0
dram[15]:        617       564       663       610       252       245         0         0       575       531         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28063 n_act=12 n_pre=4 n_req=184 n_rd=284 n_write=84 bw_util=0.02587
n_activity=1643 dram_eff=0.448
bk0: 42a 28114i bk1: 44a 28128i bk2: 64a 28221i bk3: 66a 28166i bk4: 12a 28332i bk5: 12a 28326i bk6: 0a 28444i bk7: 0a 28446i bk8: 24a 28382i bk9: 20a 28391i bk10: 0a 28442i bk11: 0a 28444i bk12: 0a 28445i bk13: 0a 28447i bk14: 0a 28450i bk15: 0a 28452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0172953
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28083 n_act=8 n_pre=0 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1526 dram_eff=0.4666
bk0: 40a 28143i bk1: 40a 28134i bk2: 64a 28189i bk3: 64a 28149i bk4: 12a 28310i bk5: 12a 28275i bk6: 0a 28443i bk7: 0a 28445i bk8: 24a 28390i bk9: 20a 28383i bk10: 0a 28443i bk11: 0a 28444i bk12: 0a 28445i bk13: 0a 28448i bk14: 0a 28448i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0381059
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28083 n_act=8 n_pre=0 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1529 dram_eff=0.4657
bk0: 40a 28145i bk1: 40a 28126i bk2: 64a 28253i bk3: 64a 28127i bk4: 12a 28246i bk5: 12a 28242i bk6: 0a 28444i bk7: 0a 28446i bk8: 24a 28384i bk9: 20a 28389i bk10: 0a 28443i bk11: 0a 28444i bk12: 0a 28445i bk13: 0a 28447i bk14: 0a 28448i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0435195
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28083 n_act=8 n_pre=0 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1522 dram_eff=0.4678
bk0: 40a 28136i bk1: 40a 28134i bk2: 64a 28239i bk3: 64a 28163i bk4: 12a 28304i bk5: 12a 28295i bk6: 0a 28444i bk7: 0a 28445i bk8: 24a 28380i bk9: 20a 28393i bk10: 0a 28445i bk11: 0a 28447i bk12: 0a 28447i bk13: 0a 28447i bk14: 0a 28447i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0310753
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28081 n_act=8 n_pre=0 n_req=179 n_rd=278 n_write=80 bw_util=0.02517
n_activity=1572 dram_eff=0.4555
bk0: 40a 28146i bk1: 40a 28141i bk2: 64a 28233i bk3: 64a 28198i bk4: 12a 28318i bk5: 12a 28312i bk6: 0a 28444i bk7: 0a 28446i bk8: 24a 28385i bk9: 22a 28369i bk10: 0a 28444i bk11: 0a 28444i bk12: 0a 28446i bk13: 0a 28447i bk14: 0a 28447i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0209161
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28083 n_act=8 n_pre=0 n_req=178 n_rd=280 n_write=76 bw_util=0.02503
n_activity=1534 dram_eff=0.4641
bk0: 40a 28136i bk1: 40a 28121i bk2: 64a 28225i bk3: 64a 28250i bk4: 12a 28360i bk5: 12a 28264i bk6: 0a 28446i bk7: 0a 28447i bk8: 24a 28387i bk9: 24a 28356i bk10: 0a 28444i bk11: 0a 28444i bk12: 0a 28445i bk13: 0a 28446i bk14: 0a 28447i bk15: 0a 28448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0224277
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28085 n_act=10 n_pre=2 n_req=175 n_rd=278 n_write=72 bw_util=0.02461
n_activity=1518 dram_eff=0.4611
bk0: 42a 28134i bk1: 40a 28152i bk2: 64a 28239i bk3: 64a 28212i bk4: 12a 28304i bk5: 8a 28283i bk6: 0a 28445i bk7: 0a 28447i bk8: 24a 28384i bk9: 24a 28380i bk10: 0a 28444i bk11: 0a 28445i bk12: 0a 28447i bk13: 0a 28448i bk14: 0a 28450i bk15: 0a 28450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0241853
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80035780, atomic=0 1 entries : 0x7f9e43314180 :  mf: uid=406903, sid04:w15, part=7, addr=0x80035780, load , size=128, unknown  status = IN_PARTITION_DRAM (37355), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28081 n_act=11 n_pre=3 n_req=176 n_rd=280 n_write=72 bw_util=0.02475
n_activity=1535 dram_eff=0.4586
bk0: 44a 28132i bk1: 44a 28143i bk2: 60a 28255i bk3: 64a 28227i bk4: 12a 28370i bk5: 8a 28336i bk6: 0a 28445i bk7: 0a 28446i bk8: 24a 28380i bk9: 24a 28366i bk10: 0a 28445i bk11: 0a 28446i bk12: 0a 28447i bk13: 0a 28449i bk14: 0a 28449i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0144479
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80043880, atomic=0 1 entries : 0x7f9e43387b90 :  mf: uid=406904, sid04:w15, part=8, addr=0x80043880, load , size=128, unknown  status = IN_PARTITION_DRAM (37359), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28076 n_act=11 n_pre=3 n_req=179 n_rd=281 n_write=76 bw_util=0.0251
n_activity=1565 dram_eff=0.4562
bk0: 42a 28122i bk1: 44a 28123i bk2: 64a 28178i bk3: 64a 28165i bk4: 12a 28385i bk5: 7a 28352i bk6: 0a 28446i bk7: 0a 28447i bk8: 24a 28386i bk9: 24a 28359i bk10: 0a 28446i bk11: 0a 28446i bk12: 0a 28447i bk13: 0a 28448i bk14: 0a 28449i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0259781
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28081 n_act=9 n_pre=1 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1510 dram_eff=0.4715
bk0: 40a 28133i bk1: 44a 28124i bk2: 64a 28141i bk3: 64a 28147i bk4: 12a 28260i bk5: 8a 28252i bk6: 0a 28445i bk7: 0a 28446i bk8: 20a 28394i bk9: 24a 28374i bk10: 0a 28445i bk11: 0a 28446i bk12: 0a 28446i bk13: 0a 28448i bk14: 0a 28449i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0341337
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28083 n_act=8 n_pre=0 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1517 dram_eff=0.4693
bk0: 44a 28146i bk1: 40a 28150i bk2: 64a 28139i bk3: 64a 28151i bk4: 12a 28267i bk5: 8a 28287i bk6: 0a 28446i bk7: 0a 28446i bk8: 20a 28391i bk9: 24a 28371i bk10: 0a 28444i bk11: 0a 28446i bk12: 0a 28447i bk13: 0a 28448i bk14: 0a 28448i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0382466
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28079 n_act=9 n_pre=1 n_req=179 n_rd=278 n_write=80 bw_util=0.02517
n_activity=1512 dram_eff=0.4735
bk0: 46a 28123i bk1: 40a 28102i bk2: 64a 28125i bk3: 64a 28187i bk4: 12a 28276i bk5: 8a 28323i bk6: 0a 28446i bk7: 0a 28447i bk8: 20a 28394i bk9: 24a 28372i bk10: 0a 28443i bk11: 0a 28443i bk12: 0a 28445i bk13: 0a 28448i bk14: 0a 28449i bk15: 0a 28450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371217
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28077 n_act=9 n_pre=1 n_req=180 n_rd=280 n_write=80 bw_util=0.02531
n_activity=1559 dram_eff=0.4618
bk0: 48a 28110i bk1: 40a 28155i bk2: 64a 28174i bk3: 64a 28231i bk4: 12a 28275i bk5: 8a 28313i bk6: 0a 28445i bk7: 0a 28445i bk8: 20a 28390i bk9: 24a 28360i bk10: 0a 28442i bk11: 0a 28444i bk12: 0a 28447i bk13: 0a 28448i bk14: 0a 28450i bk15: 0a 28450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0301614
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28081 n_act=9 n_pre=1 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1538 dram_eff=0.4629
bk0: 44a 28127i bk1: 40a 28134i bk2: 64a 28190i bk3: 64a 28202i bk4: 12a 28299i bk5: 8a 28332i bk6: 0a 28445i bk7: 0a 28445i bk8: 20a 28392i bk9: 24a 28368i bk10: 0a 28444i bk11: 0a 28444i bk12: 0a 28446i bk13: 0a 28447i bk14: 0a 28447i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0179984
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28081 n_act=9 n_pre=1 n_req=178 n_rd=276 n_write=80 bw_util=0.02503
n_activity=1531 dram_eff=0.4651
bk0: 44a 28138i bk1: 40a 28127i bk2: 64a 28186i bk3: 64a 28203i bk4: 12a 28304i bk5: 8a 28305i bk6: 0a 28445i bk7: 0a 28446i bk8: 20a 28395i bk9: 24a 28381i bk10: 0a 28444i bk11: 0a 28444i bk12: 0a 28446i bk13: 0a 28447i bk14: 0a 28447i bk15: 0a 28449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0220761
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28447 n_nop=28075 n_act=11 n_pre=3 n_req=179 n_rd=278 n_write=80 bw_util=0.02517
n_activity=1553 dram_eff=0.461
bk0: 44a 28137i bk1: 40a 28119i bk2: 66a 28168i bk3: 64a 28151i bk4: 12a 28301i bk5: 8a 28353i bk6: 0a 28445i bk7: 0a 28445i bk8: 20a 28391i bk9: 24a 28370i bk10: 0a 28444i bk11: 0a 28444i bk12: 0a 28448i bk13: 0a 28448i bk14: 0a 28449i bk15: 0a 28451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0279819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2952, Miss = 142, Miss_rate = 0.048, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 2813, Miss = 138, Miss_rate = 0.049, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[2]: Access = 2949, Miss = 138, Miss_rate = 0.047, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 2942, Miss = 138, Miss_rate = 0.047, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2484, Miss = 139, Miss_rate = 0.056, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 2687, Miss = 140, Miss_rate = 0.052, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 2655, Miss = 139, Miss_rate = 0.052, Pending_hits = 65, Reservation_fails = 66
L2_cache_bank[7]: Access = 2611, Miss = 140, Miss_rate = 0.054, Pending_hits = 84, Reservation_fails = 107
L2_cache_bank[8]: Access = 2527, Miss = 141, Miss_rate = 0.056, Pending_hits = 79, Reservation_fails = 143
L2_cache_bank[9]: Access = 2705, Miss = 138, Miss_rate = 0.051, Pending_hits = 72, Reservation_fails = 36
L2_cache_bank[10]: Access = 2818, Miss = 138, Miss_rate = 0.049, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 2716, Miss = 139, Miss_rate = 0.051, Pending_hits = 64, Reservation_fails = 66
L2_cache_bank[12]: Access = 2794, Miss = 140, Miss_rate = 0.050, Pending_hits = 72, Reservation_fails = 87
L2_cache_bank[13]: Access = 2883, Miss = 138, Miss_rate = 0.048, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[14]: Access = 2665, Miss = 138, Miss_rate = 0.052, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 2508, Miss = 139, Miss_rate = 0.055, Pending_hits = 63, Reservation_fails = 77
L2_total_cache_accesses = 43709
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0509
L2_total_cache_pending_hits = 1095
L2_total_cache_reservation_fails = 582
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=88411
icnt_total_pkts_simt_to_mem=141557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.8682
	minimum = 6
	maximum = 122
Network latency average = 18.2295
	minimum = 6
	maximum = 105
Slowest packet = 86553
Flit latency average = 17.9737
	minimum = 6
	maximum = 101
Slowest flit = 228644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0108424
	minimum = 0 (at node 0)
	maximum = 0.0299281 (at node 4)
Accepted packet rate average = 0.0108424
	minimum = 0 (at node 0)
	maximum = 0.0299281 (at node 4)
Injected flit rate average = 0.0325273
	minimum = 0 (at node 0)
	maximum = 0.0667626 (at node 4)
Accepted flit rate average= 0.0325273
	minimum = 0 (at node 0)
	maximum = 0.112806 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3535 (4 samples)
	minimum = 6 (4 samples)
	maximum = 170.5 (4 samples)
Network latency average = 15.4751 (4 samples)
	minimum = 6 (4 samples)
	maximum = 157 (4 samples)
Flit latency average = 14.1635 (4 samples)
	minimum = 6 (4 samples)
	maximum = 153 (4 samples)
Fragmentation average = 0.000398744 (4 samples)
	minimum = 0 (4 samples)
	maximum = 23.25 (4 samples)
Injected packet rate average = 0.0476829 (4 samples)
	minimum = 0.0378754 (4 samples)
	maximum = 0.0702112 (4 samples)
Accepted packet rate average = 0.0476829 (4 samples)
	minimum = 0.0378754 (4 samples)
	maximum = 0.0702112 (4 samples)
Injected flit rate average = 0.12702 (4 samples)
	minimum = 0.0712654 (4 samples)
	maximum = 0.2435 (4 samples)
Accepted flit rate average = 0.12702 (4 samples)
	minimum = 0.0781643 (4 samples)
	maximum = 0.196219 (4 samples)
Injected packet size average = 2.66384 (4 samples)
Accepted packet size average = 2.66384 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 192598 (inst/sec)
gpgpu_simulation_rate = 1698 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37360)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37360)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37360)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 40860  inst.: 4543652 (ipc=87.6) sim_rate=197550 (inst/sec) elapsed = 0:0:00:23 / Sun Jul 29 09:42:33 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5476,37360), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7657,37360), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7729,37360), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 10.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7730
gpu_sim_insn = 692480
gpu_ipc =      89.5834
gpu_tot_sim_cycle = 45090
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     109.3288
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3127
gpu_stall_icnt2sh    = 33147
gpu_total_sim_rate=214332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101299
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0245
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5438, Miss = 2674, Miss_rate = 0.492, Pending_hits = 65, Reservation_fails = 15411
	L1D_cache_core[1]: Access = 5911, Miss = 2805, Miss_rate = 0.475, Pending_hits = 118, Reservation_fails = 14222
	L1D_cache_core[2]: Access = 6020, Miss = 2893, Miss_rate = 0.481, Pending_hits = 87, Reservation_fails = 15367
	L1D_cache_core[3]: Access = 5726, Miss = 2788, Miss_rate = 0.487, Pending_hits = 108, Reservation_fails = 16068
	L1D_cache_core[4]: Access = 5414, Miss = 2672, Miss_rate = 0.494, Pending_hits = 115, Reservation_fails = 16026
	L1D_cache_core[5]: Access = 5892, Miss = 2788, Miss_rate = 0.473, Pending_hits = 114, Reservation_fails = 15891
	L1D_cache_core[6]: Access = 5380, Miss = 2789, Miss_rate = 0.518, Pending_hits = 119, Reservation_fails = 15409
	L1D_cache_core[7]: Access = 5392, Miss = 2763, Miss_rate = 0.512, Pending_hits = 136, Reservation_fails = 15796
	L1D_cache_core[8]: Access = 5448, Miss = 2800, Miss_rate = 0.514, Pending_hits = 137, Reservation_fails = 15086
	L1D_cache_core[9]: Access = 6780, Miss = 3129, Miss_rate = 0.462, Pending_hits = 117, Reservation_fails = 14817
	L1D_cache_core[10]: Access = 6390, Miss = 3002, Miss_rate = 0.470, Pending_hits = 103, Reservation_fails = 14580
	L1D_cache_core[11]: Access = 6652, Miss = 3122, Miss_rate = 0.469, Pending_hits = 103, Reservation_fails = 15554
	L1D_cache_core[12]: Access = 6118, Miss = 2617, Miss_rate = 0.428, Pending_hits = 135, Reservation_fails = 14557
	L1D_cache_core[13]: Access = 6252, Miss = 2788, Miss_rate = 0.446, Pending_hits = 131, Reservation_fails = 15018
	L1D_cache_core[14]: Access = 6268, Miss = 2731, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 14443
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42361
	L1D_total_cache_miss_rate = 0.4755
	L1D_total_cache_pending_hits = 1711
	L1D_total_cache_reservation_fails = 228245
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 111037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 579, 579, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 279758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11103
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279758
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425884	W0_Idle:95591	W0_Scoreboard:130091	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88824 {8:11103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1510008 {136:11103,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 224 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 45089 
mrq_lat_table:2060 	481 	1431 	371 	425 	136 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38777 	5760 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3746 	3743 	7151 	28541 	1507 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3387 	5279 	2205 	245 	2 	0 	0 	0 	144 	301 	7799 	22906 	2376 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1400      2177      2505      1700      1619      1050      1089         0         0         0         0         0         0 
dram[1]:      2227      2559      1186      1168      2174      2462      1695      1629      1035      1084         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236      2170      2450      1704      1626      1031      1101         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223      2192      2552      1703      1625      1035      1046         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211      2186      2158      1714      1641      1067      1043         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210      2354      2150      1708      1637      1077      1028         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252      2204      2143      1718      1634      1038      1025         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239      2383      2200      1722      1721      1031      1050         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309      2372      2140      1730      1717      1017      1067         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223      2409      2136      1729      1725      1013      1071         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169      2396      2132      1672      1722      1020      1028         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168      2493      2182      1703      1726      1043      1025         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462      2443      2178      1668      1676      1047      1009         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243      2431      2165      1676      1685      1059      1008         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227      2420      2161      1615      1682      1039      1020         0         0         0         0         0         0 
dram[15]:      1443      3176      1468      1155      2522      2405      1622      1688      1038      1039         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 12.333333 60.000000 62.000000 14.000000 12.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 60.000000 62.000000 14.000000 10.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 60.000000 62.000000 14.000000 10.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 62.000000 62.000000 14.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 12.333333 34.000000 62.000000 62.000000 12.000000 10.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4945/179 = 27.625698
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        33        32        32         8         8        12        10         0         0         0         0         0         0 
dram[1]:        20        20        32        32        32        32         8         8        12        10         0         0         0         0         0         0 
dram[2]:        20        20        32        32        32        32         8         8        12        10         0         0         0         0         0         0 
dram[3]:        20        20        32        32        32        32         8         8        12        10         0         0         0         0         0         0 
dram[4]:        20        20        32        32        32        32         8         8        12        11         0         0         0         0         0         0 
dram[5]:        20        20        32        32        32        32         8         8        12        12         0         0         0         0         0         0 
dram[6]:        21        20        32        32        32        32         8         8        12        12         0         0         0         0         0         0 
dram[7]:        22        22        30        32        32        32         8         6        12        12         0         0         0         0         0         0 
dram[8]:        21        22        32        32        32        32         8         6        12        12         0         0         0         0         0         0 
dram[9]:        20        22        32        32        32        32         8         6        10        12         0         0         0         0         0         0 
dram[10]:        22        20        32        32        32        32         8         6        10        12         0         0         0         0         0         0 
dram[11]:        23        20        32        32        32        32         8         6        10        12         0         0         0         0         0         0 
dram[12]:        24        20        32        32        32        32         8         6        10        12         0         0         0         0         0         0 
dram[13]:        22        20        32        32        32        32         8         6        10        12         0         0         0         0         0         0 
dram[14]:        22        20        32        32        32        32         8         6        10        12         0         0         0         0         0         0 
dram[15]:        22        20        33        32        32        32         8         6        10        12         0         0         0         0         0         0 
total reads: 3315
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2116      3648      6807      5184       120       112       121       147      1758      1976    none      none      none      none      none      none  
dram[1]:       2480      3656      6140      5178       121       118       140       162      1571      1728    none      none      none      none      none      none  
dram[2]:       2493      3677      6361      5678       126       119       122       143      1548      1576    none      none      none      none      none      none  
dram[3]:       2185      3947      6654      5514       122       115       127       157      1756      1672    none      none      none      none      none      none  
dram[4]:       2760      3030      4529      4384       123       116       123       151      1627      1622    none      none      none      none      none      none  
dram[5]:       2198      3558      5565      4794       116       116       127       158      1744      1567    none      none      none      none      none      none  
dram[6]:       2386      3317      5252      4892       120       115       129       154      1703      1771    none      none      none      none      none      none  
dram[7]:       2331      3206      4990      5097       125       120       131       133      1726      1884    none      none      none      none      none      none  
dram[8]:       2022      3566      4598      4484       115       116       138       143      1446      1666    none      none      none      none      none      none  
dram[9]:       2709      2953      4622      5867       114       115       125       131      1564      1619    none      none      none      none      none      none  
dram[10]:       2964      3660      5129      5299       113       117       165       152      1933      1718    none      none      none      none      none      none  
dram[11]:       3399      3424      4316      4876       113       117       153       137      1577      1558    none      none      none      none      none      none  
dram[12]:       3087      3356      4644      4921       115       118       148       129      1656      1535    none      none      none      none      none      none  
dram[13]:       3216      3815      5316      4535       114       118       160       139      1666      1575    none      none      none      none      none      none  
dram[14]:       3528      3211      4051      4848       114       121       146       130      1726      1766    none      none      none      none      none      none  
dram[15]:       2977      3914      4566      4035       111       110       155       152      1923      1732    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       432       519         0         0         0         0         0         0
dram[1]:        488       516       545       612       378       305       379       317       439       488         0         0         0         0         0         0
dram[2]:        502       540       533       444       386       308       240       246       461       424         0         0         0         0         0         0
dram[3]:        514       538       481       484       360       355       263       316       493       480         0         0         0         0         0         0
dram[4]:        513       465       419       434       422       307       246       266       473       476         0         0         0         0         0         0
dram[5]:        405       416       559       421       282       399       272       318       506       516         0         0         0         0         0         0
dram[6]:        436       529       613       406       380       449       321       322       437       481         0         0         0         0         0         0
dram[7]:        343       501       433       433       398       508       323       256       473       536         0         0         0         0         0         0
dram[8]:        418       416       498       558       247       432       360       324       397       542         0         0         0         0         0         0
dram[9]:        425       534       521       432       318       416       272       263       461       412         0         0         0         0         0         0
dram[10]:        491       463       497       559       303       466       324       348       516       444         0         0         0         0         0         0
dram[11]:        495       520       455       569       302       451       296       317       372       373         0         0         0         0         0         0
dram[12]:        487       494       475       482       345       459       273       232       421       386         0         0         0         0         0         0
dram[13]:        575       529       504       455       284       508       322       326       387       384         0         0         0         0         0         0
dram[14]:        553       496       325       447       302       516       252       239       417       482         0         0         0         0         0         0
dram[15]:        617       564       663       610       252       245       316       370       575       531         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33687 n_act=14 n_pre=4 n_req=314 n_rd=420 n_write=208 bw_util=0.03658
n_activity=2979 dram_eff=0.4216
bk0: 42a 34000i bk1: 44a 34014i bk2: 64a 34107i bk3: 66a 34053i bk4: 64a 33651i bk5: 64a 33645i bk6: 16a 34191i bk7: 16a 34221i bk8: 24a 34266i bk9: 20a 34276i bk10: 0a 34327i bk11: 0a 34330i bk12: 0a 34331i bk13: 0a 34333i bk14: 0a 34336i bk15: 0a 34338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0298547
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33707 n_act=10 n_pre=0 n_req=308 n_rd=412 n_write=204 bw_util=0.03588
n_activity=2867 dram_eff=0.4297
bk0: 40a 34029i bk1: 40a 34020i bk2: 64a 34075i bk3: 64a 34036i bk4: 64a 33654i bk5: 64a 33554i bk6: 16a 34189i bk7: 16a 34234i bk8: 24a 34275i bk9: 20a 34268i bk10: 0a 34328i bk11: 0a 34330i bk12: 0a 34331i bk13: 0a 34334i bk14: 0a 34334i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0509714
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33707 n_act=10 n_pre=0 n_req=308 n_rd=412 n_write=204 bw_util=0.03588
n_activity=2883 dram_eff=0.4273
bk0: 40a 34031i bk1: 40a 34012i bk2: 64a 34139i bk3: 64a 34013i bk4: 64a 33579i bk5: 64a 33582i bk6: 16a 34173i bk7: 16a 34225i bk8: 24a 34269i bk9: 20a 34274i bk10: 0a 34329i bk11: 0a 34330i bk12: 0a 34331i bk13: 0a 34333i bk14: 0a 34334i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0570006
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33707 n_act=10 n_pre=0 n_req=308 n_rd=412 n_write=204 bw_util=0.03588
n_activity=2837 dram_eff=0.4343
bk0: 40a 34022i bk1: 40a 34020i bk2: 64a 34125i bk3: 64a 34050i bk4: 64a 33676i bk5: 64a 33590i bk6: 16a 34145i bk7: 16a 34209i bk8: 24a 34264i bk9: 20a 34277i bk10: 0a 34329i bk11: 0a 34332i bk12: 0a 34333i bk13: 0a 34333i bk14: 0a 34333i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0401072
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33705 n_act=10 n_pre=0 n_req=309 n_rd=414 n_write=204 bw_util=0.036
n_activity=2904 dram_eff=0.4256
bk0: 40a 34032i bk1: 40a 34028i bk2: 64a 34120i bk3: 64a 34085i bk4: 64a 33663i bk5: 64a 33636i bk6: 16a 34178i bk7: 16a 34181i bk8: 24a 34269i bk9: 22a 34253i bk10: 0a 34329i bk11: 0a 34329i bk12: 0a 34331i bk13: 0a 34332i bk14: 0a 34332i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0306119
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7f9e4379c660 :  mf: uid=426263, sid10:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (45089), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33708 n_act=10 n_pre=0 n_req=308 n_rd=415 n_write=200 bw_util=0.03583
n_activity=2894 dram_eff=0.425
bk0: 40a 34022i bk1: 40a 34008i bk2: 64a 34112i bk3: 64a 34138i bk4: 63a 33689i bk5: 64a 33620i bk6: 16a 34204i bk7: 16a 34196i bk8: 24a 34271i bk9: 24a 34240i bk10: 0a 34328i bk11: 0a 34329i bk12: 0a 34330i bk13: 0a 34331i bk14: 0a 34332i bk15: 0a 34334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0285731
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33701 n_act=12 n_pre=2 n_req=309 n_rd=418 n_write=200 bw_util=0.036
n_activity=2870 dram_eff=0.4307
bk0: 42a 34020i bk1: 40a 34038i bk2: 64a 34126i bk3: 64a 34099i bk4: 64a 33661i bk5: 64a 33546i bk6: 16a 34167i bk7: 16a 34198i bk8: 24a 34268i bk9: 24a 34264i bk10: 0a 34329i bk11: 0a 34330i bk12: 0a 34332i bk13: 0a 34333i bk14: 0a 34336i bk15: 0a 34336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0348353
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33701 n_act=13 n_pre=3 n_req=308 n_rd=416 n_write=200 bw_util=0.03588
n_activity=2937 dram_eff=0.4195
bk0: 44a 34018i bk1: 44a 34029i bk2: 60a 34142i bk3: 64a 34114i bk4: 64a 33760i bk5: 64a 33600i bk6: 16a 34179i bk7: 12a 34203i bk8: 24a 34264i bk9: 24a 34251i bk10: 0a 34330i bk11: 0a 34331i bk12: 0a 34332i bk13: 0a 34334i bk14: 0a 34335i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0285148
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33695 n_act=13 n_pre=3 n_req=311 n_rd=418 n_write=204 bw_util=0.03623
n_activity=2965 dram_eff=0.4196
bk0: 42a 34008i bk1: 44a 34010i bk2: 64a 34065i bk3: 64a 34052i bk4: 64a 33756i bk5: 64a 33620i bk6: 16a 34184i bk7: 12a 34235i bk8: 24a 34270i bk9: 24a 34244i bk10: 0a 34331i bk11: 0a 34331i bk12: 0a 34332i bk13: 0a 34333i bk14: 0a 34334i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392043
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33701 n_act=11 n_pre=1 n_req=310 n_rd=412 n_write=208 bw_util=0.03612
n_activity=2854 dram_eff=0.4345
bk0: 40a 34019i bk1: 44a 34010i bk2: 64a 34027i bk3: 64a 34033i bk4: 64a 33620i bk5: 64a 33524i bk6: 16a 34155i bk7: 12a 34234i bk8: 20a 34278i bk9: 24a 34259i bk10: 0a 34330i bk11: 0a 34331i bk12: 0a 34332i bk13: 0a 34334i bk14: 0a 34335i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0418256
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33707 n_act=10 n_pre=0 n_req=308 n_rd=412 n_write=204 bw_util=0.03588
n_activity=2848 dram_eff=0.4326
bk0: 44a 34032i bk1: 40a 34036i bk2: 64a 34025i bk3: 64a 34038i bk4: 64a 33581i bk5: 64a 33582i bk6: 16a 34230i bk7: 12a 34234i bk8: 20a 34275i bk9: 24a 34256i bk10: 0a 34329i bk11: 0a 34332i bk12: 0a 34333i bk13: 0a 34334i bk14: 0a 34334i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0449422
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33703 n_act=11 n_pre=1 n_req=309 n_rd=414 n_write=204 bw_util=0.036
n_activity=2890 dram_eff=0.4277
bk0: 46a 34009i bk1: 40a 33988i bk2: 64a 34011i bk3: 64a 34073i bk4: 64a 33650i bk5: 64a 33637i bk6: 16a 34227i bk7: 12a 34218i bk8: 20a 34279i bk9: 24a 34258i bk10: 0a 34329i bk11: 0a 34329i bk12: 0a 34331i bk13: 0a 34334i bk14: 0a 34335i bk15: 0a 34336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0419422
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33701 n_act=11 n_pre=1 n_req=310 n_rd=416 n_write=204 bw_util=0.03612
n_activity=2933 dram_eff=0.4228
bk0: 48a 33996i bk1: 40a 34041i bk2: 64a 34060i bk3: 64a 34117i bk4: 64a 33652i bk5: 64a 33617i bk6: 16a 34226i bk7: 12a 34218i bk8: 20a 34276i bk9: 24a 34246i bk10: 0a 34328i bk11: 0a 34330i bk12: 0a 34333i bk13: 0a 34334i bk14: 0a 34336i bk15: 0a 34336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0377771
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33705 n_act=11 n_pre=1 n_req=308 n_rd=412 n_write=204 bw_util=0.03588
n_activity=2903 dram_eff=0.4244
bk0: 44a 34013i bk1: 40a 34020i bk2: 64a 34076i bk3: 64a 34088i bk4: 64a 33620i bk5: 64a 33651i bk6: 16a 34204i bk7: 12a 34229i bk8: 20a 34277i bk9: 24a 34254i bk10: 0a 34330i bk11: 0a 34330i bk12: 0a 34332i bk13: 0a 34333i bk14: 0a 34333i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0300003
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33705 n_act=11 n_pre=1 n_req=308 n_rd=412 n_write=204 bw_util=0.03588
n_activity=2888 dram_eff=0.4266
bk0: 44a 34024i bk1: 40a 34013i bk2: 64a 34072i bk3: 64a 34089i bk4: 64a 33658i bk5: 64a 33616i bk6: 16a 34198i bk7: 12a 34232i bk8: 20a 34279i bk9: 24a 34267i bk10: 0a 34330i bk11: 0a 34330i bk12: 0a 34332i bk13: 0a 34333i bk14: 0a 34333i bk15: 0a 34335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0370198
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34333 n_nop=33699 n_act=13 n_pre=3 n_req=309 n_rd=414 n_write=204 bw_util=0.036
n_activity=2876 dram_eff=0.4298
bk0: 44a 34023i bk1: 40a 34005i bk2: 66a 34054i bk3: 64a 34038i bk4: 64a 33622i bk5: 64a 33658i bk6: 16a 34207i bk7: 12a 34239i bk8: 20a 34275i bk9: 24a 34255i bk10: 0a 34329i bk11: 0a 34330i bk12: 0a 34334i bk13: 0a 34334i bk14: 0a 34335i bk15: 0a 34337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0348935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3026, Miss = 210, Miss_rate = 0.069, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 2881, Miss = 206, Miss_rate = 0.072, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[2]: Access = 3017, Miss = 206, Miss_rate = 0.068, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 3010, Miss = 206, Miss_rate = 0.068, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2552, Miss = 207, Miss_rate = 0.081, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 2755, Miss = 208, Miss_rate = 0.075, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 2725, Miss = 209, Miss_rate = 0.077, Pending_hits = 65, Reservation_fails = 66
L2_cache_bank[7]: Access = 2679, Miss = 208, Miss_rate = 0.078, Pending_hits = 84, Reservation_fails = 107
L2_cache_bank[8]: Access = 2595, Miss = 209, Miss_rate = 0.081, Pending_hits = 79, Reservation_fails = 143
L2_cache_bank[9]: Access = 2773, Miss = 206, Miss_rate = 0.074, Pending_hits = 72, Reservation_fails = 36
L2_cache_bank[10]: Access = 2886, Miss = 206, Miss_rate = 0.071, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 2784, Miss = 207, Miss_rate = 0.074, Pending_hits = 64, Reservation_fails = 66
L2_cache_bank[12]: Access = 2862, Miss = 208, Miss_rate = 0.073, Pending_hits = 72, Reservation_fails = 87
L2_cache_bank[13]: Access = 2954, Miss = 206, Miss_rate = 0.070, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[14]: Access = 2739, Miss = 206, Miss_rate = 0.075, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 2582, Miss = 207, Miss_rate = 0.080, Pending_hits = 63, Reservation_fails = 77
L2_total_cache_accesses = 44820
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0740
L2_total_cache_pending_hits = 1095
L2_total_cache_reservation_fails = 582
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=89966
icnt_total_pkts_simt_to_mem=146668
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6517
	minimum = 6
	maximum = 146
Network latency average = 9.95365
	minimum = 6
	maximum = 111
Slowest packet = 87563
Flit latency average = 8.60981
	minimum = 6
	maximum = 107
Slowest flit = 230337
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00927263
	minimum = 0 (at node 0)
	maximum = 0.0573092 (at node 9)
Accepted packet rate average = 0.00927263
	minimum = 0 (at node 0)
	maximum = 0.0573092 (at node 9)
Injected flit rate average = 0.0278179
	minimum = 0 (at node 0)
	maximum = 0.264295 (at node 9)
Accepted flit rate average= 0.0278179
	minimum = 0 (at node 0)
	maximum = 0.0795602 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4131 (5 samples)
	minimum = 6 (5 samples)
	maximum = 165.6 (5 samples)
Network latency average = 14.3708 (5 samples)
	minimum = 6 (5 samples)
	maximum = 147.8 (5 samples)
Flit latency average = 13.0528 (5 samples)
	minimum = 6 (5 samples)
	maximum = 143.8 (5 samples)
Fragmentation average = 0.000318995 (5 samples)
	minimum = 0 (5 samples)
	maximum = 18.6 (5 samples)
Injected packet rate average = 0.0400009 (5 samples)
	minimum = 0.0303004 (5 samples)
	maximum = 0.0676308 (5 samples)
Accepted packet rate average = 0.0400009 (5 samples)
	minimum = 0.0303004 (5 samples)
	maximum = 0.0676308 (5 samples)
Injected flit rate average = 0.107179 (5 samples)
	minimum = 0.0570123 (5 samples)
	maximum = 0.247659 (5 samples)
Accepted flit rate average = 0.107179 (5 samples)
	minimum = 0.0625314 (5 samples)
	maximum = 0.172888 (5 samples)
Injected packet size average = 2.67943 (5 samples)
Accepted packet size average = 2.67943 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 214332 (inst/sec)
gpgpu_simulation_rate = 1960 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45090)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45090)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45090)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45090)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45090)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 45590  inst.: 5073052 (ipc=286.8) sim_rate=211377 (inst/sec) elapsed = 0:0:00:24 / Sun Jul 29 09:42:34 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 46590  inst.: 5151460 (ipc=147.9) sim_rate=206058 (inst/sec) elapsed = 0:0:00:25 / Sun Jul 29 09:42:35 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 48590  inst.: 5345340 (ipc=118.8) sim_rate=205590 (inst/sec) elapsed = 0:0:00:26 / Sun Jul 29 09:42:36 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 50590  inst.: 5538044 (ipc=110.6) sim_rate=205112 (inst/sec) elapsed = 0:0:00:27 / Sun Jul 29 09:42:37 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 52090  inst.: 5688116 (ipc=108.4) sim_rate=203147 (inst/sec) elapsed = 0:0:00:28 / Sun Jul 29 09:42:38 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 53590  inst.: 5835220 (ipc=106.5) sim_rate=201214 (inst/sec) elapsed = 0:0:00:29 / Sun Jul 29 09:42:39 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 55090  inst.: 5975084 (ipc=104.5) sim_rate=199169 (inst/sec) elapsed = 0:0:00:30 / Sun Jul 29 09:42:40 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 57090  inst.: 6170556 (ipc=103.4) sim_rate=199050 (inst/sec) elapsed = 0:0:00:31 / Sun Jul 29 09:42:41 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 58590  inst.: 6321900 (ipc=103.1) sim_rate=197559 (inst/sec) elapsed = 0:0:00:32 / Sun Jul 29 09:42:42 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 60090  inst.: 6468020 (ipc=102.6) sim_rate=196000 (inst/sec) elapsed = 0:0:00:33 / Sun Jul 29 09:42:43 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 61590  inst.: 6613108 (ipc=102.0) sim_rate=194503 (inst/sec) elapsed = 0:0:00:34 / Sun Jul 29 09:42:44 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 63590  inst.: 6808172 (ipc=101.5) sim_rate=194519 (inst/sec) elapsed = 0:0:00:35 / Sun Jul 29 09:42:45 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 65090  inst.: 6952156 (ipc=101.1) sim_rate=193115 (inst/sec) elapsed = 0:0:00:36 / Sun Jul 29 09:42:46 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 66590  inst.: 7098020 (ipc=100.9) sim_rate=191838 (inst/sec) elapsed = 0:0:00:37 / Sun Jul 29 09:42:47 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 68590  inst.: 7290364 (ipc=100.5) sim_rate=191851 (inst/sec) elapsed = 0:0:00:38 / Sun Jul 29 09:42:48 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 70090  inst.: 7438692 (ipc=100.4) sim_rate=190735 (inst/sec) elapsed = 0:0:00:39 / Sun Jul 29 09:42:49 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 71590  inst.: 7582332 (ipc=100.1) sim_rate=189558 (inst/sec) elapsed = 0:0:00:40 / Sun Jul 29 09:42:50 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 73090  inst.: 7728820 (ipc=100.0) sim_rate=188507 (inst/sec) elapsed = 0:0:00:41 / Sun Jul 29 09:42:51 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 74590  inst.: 7870436 (ipc=99.7) sim_rate=187391 (inst/sec) elapsed = 0:0:00:42 / Sun Jul 29 09:42:52 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 76090  inst.: 8016004 (ipc=99.6) sim_rate=186418 (inst/sec) elapsed = 0:0:00:43 / Sun Jul 29 09:42:53 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 77590  inst.: 8158380 (ipc=99.3) sim_rate=185417 (inst/sec) elapsed = 0:0:00:44 / Sun Jul 29 09:42:54 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 79090  inst.: 8305580 (ipc=99.3) sim_rate=184568 (inst/sec) elapsed = 0:0:00:45 / Sun Jul 29 09:42:55 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 81090  inst.: 8500620 (ipc=99.2) sim_rate=184796 (inst/sec) elapsed = 0:0:00:46 / Sun Jul 29 09:42:56 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 82590  inst.: 8644092 (ipc=99.1) sim_rate=183916 (inst/sec) elapsed = 0:0:00:47 / Sun Jul 29 09:42:57 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 84090  inst.: 8791964 (ipc=99.0) sim_rate=183165 (inst/sec) elapsed = 0:0:00:48 / Sun Jul 29 09:42:58 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 85590  inst.: 8937812 (ipc=99.0) sim_rate=182404 (inst/sec) elapsed = 0:0:00:49 / Sun Jul 29 09:42:59 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 87090  inst.: 9081532 (ipc=98.9) sim_rate=181630 (inst/sec) elapsed = 0:0:00:50 / Sun Jul 29 09:43:00 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 88590  inst.: 9229276 (ipc=98.8) sim_rate=180966 (inst/sec) elapsed = 0:0:00:51 / Sun Jul 29 09:43:01 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 89590  inst.: 9328196 (ipc=98.8) sim_rate=179388 (inst/sec) elapsed = 0:0:00:52 / Sun Jul 29 09:43:02 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 90590  inst.: 9427748 (ipc=98.9) sim_rate=177882 (inst/sec) elapsed = 0:0:00:53 / Sun Jul 29 09:43:03 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 92090  inst.: 9573908 (ipc=98.8) sim_rate=177294 (inst/sec) elapsed = 0:0:00:54 / Sun Jul 29 09:43:04 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 94090  inst.: 9767260 (ipc=98.7) sim_rate=177586 (inst/sec) elapsed = 0:0:00:55 / Sun Jul 29 09:43:05 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 95590  inst.: 9914684 (ipc=98.7) sim_rate=177047 (inst/sec) elapsed = 0:0:00:56 / Sun Jul 29 09:43:06 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 96590  inst.: 10014972 (ipc=98.7) sim_rate=175701 (inst/sec) elapsed = 0:0:00:57 / Sun Jul 29 09:43:07 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 98590  inst.: 10209316 (ipc=98.7) sim_rate=176022 (inst/sec) elapsed = 0:0:00:58 / Sun Jul 29 09:43:08 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 100090  inst.: 10360620 (ipc=98.7) sim_rate=175603 (inst/sec) elapsed = 0:0:00:59 / Sun Jul 29 09:43:09 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 101590  inst.: 10503740 (ipc=98.7) sim_rate=175062 (inst/sec) elapsed = 0:0:01:00 / Sun Jul 29 09:43:10 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 102590  inst.: 10603132 (ipc=98.7) sim_rate=173821 (inst/sec) elapsed = 0:0:01:01 / Sun Jul 29 09:43:11 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 104590  inst.: 10802588 (ipc=98.7) sim_rate=174235 (inst/sec) elapsed = 0:0:01:02 / Sun Jul 29 09:43:12 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 106590  inst.: 10989428 (ipc=98.5) sim_rate=174435 (inst/sec) elapsed = 0:0:01:03 / Sun Jul 29 09:43:13 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 108090  inst.: 11137340 (ipc=98.5) sim_rate=174020 (inst/sec) elapsed = 0:0:01:04 / Sun Jul 29 09:43:14 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 110090  inst.: 11333940 (ipc=98.5) sim_rate=174368 (inst/sec) elapsed = 0:0:01:05 / Sun Jul 29 09:43:15 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 112090  inst.: 11527852 (ipc=98.5) sim_rate=174664 (inst/sec) elapsed = 0:0:01:06 / Sun Jul 29 09:43:16 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 114090  inst.: 11723940 (ipc=98.5) sim_rate=174984 (inst/sec) elapsed = 0:0:01:07 / Sun Jul 29 09:43:17 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 115590  inst.: 11864012 (ipc=98.4) sim_rate=174470 (inst/sec) elapsed = 0:0:01:08 / Sun Jul 29 09:43:18 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 117090  inst.: 12017084 (ipc=98.4) sim_rate=174160 (inst/sec) elapsed = 0:0:01:09 / Sun Jul 29 09:43:19 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 118590  inst.: 12160036 (ipc=98.4) sim_rate=173714 (inst/sec) elapsed = 0:0:01:10 / Sun Jul 29 09:43:20 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 120590  inst.: 12352628 (ipc=98.3) sim_rate=173980 (inst/sec) elapsed = 0:0:01:11 / Sun Jul 29 09:43:21 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 121590  inst.: 12454028 (ipc=98.4) sim_rate=172972 (inst/sec) elapsed = 0:0:01:12 / Sun Jul 29 09:43:22 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 123090  inst.: 12600956 (ipc=98.4) sim_rate=172615 (inst/sec) elapsed = 0:0:01:13 / Sun Jul 29 09:43:23 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 124590  inst.: 12744636 (ipc=98.3) sim_rate=172224 (inst/sec) elapsed = 0:0:01:14 / Sun Jul 29 09:43:24 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 125590  inst.: 12840468 (ipc=98.3) sim_rate=171206 (inst/sec) elapsed = 0:0:01:15 / Sun Jul 29 09:43:25 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 126590  inst.: 12940340 (ipc=98.3) sim_rate=170267 (inst/sec) elapsed = 0:0:01:16 / Sun Jul 29 09:43:26 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 128090  inst.: 13081644 (ipc=98.2) sim_rate=169891 (inst/sec) elapsed = 0:0:01:17 / Sun Jul 29 09:43:27 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 129090  inst.: 13178076 (ipc=98.2) sim_rate=168949 (inst/sec) elapsed = 0:0:01:18 / Sun Jul 29 09:43:28 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 131090  inst.: 13373972 (ipc=98.2) sim_rate=169290 (inst/sec) elapsed = 0:0:01:19 / Sun Jul 29 09:43:29 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 132590  inst.: 13519412 (ipc=98.2) sim_rate=168992 (inst/sec) elapsed = 0:0:01:20 / Sun Jul 29 09:43:30 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 134090  inst.: 13657836 (ipc=98.1) sim_rate=168615 (inst/sec) elapsed = 0:0:01:21 / Sun Jul 29 09:43:31 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 135590  inst.: 13814508 (ipc=98.2) sim_rate=168469 (inst/sec) elapsed = 0:0:01:22 / Sun Jul 29 09:43:32 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 137090  inst.: 13958940 (ipc=98.1) sim_rate=168180 (inst/sec) elapsed = 0:0:01:23 / Sun Jul 29 09:43:33 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 138090  inst.: 14059044 (ipc=98.2) sim_rate=167369 (inst/sec) elapsed = 0:0:01:24 / Sun Jul 29 09:43:34 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 140090  inst.: 14250636 (ipc=98.1) sim_rate=167654 (inst/sec) elapsed = 0:0:01:25 / Sun Jul 29 09:43:35 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 141590  inst.: 14394292 (ipc=98.1) sim_rate=167375 (inst/sec) elapsed = 0:0:01:26 / Sun Jul 29 09:43:36 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 143590  inst.: 14586228 (ipc=98.0) sim_rate=167657 (inst/sec) elapsed = 0:0:01:27 / Sun Jul 29 09:43:37 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 145590  inst.: 14785956 (ipc=98.1) sim_rate=168022 (inst/sec) elapsed = 0:0:01:28 / Sun Jul 29 09:43:38 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 147090  inst.: 14931524 (ipc=98.1) sim_rate=167769 (inst/sec) elapsed = 0:0:01:29 / Sun Jul 29 09:43:39 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 149090  inst.: 15127804 (ipc=98.1) sim_rate=168086 (inst/sec) elapsed = 0:0:01:30 / Sun Jul 29 09:43:40 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 150590  inst.: 15274140 (ipc=98.1) sim_rate=167847 (inst/sec) elapsed = 0:0:01:31 / Sun Jul 29 09:43:41 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 152090  inst.: 15420492 (ipc=98.0) sim_rate=167614 (inst/sec) elapsed = 0:0:01:32 / Sun Jul 29 09:43:42 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 153590  inst.: 15564508 (ipc=98.0) sim_rate=167360 (inst/sec) elapsed = 0:0:01:33 / Sun Jul 29 09:43:43 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 154590  inst.: 15665340 (ipc=98.0) sim_rate=166652 (inst/sec) elapsed = 0:0:01:34 / Sun Jul 29 09:43:44 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 156090  inst.: 15812004 (ipc=98.0) sim_rate=166442 (inst/sec) elapsed = 0:0:01:35 / Sun Jul 29 09:43:45 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 158090  inst.: 16006900 (ipc=98.0) sim_rate=166738 (inst/sec) elapsed = 0:0:01:36 / Sun Jul 29 09:43:46 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 160090  inst.: 16203788 (ipc=98.0) sim_rate=167049 (inst/sec) elapsed = 0:0:01:37 / Sun Jul 29 09:43:47 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 161590  inst.: 16348452 (ipc=98.0) sim_rate=166820 (inst/sec) elapsed = 0:0:01:38 / Sun Jul 29 09:43:48 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 163590  inst.: 16540436 (ipc=98.0) sim_rate=167075 (inst/sec) elapsed = 0:0:01:39 / Sun Jul 29 09:43:49 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 165590  inst.: 16736316 (ipc=98.0) sim_rate=167363 (inst/sec) elapsed = 0:0:01:40 / Sun Jul 29 09:43:50 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 167590  inst.: 16929028 (ipc=98.0) sim_rate=167614 (inst/sec) elapsed = 0:0:01:41 / Sun Jul 29 09:43:51 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 169090  inst.: 17076756 (ipc=98.0) sim_rate=167419 (inst/sec) elapsed = 0:0:01:42 / Sun Jul 29 09:43:52 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 171090  inst.: 17271628 (ipc=98.0) sim_rate=167685 (inst/sec) elapsed = 0:0:01:43 / Sun Jul 29 09:43:53 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 172590  inst.: 17415588 (ipc=97.9) sim_rate=167457 (inst/sec) elapsed = 0:0:01:44 / Sun Jul 29 09:43:54 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 174090  inst.: 17565076 (ipc=97.9) sim_rate=167286 (inst/sec) elapsed = 0:0:01:45 / Sun Jul 29 09:43:55 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 176090  inst.: 17764092 (ipc=98.0) sim_rate=167585 (inst/sec) elapsed = 0:0:01:46 / Sun Jul 29 09:43:56 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 177590  inst.: 17918548 (ipc=98.0) sim_rate=167463 (inst/sec) elapsed = 0:0:01:47 / Sun Jul 29 09:43:57 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 179090  inst.: 18056996 (ipc=98.0) sim_rate=167194 (inst/sec) elapsed = 0:0:01:48 / Sun Jul 29 09:43:58 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 181090  inst.: 18252212 (ipc=98.0) sim_rate=167451 (inst/sec) elapsed = 0:0:01:49 / Sun Jul 29 09:43:59 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 182590  inst.: 18401860 (ipc=98.0) sim_rate=167289 (inst/sec) elapsed = 0:0:01:50 / Sun Jul 29 09:44:00 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 184590  inst.: 18597044 (ipc=98.0) sim_rate=167540 (inst/sec) elapsed = 0:0:01:51 / Sun Jul 29 09:44:01 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,7,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (140550,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (140619,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140643,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (140681,45090), 1 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (140723,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (140727,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (140738,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (140743,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (140774,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (140868,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140881,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 186590  inst.: 18777012 (ipc=97.9) sim_rate=167651 (inst/sec) elapsed = 0:0:01:52 / Sun Jul 29 09:44:02 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (142742,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (142936,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (142952,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (142971,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (143235,45090), 2 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (143288,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (143317,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 188590  inst.: 18934300 (ipc=97.6) sim_rate=167560 (inst/sec) elapsed = 0:0:01:53 / Sun Jul 29 09:44:03 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (143585,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (143772,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (143805,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (143951,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (143987,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144002,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (144084,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (145237,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (145260,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (145281,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (145288,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (145309,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145311,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (145332,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (145409,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (146471,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (146486,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (146517,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (146553,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192590  inst.: 19115156 (ipc=96.2) sim_rate=167676 (inst/sec) elapsed = 0:0:01:54 / Sun Jul 29 09:44:04 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (149076,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (149149,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149170,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 198590  inst.: 19281356 (ipc=93.5) sim_rate=167663 (inst/sec) elapsed = 0:0:01:55 / Sun Jul 29 09:44:05 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (157764,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (157959,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158004,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (158024,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 205090  inst.: 19435036 (ipc=90.7) sim_rate=167543 (inst/sec) elapsed = 0:0:01:56 / Sun Jul 29 09:44:06 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (161019,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (161064,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (161085,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (161121,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (161185,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (161248,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (161455,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (161467,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (164369,45090), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (164390,45090), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (164426,45090), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (164450,45090), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 164451
gpu_sim_insn = 14548864
gpu_ipc =      88.4693
gpu_tot_sim_cycle = 209541
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      92.9579
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6357
gpu_stall_icnt2sh    = 43736
gpu_total_sim_rate=167918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383875
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44539, Miss = 22561, Miss_rate = 0.507, Pending_hits = 3652, Reservation_fails = 54956
	L1D_cache_core[1]: Access = 45010, Miss = 23207, Miss_rate = 0.516, Pending_hits = 3637, Reservation_fails = 57560
	L1D_cache_core[2]: Access = 44622, Miss = 22687, Miss_rate = 0.508, Pending_hits = 3570, Reservation_fails = 60525
	L1D_cache_core[3]: Access = 44324, Miss = 22740, Miss_rate = 0.513, Pending_hits = 3371, Reservation_fails = 54631
	L1D_cache_core[4]: Access = 45202, Miss = 23088, Miss_rate = 0.511, Pending_hits = 3365, Reservation_fails = 56805
	L1D_cache_core[5]: Access = 45680, Miss = 23206, Miss_rate = 0.508, Pending_hits = 3265, Reservation_fails = 58570
	L1D_cache_core[6]: Access = 45168, Miss = 23222, Miss_rate = 0.514, Pending_hits = 3249, Reservation_fails = 58654
	L1D_cache_core[7]: Access = 43992, Miss = 22174, Miss_rate = 0.504, Pending_hits = 3723, Reservation_fails = 55012
	L1D_cache_core[8]: Access = 33850, Miss = 16959, Miss_rate = 0.501, Pending_hits = 2758, Reservation_fails = 37984
	L1D_cache_core[9]: Access = 35683, Miss = 17806, Miss_rate = 0.499, Pending_hits = 2738, Reservation_fails = 36510
	L1D_cache_core[10]: Access = 35794, Miss = 18157, Miss_rate = 0.507, Pending_hits = 2722, Reservation_fails = 27387
	L1D_cache_core[11]: Access = 36743, Miss = 18854, Miss_rate = 0.513, Pending_hits = 2748, Reservation_fails = 44367
	L1D_cache_core[12]: Access = 45906, Miss = 22999, Miss_rate = 0.501, Pending_hits = 3724, Reservation_fails = 50522
	L1D_cache_core[13]: Access = 46040, Miss = 23186, Miss_rate = 0.504, Pending_hits = 3305, Reservation_fails = 59078
	L1D_cache_core[14]: Access = 46056, Miss = 23142, Miss_rate = 0.502, Pending_hits = 3240, Reservation_fails = 58052
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323988
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 49067
	L1D_total_cache_reservation_fails = 770613
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 222319
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548294
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5126, 5126, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1203542
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33227
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1203542
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616572	W0_Idle:102030	W0_Scoreboard:2880182	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 265816 {8:33227,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4518872 {136:33227,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 209540 
mrq_lat_table:3590 	777 	1448 	397 	436 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318468 	8155 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18025 	39614 	133044 	134272 	1845 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15994 	13805 	3176 	265 	2 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	110969 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	400 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0        20         0         0         0         0        12        10         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        12        10         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        12        10         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        12        10         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        12        11         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[7]:        30        34         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[8]:        30        34         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[9]:         0        34         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[11]:        36         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[12]:        36         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[15]:         2         0        20         0         0         0         0         0        10        12         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1400      2177      2505      1700      1619      1050      1089       941      6340         0         0         0         0 
dram[1]:      2227      2559      1186      1168      2174      2462      1695      1629      1035      1084      4660     10456         0         0         0         0 
dram[2]:      2231      2913      1164      1236      2170      2450      1704      1626      1031      1101      5079     10867         0         0         0         0 
dram[3]:      2237      2937      1160      1223      2192      2552      1703      1625      1035      1046      5364     11191         0         0         0         0 
dram[4]:      2241      2941      1252      1211      2186      2158      1714      1641      1067      1043      5692     11594         0         0         0         0 
dram[5]:      2242      2973      1223      1210      2354      2150      1708      1637      1077      1028      6051     11953         0         0         0         0 
dram[6]:      2249      2984      1214      1252      2204      2143      1718      1634      1038      1025      1005       413         0         0         0         0 
dram[7]:      2253      3007      1256      1239      2383      2200      1722      1721      1031      1050       677       859         0         0         0         0 
dram[8]:      2258      3032      1310      1309      2372      2140      1730      1717      1017      1067      2990      1305         0         0         0         0 
dram[9]:      2263      3088      1207      1223      2409      2136      1729      1725      1013      1071      7589      1676         0         0         0         0 
dram[10]:      2211      2669      1154      1169      2396      2132      1672      1722      1020      1028      7950      2026         0         0         0         0 
dram[11]:      2216      3080      1150      1168      2493      2182      1703      1726      1043      1025      8274      2413         0         0         0         0 
dram[12]:      2790      3108      1160      1462      2443      2178      1668      1676      1047      1009      8626      2790         0         0         0         0 
dram[13]:      2614      3113      1158      1243      2431      2165      1676      1685      1059      1008      8999      3108         0         0         0         0 
dram[14]:      2403      3155      1197      1227      2420      2161      1615      1682      1039      1020       731       916         0         0         0         0 
dram[15]:      1443      3176      1468      1155      2522      2405      1622      1688      1038      1039       673       749         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 12.333333 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.500000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 20.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 20.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 60.000000 62.000000 14.000000 10.000000 20.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 60.000000 62.000000 14.000000 10.000000 20.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 62.000000 62.000000 14.000000 10.000000 19.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 12.333333 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 6827/243 = 28.094650
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        33        32        32         8         8        40        40        30        30         0         0         0         0 
dram[1]:        20        20        32        32        32        32         8         8        40        40        30        30         0         0         0         0 
dram[2]:        20        20        32        32        32        32         8         8        40        40        30        30         0         0         0         0 
dram[3]:        20        20        32        32        32        32         8         8        40        40        30        30         0         0         0         0 
dram[4]:        20        20        32        32        32        32         8         8        40        41        30        30         0         0         0         0 
dram[5]:        20        20        32        32        32        32         8         8        40        42        30        30         0         0         0         0 
dram[6]:        21        20        32        32        32        32         8         8        40        42        30        30         0         0         0         0 
dram[7]:        22        22        30        32        32        32         8         6        40        42        30        30         0         0         0         0 
dram[8]:        21        22        32        32        32        32         8         6        40        42        30        30         0         0         0         0 
dram[9]:        20        22        32        32        32        32         8         6        38        42        30        30         0         0         0         0 
dram[10]:        22        20        32        32        32        32         8         6        38        42        30        30         0         0         0         0 
dram[11]:        23        20        32        32        32        32         8         6        38        42        30        30         0         0         0         0 
dram[12]:        24        20        32        32        32        32         8         6        38        42        30        30         0         0         0         0 
dram[13]:        22        20        32        32        32        32         8         6        38        42        30        28         0         0         0         0 
dram[14]:        22        20        32        32        32        32         8         6        38        42        30        28         0         0         0         0 
dram[15]:        22        20        33        32        32        32         8         6        38        42        30        28         0         0         0         0 
total reads: 5197
min_bank_accesses = 0!
chip skew: 328/322 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2116      3648      6807      5184       120       112       121       147     53317     47744      2875      2791    none      none      none      none  
dram[1]:       2480      3656      6140      5178       121       118       140       162     57315     51299      2760      2848    none      none      none      none  
dram[2]:       2493      3677      6361      5678       126       119       122       143     25507     46176      2894      2930    none      none      none      none  
dram[3]:       2185      3947      6654      5514       122       115       127       157     22244     52026      2780      2954    none      none      none      none  
dram[4]:       2760      3030      4529      4384       123       116       123       151     26225     53834      2732      2720    none      none      none      none  
dram[5]:       2198      3558      5565      4794       116       116       127       158     25556     46721      2728      2752    none      none      none      none  
dram[6]:       2386      3317      5252      4892       120       115       129       154     23883     43044      3204      3289    none      none      none      none  
dram[7]:       2331      3206      4990      5097       125       120       131       133     28551     50301      3073      3678    none      none      none      none  
dram[8]:       2022      3566      4598      4484       115       116       138       143     28460     45784      2920      2828    none      none      none      none  
dram[9]:       2709      2953      4622      5867       114       115       125       131     23612     43961      2860      3128    none      none      none      none  
dram[10]:       2964      3660      5129      5299       113       117       165       152     28384     53840      3023      2898    none      none      none      none  
dram[11]:       3399      3424      4316      4876       113       117       153       137     27688     48883      2924      3221    none      none      none      none  
dram[12]:       3087      3356      4644      4921       115       118       148       129     27172     41072      3135      3082    none      none      none      none  
dram[13]:       3216      3815      5316      4535       114       118       160       139     30025     47175      2886      3413    none      none      none      none  
dram[14]:       3528      3211      4051      4848       114       121       146       130     29696     50444      3349      3350    none      none      none      none  
dram[15]:       2977      3914      4566      4035       111       110       155       152     24391     44424      2957      3539    none      none      none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275         0         0         0         0
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       278         0         0         0         0
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       288         0         0         0         0
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293         0         0         0         0
dram[4]:        513       465       419       434       422       307       246       266       473       488       322       283         0         0         0         0
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301         0         0         0         0
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558         0         0         0         0
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465         0         0         0         0
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       289         0         0         0         0
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       296         0         0         0         0
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       287         0         0         0         0
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       283         0         0         0         0
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       292         0         0         0         0
dram[13]:        575       529       504       455       284       508       322       326       424       408       286       282         0         0         0         0
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358         0         0         0         0
dram[15]:        617       564       663       610       252       245       316       370       575       531       304       295         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158662 n_act=18 n_pre=6 n_req=432 n_rd=656 n_write=208 bw_util=0.01083
n_activity=3929 dram_eff=0.4398
bk0: 42a 159215i bk1: 44a 159230i bk2: 64a 159324i bk3: 66a 159270i bk4: 64a 158868i bk5: 64a 158863i bk6: 16a 159412i bk7: 16a 159442i bk8: 80a 159362i bk9: 80a 159353i bk10: 60a 159417i bk11: 60a 159418i bk12: 0a 159545i bk13: 0a 159547i bk14: 0a 159551i bk15: 0a 159553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00657474
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158682 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01068
n_activity=3817 dram_eff=0.4464
bk0: 40a 159245i bk1: 40a 159237i bk2: 64a 159292i bk3: 64a 159253i bk4: 64a 158871i bk5: 64a 158773i bk6: 16a 159409i bk7: 16a 159454i bk8: 80a 159370i bk9: 80a 159340i bk10: 60a 159412i bk11: 60a 159418i bk12: 0a 159544i bk13: 0a 159548i bk14: 0a 159549i bk15: 0a 159550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.011288
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158682 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01068
n_activity=3833 dram_eff=0.4446
bk0: 40a 159247i bk1: 40a 159228i bk2: 64a 159356i bk3: 64a 159230i bk4: 64a 158797i bk5: 64a 158800i bk6: 16a 159392i bk7: 16a 159445i bk8: 80a 159365i bk9: 80a 159351i bk10: 60a 159419i bk11: 60a 159410i bk12: 0a 159545i bk13: 0a 159548i bk14: 0a 159549i bk15: 0a 159550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123472
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158682 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01068
n_activity=3794 dram_eff=0.4491
bk0: 40a 159238i bk1: 40a 159236i bk2: 64a 159342i bk3: 64a 159267i bk4: 64a 158894i bk5: 64a 158808i bk6: 16a 159364i bk7: 16a 159429i bk8: 80a 159359i bk9: 80a 159362i bk10: 60a 159419i bk11: 60a 159421i bk12: 0a 159547i bk13: 0a 159547i bk14: 0a 159548i bk15: 0a 159551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00866186
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158680 n_act=14 n_pre=2 n_req=427 n_rd=650 n_write=204 bw_util=0.01071
n_activity=3857 dram_eff=0.4428
bk0: 40a 159248i bk1: 40a 159244i bk2: 64a 159337i bk3: 64a 159302i bk4: 64a 158881i bk5: 64a 158854i bk6: 16a 159396i bk7: 16a 159400i bk8: 80a 159364i bk9: 82a 159338i bk10: 60a 159417i bk11: 60a 159419i bk12: 0a 159546i bk13: 0a 159547i bk14: 0a 159547i bk15: 0a 159551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00680038
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158682 n_act=14 n_pre=2 n_req=426 n_rd=652 n_write=200 bw_util=0.01068
n_activity=3845 dram_eff=0.4432
bk0: 40a 159238i bk1: 40a 159224i bk2: 64a 159329i bk3: 64a 159355i bk4: 64a 158905i bk5: 64a 158838i bk6: 16a 159423i bk7: 16a 159415i bk8: 80a 159368i bk9: 84a 159313i bk10: 60a 159416i bk11: 60a 159417i bk12: 0a 159545i bk13: 0a 159546i bk14: 0a 159547i bk15: 0a 159550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00646819
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158676 n_act=16 n_pre=4 n_req=427 n_rd=654 n_write=200 bw_util=0.01071
n_activity=3803 dram_eff=0.4491
bk0: 42a 159237i bk1: 40a 159255i bk2: 64a 159343i bk3: 64a 159317i bk4: 64a 158879i bk5: 64a 158764i bk6: 16a 159385i bk7: 16a 159417i bk8: 80a 159348i bk9: 84a 159349i bk10: 60a 159417i bk11: 60a 159402i bk12: 0a 159546i bk13: 0a 159548i bk14: 0a 159551i bk15: 0a 159553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0080351
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158676 n_act=17 n_pre=5 n_req=426 n_rd=652 n_write=200 bw_util=0.01068
n_activity=3885 dram_eff=0.4386
bk0: 44a 159235i bk1: 44a 159246i bk2: 60a 159359i bk3: 64a 159331i bk4: 64a 158978i bk5: 64a 158818i bk6: 16a 159397i bk7: 12a 159421i bk8: 80a 159358i bk9: 84a 159320i bk10: 60a 159418i bk11: 60a 159418i bk12: 0a 159546i bk13: 0a 159549i bk14: 0a 159552i bk15: 0a 159552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00628643
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158670 n_act=17 n_pre=5 n_req=429 n_rd=654 n_write=204 bw_util=0.01076
n_activity=3915 dram_eff=0.4383
bk0: 42a 159225i bk1: 44a 159227i bk2: 64a 159282i bk3: 64a 159269i bk4: 64a 158973i bk5: 64a 158837i bk6: 16a 159402i bk7: 12a 159454i bk8: 80a 159363i bk9: 84a 159328i bk10: 60a 159410i bk11: 60a 159420i bk12: 0a 159547i bk13: 0a 159548i bk14: 0a 159549i bk15: 0a 159551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00859292
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158676 n_act=15 n_pre=3 n_req=428 n_rd=648 n_write=208 bw_util=0.01073
n_activity=3806 dram_eff=0.4498
bk0: 40a 159234i bk1: 44a 159225i bk2: 64a 159243i bk3: 64a 159249i bk4: 64a 158839i bk5: 64a 158743i bk6: 16a 159374i bk7: 12a 159454i bk8: 76a 159372i bk9: 84a 159324i bk10: 60a 159421i bk11: 60a 159415i bk12: 0a 159547i bk13: 0a 159549i bk14: 0a 159550i bk15: 0a 159550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00920715
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158682 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01068
n_activity=3799 dram_eff=0.4485
bk0: 44a 159247i bk1: 40a 159252i bk2: 64a 159242i bk3: 64a 159255i bk4: 64a 158798i bk5: 64a 158800i bk6: 16a 159449i bk7: 12a 159453i bk8: 76a 159373i bk9: 84a 159328i bk10: 60a 159421i bk11: 60a 159422i bk12: 0a 159548i bk13: 0a 159549i bk14: 0a 159549i bk15: 0a 159550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00987151
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158678 n_act=15 n_pre=3 n_req=427 n_rd=650 n_write=204 bw_util=0.01071
n_activity=3844 dram_eff=0.4443
bk0: 46a 159225i bk1: 40a 159205i bk2: 64a 159228i bk3: 64a 159290i bk4: 64a 158867i bk5: 64a 158854i bk6: 16a 159445i bk7: 12a 159437i bk8: 76a 159377i bk9: 84a 159336i bk10: 60a 159421i bk11: 60a 159419i bk12: 0a 159546i bk13: 0a 159549i bk14: 0a 159550i bk15: 0a 159551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00921341
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158676 n_act=15 n_pre=3 n_req=428 n_rd=652 n_write=204 bw_util=0.01073
n_activity=3887 dram_eff=0.4404
bk0: 48a 159213i bk1: 40a 159258i bk2: 64a 159277i bk3: 64a 159334i bk4: 64a 158869i bk5: 64a 158834i bk6: 16a 159445i bk7: 12a 159437i bk8: 76a 159373i bk9: 84a 159332i bk10: 60a 159410i bk11: 60a 159416i bk12: 0a 159548i bk13: 0a 159549i bk14: 0a 159551i bk15: 0a 159551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00825447
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158684 n_act=15 n_pre=3 n_req=424 n_rd=644 n_write=204 bw_util=0.01063
n_activity=3843 dram_eff=0.4413
bk0: 44a 159230i bk1: 40a 159237i bk2: 64a 159293i bk3: 64a 159305i bk4: 64a 158837i bk5: 64a 158868i bk6: 16a 159423i bk7: 12a 159448i bk8: 76a 159373i bk9: 84a 159335i bk10: 60a 159419i bk11: 56a 159425i bk12: 0a 159547i bk13: 0a 159548i bk14: 0a 159548i bk15: 0a 159550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00656847
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158684 n_act=15 n_pre=3 n_req=424 n_rd=644 n_write=204 bw_util=0.01063
n_activity=3832 dram_eff=0.4426
bk0: 44a 159241i bk1: 40a 159230i bk2: 64a 159289i bk3: 64a 159306i bk4: 64a 158875i bk5: 64a 158833i bk6: 16a 159416i bk7: 12a 159450i bk8: 76a 159375i bk9: 84a 159353i bk10: 60a 159420i bk11: 56a 159426i bk12: 0a 159547i bk13: 0a 159548i bk14: 0a 159550i bk15: 0a 159552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00815418
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159550 n_nop=158678 n_act=17 n_pre=5 n_req=425 n_rd=646 n_write=204 bw_util=0.01065
n_activity=3815 dram_eff=0.4456
bk0: 44a 159240i bk1: 40a 159222i bk2: 66a 159271i bk3: 64a 159255i bk4: 64a 158839i bk5: 64a 158876i bk6: 16a 159425i bk7: 12a 159457i bk8: 76a 159372i bk9: 84a 159333i bk10: 60a 159418i bk11: 56a 159417i bk12: 0a 159549i bk13: 0a 159551i bk14: 0a 159552i bk15: 0a 159554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0075901

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24866, Miss = 328, Miss_rate = 0.013, Pending_hits = 145, Reservation_fails = 78
L2_cache_bank[1]: Access = 26719, Miss = 324, Miss_rate = 0.012, Pending_hits = 138, Reservation_fails = 105
L2_cache_bank[2]: Access = 19372, Miss = 324, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 116
L2_cache_bank[3]: Access = 19340, Miss = 324, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 33
L2_cache_bank[4]: Access = 20317, Miss = 325, Miss_rate = 0.016, Pending_hits = 134, Reservation_fails = 44
L2_cache_bank[5]: Access = 19525, Miss = 326, Miss_rate = 0.017, Pending_hits = 120, Reservation_fails = 64
L2_cache_bank[6]: Access = 18132, Miss = 327, Miss_rate = 0.018, Pending_hits = 138, Reservation_fails = 124
L2_cache_bank[7]: Access = 21086, Miss = 326, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 211
L2_cache_bank[8]: Access = 20001, Miss = 327, Miss_rate = 0.016, Pending_hits = 152, Reservation_fails = 317
L2_cache_bank[9]: Access = 18183, Miss = 324, Miss_rate = 0.018, Pending_hits = 151, Reservation_fails = 104
L2_cache_bank[10]: Access = 21246, Miss = 324, Miss_rate = 0.015, Pending_hits = 123, Reservation_fails = 10
L2_cache_bank[11]: Access = 20247, Miss = 325, Miss_rate = 0.016, Pending_hits = 120, Reservation_fails = 93
L2_cache_bank[12]: Access = 18319, Miss = 326, Miss_rate = 0.018, Pending_hits = 129, Reservation_fails = 87
L2_cache_bank[13]: Access = 20316, Miss = 322, Miss_rate = 0.016, Pending_hits = 120, Reservation_fails = 40
L2_cache_bank[14]: Access = 21183, Miss = 322, Miss_rate = 0.015, Pending_hits = 122, Reservation_fails = 21
L2_cache_bank[15]: Access = 18092, Miss = 323, Miss_rate = 0.018, Pending_hits = 121, Reservation_fails = 81
L2_total_cache_accesses = 326944
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 2169
L2_total_cache_reservation_fails = 1528
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1023
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.193
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=460586
icnt_total_pkts_simt_to_mem=868792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.7483
	minimum = 6
	maximum = 218
Network latency average = 12.1699
	minimum = 6
	maximum = 200
Slowest packet = 91180
Flit latency average = 12.3762
	minimum = 6
	maximum = 200
Slowest flit = 240493
Fragmentation average = 0.000280019
	minimum = 0
	maximum = 103
Injected packet rate average = 0.110681
	minimum = 0.0862506 (at node 8)
	maximum = 0.144955 (at node 16)
Accepted packet rate average = 0.110681
	minimum = 0.0862506 (at node 8)
	maximum = 0.144955 (at node 16)
Injected flit rate average = 0.214348
	minimum = 0.12791 (at node 21)
	maximum = 0.331217 (at node 6)
Accepted flit rate average= 0.214348
	minimum = 0.115049 (at node 8)
	maximum = 0.403391 (at node 16)
Injected packet length average = 1.93664
Accepted packet length average = 1.93664
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3023 (6 samples)
	minimum = 6 (6 samples)
	maximum = 174.333 (6 samples)
Network latency average = 14.004 (6 samples)
	minimum = 6 (6 samples)
	maximum = 156.5 (6 samples)
Flit latency average = 12.94 (6 samples)
	minimum = 6 (6 samples)
	maximum = 153.167 (6 samples)
Fragmentation average = 0.000312499 (6 samples)
	minimum = 0 (6 samples)
	maximum = 32.6667 (6 samples)
Injected packet rate average = 0.0517808 (6 samples)
	minimum = 0.0396254 (6 samples)
	maximum = 0.0805182 (6 samples)
Accepted packet rate average = 0.0517808 (6 samples)
	minimum = 0.0396254 (6 samples)
	maximum = 0.0805182 (6 samples)
Injected flit rate average = 0.125041 (6 samples)
	minimum = 0.0688287 (6 samples)
	maximum = 0.261586 (6 samples)
Accepted flit rate average = 0.125041 (6 samples)
	minimum = 0.0712844 (6 samples)
	maximum = 0.211305 (6 samples)
Injected packet size average = 2.41481 (6 samples)
Accepted packet size average = 2.41481 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 167918 (inst/sec)
gpgpu_simulation_rate = 1806 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,209541)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,209541)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,209541)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,209541)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,209541)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (811,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (852,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (853,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (886,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (896,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (900,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (903,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (907,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (915,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (921,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (926,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (929,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (937,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (941,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (943,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (947,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (956,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (962,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (963,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (964,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (966,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (975,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (975,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (976,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (983,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (988,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (995,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1002,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1007,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1009,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1013,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1019,209541), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1019,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1023,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1025,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1027,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1028,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1031,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1035,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1050,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1057,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1060,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1064,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1064,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1065,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1074,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1078,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1083,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1084,209541), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1096,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1099,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1100,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1103,209541), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1109,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1119,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1139,209541), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 10.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1140
gpu_sim_insn = 116864
gpu_ipc =     102.5123
gpu_tot_sim_cycle = 210681
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      93.0096
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48094
gpu_total_sim_rate=167481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385891
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22601, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45262, Miss = 23116, Miss_rate = 0.511, Pending_hits = 3370, Reservation_fails = 56842
	L1D_cache_core[5]: Access = 45738, Miss = 23234, Miss_rate = 0.508, Pending_hits = 3269, Reservation_fails = 58570
	L1D_cache_core[6]: Access = 45228, Miss = 23251, Miss_rate = 0.514, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35769, Miss = 17846, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 45988, Miss = 23038, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 46122, Miss = 23225, Miss_rate = 0.504, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324535
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 773860
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225025
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5161, 5161, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1207621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33774
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1207621
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1620432	W0_Idle:109364	W0_Scoreboard:2896634	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270192 {8:33774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4593264 {136:33774,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 210680 
mrq_lat_table:3651 	783 	1461 	413 	443 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319071 	8584 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18146 	39828 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16007 	14087 	3410 	283 	2 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111489 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	401 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0        20         0         0         0         0        12        10         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        12        10         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        12        10         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        12        10         0         0         0         0         0         0 
dram[4]:         0         0         0        36         0         0         0         0        12        11         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[7]:        30        34         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[8]:        30        34         0         0         0         0         0         0        12        12         0         0         0         0         0         0 
dram[9]:         0        34         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[11]:        36         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[12]:        36         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0        10        12         0         0         0         0         0         0 
dram[15]:         2         0        20         0         0         0         0         0        10        12         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1400      2177      2505      1700      1619      1050      1089       941      6340       337       350         0         0 
dram[1]:      2227      2559      1186      1168      2174      2462      1695      1629      1035      1084      4660     10456       355       334         0         0 
dram[2]:      2231      2913      1164      1236      2170      2450      1704      1626      1031      1101      5079     10867       351       330         0         0 
dram[3]:      2237      2937      1160      1223      2192      2552      1703      1625      1035      1046      5364     11191       350       329         0         0 
dram[4]:      2241      2941      1252      1211      2186      2158      1714      1641      1067      1043      5692     11594       339       346         0         0 
dram[5]:      2242      2973      1223      1210      2354      2150      1708      1637      1077      1028      6051     11953       338       427         0         0 
dram[6]:      2249      2984      1214      1252      2204      2143      1718      1634      1038      1025      1005       413       335       413         0         0 
dram[7]:      2253      3007      1256      1239      2383      2200      1722      1721      1031      1050       677       859       334       435         0         0 
dram[8]:      2258      3032      1310      1309      2372      2140      1730      1717      1017      1067      2990      1305       346       350         0         0 
dram[9]:      2263      3088      1207      1223      2409      2136      1729      1725      1013      1071      7589      1676       343       346         0         0 
dram[10]:      2211      2669      1154      1169      2396      2132      1672      1722      1020      1028      7950      2026       342       343         0         0 
dram[11]:      2216      3080      1150      1168      2493      2182      1703      1726      1043      1025      8274      2413       338       423         0         0 
dram[12]:      2790      3108      1160      1462      2443      2178      1668      1676      1047      1009      8626      2790       334       419         0         0 
dram[13]:      2614      3113      1158      1243      2431      2165      1676      1685      1059      1008      8999      3108       330       409         0         0 
dram[14]:      2403      3155      1197      1227      2420      2161      1615      1682      1039      1020       731       916       329       341         0         0 
dram[15]:      1443      3176      1468      1155      2522      2405      1622      1688      1038      1039       673       749       355       338         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 12.333333 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 30.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 19.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.500000 30.000000 30.000000  3.000000  4.000000      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 20.000000 21.000000 30.000000 30.000000  4.000000  4.000000      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 20.000000 21.000000 30.000000 30.000000  4.000000  4.000000      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 60.000000 62.000000 14.000000 10.000000 20.000000 21.000000 30.000000 30.000000  4.000000  2.000000      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 60.000000 62.000000 14.000000 10.000000 20.000000 21.000000 30.000000 30.000000  4.000000  2.000000      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 62.000000 62.000000 14.000000 10.000000 19.000000 21.000000 30.000000 30.000000  4.000000  2.000000      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 30.000000  4.000000  2.000000      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 30.000000  4.000000  2.000000      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 30.000000  4.000000  2.000000      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 28.000000  4.000000  2.000000      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 28.000000  4.000000  2.000000      -nan      -nan 
dram[15]: 18.000000 34.000000 12.333333 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 30.000000 28.000000  4.000000  2.000000      -nan      -nan 
average row locality = 6930/276 = 25.108696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        33        32        32         8         8        40        40        30        30         2         4         0         0 
dram[1]:        20        20        32        32        32        32         8         8        40        40        30        30         2         4         0         0 
dram[2]:        20        20        32        32        32        32         8         8        40        40        30        30         2         4         0         0 
dram[3]:        20        20        32        32        32        32         8         8        40        40        30        30         2         4         0         0 
dram[4]:        20        20        32        34        32        32         8         8        40        41        30        30         3         4         0         0 
dram[5]:        20        20        32        32        32        32         8         8        40        42        30        30         4         4         0         0 
dram[6]:        21        20        32        32        32        32         8         8        40        42        30        30         4         4         0         0 
dram[7]:        22        22        30        32        32        32         8         6        40        42        30        30         4         2         0         0 
dram[8]:        21        22        32        32        32        32         8         6        40        42        30        30         4         2         0         0 
dram[9]:        20        22        32        32        32        32         8         6        38        42        30        30         4         2         0         0 
dram[10]:        22        20        32        32        32        32         8         6        38        42        30        30         4         2         0         0 
dram[11]:        23        20        32        32        32        32         8         6        38        42        30        30         4         2         0         0 
dram[12]:        24        20        32        32        32        32         8         6        38        42        30        30         4         2         0         0 
dram[13]:        22        20        32        32        32        32         8         6        38        42        30        28         4         2         0         0 
dram[14]:        22        20        32        32        32        32         8         6        38        42        30        28         4         2         0         0 
dram[15]:        22        20        33        32        32        32         8         6        38        42        30        28         4         2         0         0 
total reads: 5300
min_bank_accesses = 0!
chip skew: 335/328 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2116      3648      6807      5184       120       112       121       147     53317     47744      2875      2791      2593      2563    none      none  
dram[1]:       2480      3656      6140      5178       121       118       140       162     57315     51299      2760      2848      2775      2942    none      none  
dram[2]:       2493      3677      6361      5678       126       119       122       143     25507     46176      2894      2930      2436      2706    none      none  
dram[3]:       2185      3947      6654      5514       122       115       127       157     22244     52026      2780      2954      2746      2664    none      none  
dram[4]:       2760      3030      4529      4510       123       116       123       151     26225     53834      2732      2720      2777      3055    none      none  
dram[5]:       2198      3558      5565      4794       116       116       127       158     25556     46721      2728      2752      2698      2765    none      none  
dram[6]:       2386      3317      5252      4892       120       115       129       154     23883     43044      3204      3289      2202      2189    none      none  
dram[7]:       2331      3206      4990      5097       125       120       131       133     28551     50301      3073      3678      3114      3140    none      none  
dram[8]:       2022      3566      4598      4484       115       116       138       143     28460     45784      2920      2828      3084      3005    none      none  
dram[9]:       2709      2953      4622      5867       114       115       125       131     23612     43961      2860      3128      2386      2323    none      none  
dram[10]:       2964      3660      5129      5299       113       117       165       152     28384     53840      3023      2898      3270      3297    none      none  
dram[11]:       3399      3424      4316      4876       113       117       153       137     27688     48883      2924      3221      2787      3246    none      none  
dram[12]:       3087      3356      4644      4921       115       118       148       129     27172     41072      3135      3082      2192      2816    none      none  
dram[13]:       3216      3815      5316      4535       114       118       160       139     30025     47175      2886      3413      2476      2899    none      none  
dram[14]:       3528      3211      4051      4848       114       121       146       130     29696     50444      3349      3350      2737      2689    none      none  
dram[15]:       2977      3914      4566      4035       111       110       155       152     24391     44424      2957      3539      2428      1987    none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437         0         0
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       278       383       512         0         0
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       288       495       491         0         0
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499         0         0
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489         0         0
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517         0         0
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429         0         0
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472         0         0
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       289       525       420         0         0
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       296       436       332         0         0
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       287       568       547         0         0
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       283       464       514         0         0
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       292       367       462         0         0
dram[13]:        575       529       504       455       284       508       322       326       424       408       286       282       423       404         0         0
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384         0         0
dram[15]:        617       564       663       610       252       245       316       370       575       531       304       295       421       296         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159516 n_act=20 n_pre=6 n_req=438 n_rd=668 n_write=208 bw_util=0.01092
n_activity=3981 dram_eff=0.4401
bk0: 42a 160083i bk1: 44a 160098i bk2: 64a 160192i bk3: 66a 160138i bk4: 64a 159736i bk5: 64a 159731i bk6: 16a 160280i bk7: 16a 160310i bk8: 80a 160230i bk9: 80a 160221i bk10: 60a 160286i bk11: 60a 160287i bk12: 4a 160397i bk13: 8a 160384i bk14: 0a 160418i bk15: 0a 160420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00662644
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159536 n_act=16 n_pre=2 n_req=432 n_rd=660 n_write=204 bw_util=0.01077
n_activity=3868 dram_eff=0.4467
bk0: 40a 160113i bk1: 40a 160105i bk2: 64a 160160i bk3: 64a 160121i bk4: 64a 159739i bk5: 64a 159641i bk6: 16a 160277i bk7: 16a 160322i bk8: 80a 160238i bk9: 80a 160208i bk10: 60a 160280i bk11: 60a 160287i bk12: 4a 160396i bk13: 8a 160379i bk14: 0a 160416i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0113017
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159536 n_act=16 n_pre=2 n_req=432 n_rd=660 n_write=204 bw_util=0.01077
n_activity=3883 dram_eff=0.445
bk0: 40a 160114i bk1: 40a 160095i bk2: 64a 160224i bk3: 64a 160098i bk4: 64a 159665i bk5: 64a 159668i bk6: 16a 160260i bk7: 16a 160313i bk8: 80a 160233i bk9: 80a 160219i bk10: 60a 160289i bk11: 60a 160280i bk12: 4a 160400i bk13: 8a 160384i bk14: 0a 160415i bk15: 0a 160416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123677
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159536 n_act=16 n_pre=2 n_req=432 n_rd=660 n_write=204 bw_util=0.01077
n_activity=3846 dram_eff=0.4493
bk0: 40a 160105i bk1: 40a 160103i bk2: 64a 160209i bk3: 64a 160134i bk4: 64a 159762i bk5: 64a 159676i bk6: 16a 160232i bk7: 16a 160297i bk8: 80a 160228i bk9: 80a 160231i bk10: 60a 160288i bk11: 60a 160291i bk12: 4a 160399i bk13: 8a 160378i bk14: 0a 160414i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00867733
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159526 n_act=17 n_pre=3 n_req=436 n_rd=668 n_write=204 bw_util=0.01087
n_activity=3933 dram_eff=0.4434
bk0: 40a 160115i bk1: 40a 160111i bk2: 64a 160205i bk3: 68a 160151i bk4: 64a 159748i bk5: 64a 159721i bk6: 16a 160265i bk7: 16a 160269i bk8: 80a 160233i bk9: 82a 160207i bk10: 60a 160286i bk11: 60a 160288i bk12: 6a 160393i bk13: 8a 160390i bk14: 0a 160414i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00680722
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159532 n_act=16 n_pre=2 n_req=434 n_rd=668 n_write=200 bw_util=0.01082
n_activity=3907 dram_eff=0.4443
bk0: 40a 160105i bk1: 40a 160091i bk2: 64a 160196i bk3: 64a 160222i bk4: 64a 159773i bk5: 64a 159706i bk6: 16a 160292i bk7: 16a 160284i bk8: 80a 160237i bk9: 84a 160182i bk10: 60a 160285i bk11: 60a 160286i bk12: 8a 160387i bk13: 8a 160379i bk14: 0a 160413i bk15: 0a 160417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0066202
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159526 n_act=18 n_pre=4 n_req=435 n_rd=670 n_write=200 bw_util=0.01085
n_activity=3865 dram_eff=0.4502
bk0: 42a 160104i bk1: 40a 160122i bk2: 64a 160210i bk3: 64a 160184i bk4: 64a 159747i bk5: 64a 159632i bk6: 16a 160254i bk7: 16a 160286i bk8: 80a 160217i bk9: 84a 160218i bk10: 60a 160286i bk11: 60a 160271i bk12: 8a 160388i bk13: 8a 160381i bk14: 0a 160417i bk15: 0a 160420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00817863
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159530 n_act=19 n_pre=5 n_req=432 n_rd=664 n_write=200 bw_util=0.01077
n_activity=3941 dram_eff=0.4385
bk0: 44a 160102i bk1: 44a 160113i bk2: 60a 160226i bk3: 64a 160199i bk4: 64a 159846i bk5: 64a 159686i bk6: 16a 160265i bk7: 12a 160290i bk8: 80a 160227i bk9: 84a 160189i bk10: 60a 160287i bk11: 60a 160287i bk12: 8a 160390i bk13: 4a 160400i bk14: 0a 160418i bk15: 0a 160419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00634592
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159524 n_act=19 n_pre=5 n_req=435 n_rd=666 n_write=204 bw_util=0.01085
n_activity=3963 dram_eff=0.4391
bk0: 42a 160092i bk1: 44a 160094i bk2: 64a 160149i bk3: 64a 160136i bk4: 64a 159841i bk5: 64a 159705i bk6: 16a 160271i bk7: 12a 160323i bk8: 80a 160232i bk9: 84a 160197i bk10: 60a 160279i bk11: 60a 160289i bk12: 8a 160391i bk13: 4a 160390i bk14: 0a 160416i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00864616
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159530 n_act=17 n_pre=3 n_req=434 n_rd=660 n_write=208 bw_util=0.01082
n_activity=3853 dram_eff=0.4506
bk0: 40a 160102i bk1: 44a 160093i bk2: 64a 160111i bk3: 64a 160117i bk4: 64a 159707i bk5: 64a 159611i bk6: 16a 160242i bk7: 12a 160322i bk8: 76a 160240i bk9: 84a 160192i bk10: 60a 160289i bk11: 60a 160284i bk12: 8a 160393i bk13: 4a 160390i bk14: 0a 160417i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00927577
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159536 n_act=16 n_pre=2 n_req=432 n_rd=660 n_write=204 bw_util=0.01077
n_activity=3843 dram_eff=0.4496
bk0: 44a 160114i bk1: 40a 160119i bk2: 64a 160109i bk3: 64a 160123i bk4: 64a 159666i bk5: 64a 159668i bk6: 16a 160317i bk7: 12a 160322i bk8: 76a 160242i bk9: 84a 160197i bk10: 60a 160290i bk11: 60a 160291i bk12: 8a 160389i bk13: 4a 160377i bk14: 0a 160416i bk15: 0a 160417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00998018
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159532 n_act=17 n_pre=3 n_req=433 n_rd=662 n_write=204 bw_util=0.0108
n_activity=3895 dram_eff=0.4447
bk0: 46a 160092i bk1: 40a 160072i bk2: 64a 160095i bk3: 64a 160157i bk4: 64a 159734i bk5: 64a 159723i bk6: 16a 160314i bk7: 12a 160306i bk8: 76a 160246i bk9: 84a 160205i bk10: 60a 160290i bk11: 60a 160288i bk12: 8a 160388i bk13: 4a 160389i bk14: 0a 160416i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0093007
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159530 n_act=17 n_pre=3 n_req=434 n_rd=664 n_write=204 bw_util=0.01082
n_activity=3936 dram_eff=0.4411
bk0: 48a 160080i bk1: 40a 160125i bk2: 64a 160144i bk3: 64a 160201i bk4: 64a 159737i bk5: 64a 159702i bk6: 16a 160314i bk7: 12a 160306i bk8: 76a 160242i bk9: 84a 160201i bk10: 60a 160279i bk11: 60a 160285i bk12: 8a 160390i bk13: 4a 160391i bk14: 0a 160417i bk15: 0a 160418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00837811
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159538 n_act=17 n_pre=3 n_req=430 n_rd=656 n_write=204 bw_util=0.01072
n_activity=3897 dram_eff=0.4414
bk0: 44a 160097i bk1: 40a 160104i bk2: 64a 160161i bk3: 64a 160173i bk4: 64a 159705i bk5: 64a 159736i bk6: 16a 160291i bk7: 12a 160316i bk8: 76a 160242i bk9: 84a 160204i bk10: 60a 160288i bk11: 56a 160294i bk12: 8a 160389i bk13: 4a 160393i bk14: 0a 160414i bk15: 0a 160417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00663891
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159538 n_act=17 n_pre=3 n_req=430 n_rd=656 n_write=204 bw_util=0.01072
n_activity=3882 dram_eff=0.4431
bk0: 44a 160108i bk1: 40a 160097i bk2: 64a 160156i bk3: 64a 160173i bk4: 64a 159743i bk5: 64a 159701i bk6: 16a 160285i bk7: 12a 160319i bk8: 76a 160244i bk9: 84a 160222i bk10: 60a 160289i bk11: 56a 160295i bk12: 8a 160390i bk13: 4a 160392i bk14: 0a 160417i bk15: 0a 160419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0081911
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160418 n_nop=159532 n_act=19 n_pre=5 n_req=431 n_rd=658 n_write=204 bw_util=0.01075
n_activity=3863 dram_eff=0.4463
bk0: 44a 160107i bk1: 40a 160089i bk2: 66a 160138i bk3: 64a 160122i bk4: 64a 159707i bk5: 64a 159744i bk6: 16a 160293i bk7: 12a 160325i bk8: 76a 160241i bk9: 84a 160202i bk10: 60a 160288i bk11: 56a 160287i bk12: 8a 160394i bk13: 4a 160403i bk14: 0a 160418i bk15: 0a 160420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0076176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24928, Miss = 334, Miss_rate = 0.013, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 26785, Miss = 330, Miss_rate = 0.012, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19432, Miss = 330, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19400, Miss = 330, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20416, Miss = 334, Miss_rate = 0.016, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19607, Miss = 334, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18206, Miss = 335, Miss_rate = 0.018, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21154, Miss = 332, Miss_rate = 0.016, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20065, Miss = 333, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18239, Miss = 330, Miss_rate = 0.018, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 21310, Miss = 330, Miss_rate = 0.015, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20315, Miss = 331, Miss_rate = 0.016, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18375, Miss = 332, Miss_rate = 0.018, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20380, Miss = 328, Miss_rate = 0.016, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21251, Miss = 328, Miss_rate = 0.015, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18148, Miss = 329, Miss_rate = 0.018, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 328011
L2_total_cache_misses = 5300
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=463841
icnt_total_pkts_simt_to_mem=870739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.5267
	minimum = 6
	maximum = 168
Network latency average = 17.0534
	minimum = 6
	maximum = 168
Slowest packet = 654666
Flit latency average = 15.4698
	minimum = 6
	maximum = 168
Slowest flit = 1331088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0603848
	minimum = 0.0473684 (at node 5)
	maximum = 0.0868421 (at node 19)
Accepted packet rate average = 0.0603848
	minimum = 0.0473684 (at node 5)
	maximum = 0.0868421 (at node 19)
Injected flit rate average = 0.147199
	minimum = 0.0850877 (at node 4)
	maximum = 0.307895 (at node 19)
Accepted flit rate average= 0.147199
	minimum = 0.0824561 (at node 24)
	maximum = 0.208772 (at node 0)
Injected packet length average = 2.43768
Accepted packet length average = 2.43768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1915 (7 samples)
	minimum = 6 (7 samples)
	maximum = 173.429 (7 samples)
Network latency average = 14.4396 (7 samples)
	minimum = 6 (7 samples)
	maximum = 158.143 (7 samples)
Flit latency average = 13.3014 (7 samples)
	minimum = 6 (7 samples)
	maximum = 155.286 (7 samples)
Fragmentation average = 0.000267856 (7 samples)
	minimum = 0 (7 samples)
	maximum = 28 (7 samples)
Injected packet rate average = 0.05301 (7 samples)
	minimum = 0.0407315 (7 samples)
	maximum = 0.0814216 (7 samples)
Accepted packet rate average = 0.05301 (7 samples)
	minimum = 0.0407315 (7 samples)
	maximum = 0.0814216 (7 samples)
Injected flit rate average = 0.128206 (7 samples)
	minimum = 0.0711514 (7 samples)
	maximum = 0.268201 (7 samples)
Accepted flit rate average = 0.128206 (7 samples)
	minimum = 0.0728804 (7 samples)
	maximum = 0.210943 (7 samples)
Injected packet size average = 2.41853 (7 samples)
Accepted packet size average = 2.41853 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 167481 (inst/sec)
gpgpu_simulation_rate = 1800 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,210681)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,210681)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 211181  inst.: 19624804 (ipc=58.9) sim_rate=167733 (inst/sec) elapsed = 0:0:01:57 / Sun Jul 29 09:44:07 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1906,210681), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2186,210681), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 4.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2187
gpu_sim_insn = 94721
gpu_ipc =      43.3109
gpu_tot_sim_cycle = 212868
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      92.4990
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=168291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387633
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22601, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 45228, Miss = 23251, Miss_rate = 0.514, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35769, Miss = 17846, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 45988, Miss = 23038, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 46122, Miss = 23225, Miss_rate = 0.504, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324685
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 774295
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225460
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5161, 5161, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1208356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33874
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208356
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1620861	W0_Idle:110367	W0_Scoreboard:2900096	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270992 {8:33874,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4606864 {136:33874,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 212867 
mrq_lat_table:3731 	805 	1510 	450 	455 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319177 	8628 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18267 	39857 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16034 	14108 	3429 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111539 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0        20         0         0         0         0        12        10         0         0         2         4         0         0 
dram[1]:         0         0         0         0         0         0         0         0        12        10         0         0         2         4         0         0 
dram[2]:         0         0         0         0         0         0         0         0        12        10         0         0         2         4         0         0 
dram[3]:         0         0         0         0         0         0         0         0        12        10         0         0         2         4         0         0 
dram[4]:         0         0         0        36         0         0         0         0        12        11         0         0         3         4         0         0 
dram[5]:         0         0         0         0         0         0         0         0        12        12         0         0         4         4         0         0 
dram[6]:        30         0         0         0         0         0         0         0        12        12         0         0         4         4         0         0 
dram[7]:        30        34         0         0         0         0         0         0        12        12         0         0         4         2         0         0 
dram[8]:        30        34         0         0         0         0         0         0        12        12         0         0         4         2         0         0 
dram[9]:         0        34         0         0         0         0         0         0        10        12         0         0         4         2         0         0 
dram[10]:         0         0         0         0         0         0         0         0        10        12         0         0         4         2         0         0 
dram[11]:        36         0         0         0         0         0         0         0        10        12         0         0         4         2         0         0 
dram[12]:        36         0         0         0         0         0         0         0        10        12         0         0         4         2         0         0 
dram[13]:         1         0         0         0         0         0         0         0        10        12         0         0         4         2         0         0 
dram[14]:         2         0         0         0         0         0         0         0        10        12         0         0         4         2         0         0 
dram[15]:         2         0        20         0         0         0         0         0        10        12         0         0         4         2         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1400      2177      2505      1700      1619      1050      1089       941      6340      1081       734         0         0 
dram[1]:      2227      2559      1186      1168      2174      2462      1695      1629      1035      1084      4660     10456      1002       797         0         0 
dram[2]:      2231      2913      1164      1236      2170      2450      1704      1626      1031      1101      5079     10867       994       797         0         0 
dram[3]:      2237      2937      1160      1223      2192      2552      1703      1625      1035      1046      5364     11191      1103       794         0         0 
dram[4]:      2241      2941      1252      1211      2186      2158      1714      1641      1067      1043      5692     11594      1102       773         0         0 
dram[5]:      2242      2973      1223      1210      2354      2150      1708      1637      1077      1028      6051     11953      1194       876         0         0 
dram[6]:      2249      2984      1214      1252      2204      2143      1718      1634      1038      1025      1005       413      1193       875         0         0 
dram[7]:      2253      3007      1256      1239      2383      2200      1722      1721      1031      1050       677       859      1144       681         0         0 
dram[8]:      2258      3032      1310      1309      2372      2140      1730      1717      1017      1067      2990      1305      1119       762         0         0 
dram[9]:      2263      3088      1207      1223      2409      2136      1729      1725      1013      1071      7589      1676      1159       805         0         0 
dram[10]:      2211      2669      1154      1169      2396      2132      1672      1722      1020      1028      7950      2026      1149       804         0         0 
dram[11]:      2216      3080      1150      1168      2493      2182      1703      1726      1043      1025      8274      2413       734       716         0         0 
dram[12]:      2790      3108      1160      1462      2443      2178      1668      1676      1047      1009      8626      2790       734       716         0         0 
dram[13]:      2614      3113      1158      1243      2431      2165      1676      1685      1059      1008      8999      3108       774      1354         0         0 
dram[14]:      2403      3155      1197      1227      2420      2161      1615      1682      1039      1020       731       916       772      1442         0         0 
dram[15]:      1443      3176      1468      1155      2522      2405      1622      1688      1038      1039       673       749       733      1484         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 12.333333 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 34.000000 32.000000  4.000000  3.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 34.000000 32.000000  4.000000  3.000000      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 34.000000 32.000000  4.000000  3.000000      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.000000 34.000000 32.000000  4.000000  3.000000      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 19.000000 60.000000 62.000000 14.000000 12.000000 20.000000 20.500000 34.000000 32.000000  4.500000  3.000000      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 20.000000 21.000000 34.000000 32.000000  5.000000  3.000000      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 60.000000 62.000000 14.000000 12.000000 20.000000 21.000000 34.000000 32.000000  5.000000  3.000000      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 60.000000 62.000000 14.000000 10.000000 20.000000 21.000000 34.000000 32.000000  5.000000  2.000000      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 60.000000 62.000000 14.000000 10.000000 20.000000 21.000000 34.000000 32.000000  5.000000  2.000000      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 62.000000 62.000000 14.000000 10.000000 19.000000 21.000000 34.000000 32.000000  4.000000  2.000000      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 32.000000 32.000000  3.000000  2.000000      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 32.000000 32.000000  3.000000  2.000000      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 32.000000 32.000000  3.000000  2.000000      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 32.000000 30.000000  3.000000  3.000000      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 32.000000 34.000000  3.000000  3.000000      -nan      -nan 
dram[15]: 18.000000 34.000000 12.333333 34.000000 62.000000 62.000000 12.000000 10.000000 19.000000 21.000000 32.000000 34.000000  3.000000  3.000000      -nan      -nan 
average row locality = 7130/308 = 23.149351
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        33        32        32         8         8        40        40        32        32         6         6         0         0 
dram[1]:        20        20        32        32        32        32         8         8        40        40        32        32         6         6         0         0 
dram[2]:        20        20        32        32        32        32         8         8        40        40        32        32         6         6         0         0 
dram[3]:        20        20        32        32        32        32         8         8        40        40        32        32         6         6         0         0 
dram[4]:        20        20        32        34        32        32         8         8        40        41        32        32         7         6         0         0 
dram[5]:        20        20        32        32        32        32         8         8        40        42        32        32         8         6         0         0 
dram[6]:        21        20        32        32        32        32         8         8        40        42        32        32         8         6         0         0 
dram[7]:        22        22        30        32        32        32         8         6        40        42        32        32         8         4         0         0 
dram[8]:        21        22        32        32        32        32         8         6        40        42        32        32         8         4         0         0 
dram[9]:        20        22        32        32        32        32         8         6        38        42        32        32         7         4         0         0 
dram[10]:        22        20        32        32        32        32         8         6        38        42        31        32         6         4         0         0 
dram[11]:        23        20        32        32        32        32         8         6        38        42        32        32         6         4         0         0 
dram[12]:        24        20        32        32        32        32         8         6        38        42        32        32         6         4         0         0 
dram[13]:        22        20        32        32        32        32         8         6        38        42        32        30         6         4         0         0 
dram[14]:        22        20        32        32        32        32         8         6        38        42        32        32         6         4         0         0 
dram[15]:        22        20        33        32        32        32         8         6        38        42        32        32         6         4         0         0 
total reads: 5450
min_bank_accesses = 0!
chip skew: 345/336 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       2116      3648      6807      5184       120       112       121       147     53317     47744      2549      2630       756      1783    none      none  
dram[1]:       2480      3656      6140      5178       121       118       140       162     57315     51299      2447      2687       807      2047    none      none  
dram[2]:       2493      3677      6361      5678       126       119       122       143     25507     46176      2566      2765       722      1892    none      none  
dram[3]:       2185      3947      6654      5514       122       115       127       157     22244     52026      2466      2784       794      1869    none      none  
dram[4]:       2760      3030      4529      4510       123       116       123       151     26225     53834      2423      2563      1022      2133    none      none  
dram[5]:       2198      3558      5565      4794       116       116       127       158     25556     46721      2419      2596      1167      1936    none      none  
dram[6]:       2386      3317      5252      4892       120       115       129       154     23883     43044      2839      3100       969      1559    none      none  
dram[7]:       2331      3206      4990      5097       125       120       131       133     28551     50301      2723      3469      1332      1718    none      none  
dram[8]:       2022      3566      4598      4484       115       116       138       143     28460     45784      2588      2673      1322      1654    none      none  
dram[9]:       2709      2953      4622      5867       114       115       125       131     23612     43961      2536      2951      1275      1297    none      none  
dram[10]:       2964      3660      5129      5299       113       117       165       152     28384     53840      2840      2737      2253      1788    none      none  
dram[11]:       3399      3424      4316      4876       113       117       153       137     27688     48883      2755      3039      1936      1773    none      none  
dram[12]:       3087      3356      4644      4921       115       118       148       129     27172     41072      2953      2910      1541      1562    none      none  
dram[13]:       3216      3815      5316      4535       114       118       160       139     30025     47175      2724      3201      1740      1037    none      none  
dram[14]:       3528      3211      4051      4848       114       121       146       130     29696     50444      3159      2784      1917       973    none      none  
dram[15]:       2977      3914      4566      4035       111       110       155       152     24391     44424      2787      2939      1699       735    none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437         0         0
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512         0         0
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491         0         0
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499         0         0
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489         0         0
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517         0         0
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429         0         0
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472         0         0
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420         0         0
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332         0         0
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547         0         0
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514         0         0
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462         0         0
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404         0         0
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384         0         0
dram[15]:        617       564       663       610       252       245       316       370       575       531       304       295       421       296         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161149 n_act=22 n_pre=8 n_req=452 n_rd=688 n_write=216 bw_util=0.01115
n_activity=4123 dram_eff=0.4385
bk0: 42a 161746i bk1: 44a 161761i bk2: 64a 161856i bk3: 66a 161803i bk4: 64a 161401i bk5: 64a 161396i bk6: 16a 161945i bk7: 16a 161975i bk8: 80a 161896i bk9: 80a 161888i bk10: 64a 161911i bk11: 64a 161944i bk12: 12a 162010i bk13: 12a 162031i bk14: 0a 162081i bk15: 0a 162083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00678048
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161169 n_act=18 n_pre=4 n_req=446 n_rd=680 n_write=212 bw_util=0.01101
n_activity=4012 dram_eff=0.4447
bk0: 40a 161776i bk1: 40a 161768i bk2: 64a 161825i bk3: 64a 161786i bk4: 64a 161404i bk5: 64a 161306i bk6: 16a 161942i bk7: 16a 161987i bk8: 80a 161904i bk9: 80a 161874i bk10: 64a 161911i bk11: 64a 161944i bk12: 12a 162002i bk13: 12a 162026i bk14: 0a 162079i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0113954
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161169 n_act=18 n_pre=4 n_req=446 n_rd=680 n_write=212 bw_util=0.01101
n_activity=4027 dram_eff=0.443
bk0: 40a 161777i bk1: 40a 161759i bk2: 64a 161889i bk3: 64a 161763i bk4: 64a 161330i bk5: 64a 161333i bk6: 16a 161925i bk7: 16a 161978i bk8: 80a 161899i bk9: 80a 161885i bk10: 64a 161919i bk11: 64a 161937i bk12: 12a 162009i bk13: 12a 162031i bk14: 0a 162078i bk15: 0a 162079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0125491
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161169 n_act=18 n_pre=4 n_req=446 n_rd=680 n_write=212 bw_util=0.01101
n_activity=3974 dram_eff=0.4489
bk0: 40a 161768i bk1: 40a 161766i bk2: 64a 161874i bk3: 64a 161799i bk4: 64a 161427i bk5: 64a 161341i bk6: 16a 161897i bk7: 16a 161962i bk8: 80a 161894i bk9: 80a 161897i bk10: 64a 161909i bk11: 64a 161948i bk12: 12a 162005i bk13: 12a 162017i bk14: 0a 162077i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00897071
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f9e42689ae0 :  mf: uid=1811270, sid04:w15, part=4, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (212867), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161160 n_act=19 n_pre=5 n_req=450 n_rd=687 n_write=212 bw_util=0.01109
n_activity=4065 dram_eff=0.4423
bk0: 40a 161778i bk1: 40a 161774i bk2: 64a 161869i bk3: 68a 161815i bk4: 64a 161413i bk5: 64a 161386i bk6: 16a 161930i bk7: 16a 161934i bk8: 80a 161900i bk9: 82a 161874i bk10: 64a 161915i bk11: 64a 161945i bk12: 13a 162004i bk13: 12a 162029i bk14: 0a 162077i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00699642
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161165 n_act=18 n_pre=4 n_req=448 n_rd=688 n_write=208 bw_util=0.01106
n_activity=4045 dram_eff=0.443
bk0: 40a 161768i bk1: 40a 161754i bk2: 64a 161860i bk3: 64a 161886i bk4: 64a 161438i bk5: 64a 161371i bk6: 16a 161957i bk7: 16a 161949i bk8: 80a 161904i bk9: 84a 161849i bk10: 64a 161916i bk11: 64a 161944i bk12: 16a 162000i bk13: 12a 162018i bk14: 0a 162076i bk15: 0a 162080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00676814
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161159 n_act=20 n_pre=6 n_req=449 n_rd=690 n_write=208 bw_util=0.01108
n_activity=4006 dram_eff=0.4483
bk0: 42a 161767i bk1: 40a 161785i bk2: 64a 161874i bk3: 64a 161848i bk4: 64a 161412i bk5: 64a 161297i bk6: 16a 161919i bk7: 16a 161951i bk8: 80a 161884i bk9: 84a 161885i bk10: 64a 161917i bk11: 64a 161929i bk12: 16a 161989i bk13: 12a 162017i bk14: 0a 162080i bk15: 0a 162083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0084031
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161163 n_act=21 n_pre=7 n_req=446 n_rd=684 n_write=208 bw_util=0.01101
n_activity=4085 dram_eff=0.4367
bk0: 44a 161765i bk1: 44a 161776i bk2: 60a 161891i bk3: 64a 161864i bk4: 64a 161511i bk5: 64a 161351i bk6: 16a 161930i bk7: 12a 161955i bk8: 80a 161893i bk9: 84a 161855i bk10: 64a 161918i bk11: 64a 161944i bk12: 16a 162003i bk13: 8a 162047i bk14: 0a 162081i bk15: 0a 162082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00645965
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161157 n_act=21 n_pre=7 n_req=449 n_rd=686 n_write=212 bw_util=0.01108
n_activity=4107 dram_eff=0.4373
bk0: 42a 161755i bk1: 44a 161757i bk2: 64a 161813i bk3: 64a 161801i bk4: 64a 161506i bk5: 64a 161370i bk6: 16a 161936i bk7: 12a 161988i bk8: 80a 161898i bk9: 84a 161864i bk10: 64a 161910i bk11: 64a 161946i bk12: 16a 162000i bk13: 8a 162037i bk14: 0a 162079i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00887817
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161167 n_act=19 n_pre=5 n_req=446 n_rd=678 n_write=214 bw_util=0.01101
n_activity=3966 dram_eff=0.4498
bk0: 40a 161765i bk1: 44a 161756i bk2: 64a 161775i bk3: 64a 161782i bk4: 64a 161372i bk5: 64a 161276i bk6: 16a 161907i bk7: 12a 161987i bk8: 76a 161906i bk9: 84a 161859i bk10: 64a 161909i bk11: 64a 161941i bk12: 14a 162018i bk13: 8a 162037i bk14: 0a 162080i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00947663
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161181 n_act=18 n_pre=4 n_req=440 n_rd=674 n_write=206 bw_util=0.01086
n_activity=3921 dram_eff=0.4489
bk0: 44a 161777i bk1: 40a 161782i bk2: 64a 161773i bk3: 64a 161788i bk4: 64a 161331i bk5: 64a 161333i bk6: 16a 161982i bk7: 12a 161987i bk8: 76a 161908i bk9: 84a 161864i bk10: 62a 161939i bk11: 64a 161948i bk12: 12a 162038i bk13: 8a 162024i bk14: 0a 162079i bk15: 0a 162080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0100196
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161177 n_act=19 n_pre=5 n_req=441 n_rd=678 n_write=204 bw_util=0.01088
n_activity=3963 dram_eff=0.4451
bk0: 46a 161755i bk1: 40a 161736i bk2: 64a 161760i bk3: 64a 161822i bk4: 64a 161399i bk5: 64a 161388i bk6: 16a 161979i bk7: 12a 161971i bk8: 76a 161912i bk9: 84a 161871i bk10: 64a 161946i bk11: 64a 161945i bk12: 12a 162025i bk13: 8a 162036i bk14: 0a 162079i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00933472
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161175 n_act=19 n_pre=5 n_req=442 n_rd=680 n_write=204 bw_util=0.01091
n_activity=4004 dram_eff=0.4416
bk0: 48a 161743i bk1: 40a 161789i bk2: 64a 161809i bk3: 64a 161866i bk4: 64a 161402i bk5: 64a 161367i bk6: 16a 161979i bk7: 12a 161971i bk8: 76a 161908i bk9: 84a 161867i bk10: 64a 161935i bk11: 64a 161942i bk12: 12a 162027i bk13: 8a 162038i bk14: 0a 162080i bk15: 0a 162081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00843395
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161179 n_act=19 n_pre=5 n_req=440 n_rd=672 n_write=208 bw_util=0.01086
n_activity=3992 dram_eff=0.4409
bk0: 44a 161760i bk1: 40a 161767i bk2: 64a 161825i bk3: 64a 161838i bk4: 64a 161370i bk5: 64a 161401i bk6: 16a 161956i bk7: 12a 161981i bk8: 76a 161908i bk9: 84a 161871i bk10: 64a 161945i bk11: 60a 161952i bk12: 12a 162038i bk13: 8a 162019i bk14: 0a 162077i bk15: 0a 162080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0066941
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161171 n_act=19 n_pre=5 n_req=444 n_rd=676 n_write=212 bw_util=0.01096
n_activity=4009 dram_eff=0.443
bk0: 44a 161771i bk1: 40a 161760i bk2: 64a 161819i bk3: 64a 161837i bk4: 64a 161407i bk5: 64a 161366i bk6: 16a 161950i bk7: 12a 161986i bk8: 76a 161911i bk9: 84a 161889i bk10: 64a 161946i bk11: 64a 161913i bk12: 12a 162039i bk13: 8a 162000i bk14: 0a 162080i bk15: 0a 162082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00851416
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162083 n_nop=161165 n_act=21 n_pre=7 n_req=445 n_rd=678 n_write=212 bw_util=0.01098
n_activity=3998 dram_eff=0.4452
bk0: 44a 161770i bk1: 40a 161753i bk2: 66a 161802i bk3: 64a 161786i bk4: 64a 161371i bk5: 64a 161409i bk6: 16a 161958i bk7: 12a 161991i bk8: 76a 161907i bk9: 84a 161869i bk10: 64a 161945i bk11: 64a 161907i bk12: 12a 162043i bk13: 8a 162022i bk14: 0a 162081i bk15: 0a 162083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00774295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24938, Miss = 344, Miss_rate = 0.014, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 26795, Miss = 340, Miss_rate = 0.013, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19442, Miss = 340, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19410, Miss = 340, Miss_rate = 0.018, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20426, Miss = 344, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19617, Miss = 344, Miss_rate = 0.018, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18216, Miss = 345, Miss_rate = 0.019, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21164, Miss = 342, Miss_rate = 0.016, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20075, Miss = 343, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18248, Miss = 339, Miss_rate = 0.019, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 21317, Miss = 337, Miss_rate = 0.016, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20323, Miss = 339, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18383, Miss = 340, Miss_rate = 0.018, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20388, Miss = 336, Miss_rate = 0.016, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21261, Miss = 338, Miss_rate = 0.016, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18158, Miss = 339, Miss_rate = 0.019, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 328161
L2_total_cache_misses = 5450
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.190
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=464391
icnt_total_pkts_simt_to_mem=871089
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.01
	minimum = 6
	maximum = 128
Network latency average = 18.8133
	minimum = 6
	maximum = 125
Slowest packet = 656119
Flit latency average = 20.9467
	minimum = 6
	maximum = 121
Slowest flit = 1334773
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00442497
	minimum = 0 (at node 0)
	maximum = 0.0438957 (at node 4)
Accepted packet rate average = 0.00442497
	minimum = 0 (at node 0)
	maximum = 0.0438957 (at node 4)
Injected flit rate average = 0.0132749
	minimum = 0 (at node 0)
	maximum = 0.102423 (at node 4)
Accepted flit rate average= 0.0132749
	minimum = 0 (at node 0)
	maximum = 0.160951 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5438 (8 samples)
	minimum = 6 (8 samples)
	maximum = 167.75 (8 samples)
Network latency average = 14.9863 (8 samples)
	minimum = 6 (8 samples)
	maximum = 154 (8 samples)
Flit latency average = 14.2571 (8 samples)
	minimum = 6 (8 samples)
	maximum = 151 (8 samples)
Fragmentation average = 0.000234374 (8 samples)
	minimum = 0 (8 samples)
	maximum = 24.5 (8 samples)
Injected packet rate average = 0.0469369 (8 samples)
	minimum = 0.0356401 (8 samples)
	maximum = 0.0767309 (8 samples)
Accepted packet rate average = 0.0469369 (8 samples)
	minimum = 0.0356401 (8 samples)
	maximum = 0.0767309 (8 samples)
Injected flit rate average = 0.11384 (8 samples)
	minimum = 0.0622575 (8 samples)
	maximum = 0.247479 (8 samples)
Accepted flit rate average = 0.11384 (8 samples)
	minimum = 0.0637704 (8 samples)
	maximum = 0.204694 (8 samples)
Injected packet size average = 2.42538 (8 samples)
Accepted packet size average = 2.42538 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 168291 (inst/sec)
gpgpu_simulation_rate = 1819 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,212868)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,212868)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,212868)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,212868)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,212868)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,212868)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,212868)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,30,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (109,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (112,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (113,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (115,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (116,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (116,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (116,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (117,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (120,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (122,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (124,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (124,212868), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (124,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (124,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (125,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (125,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (125,212868), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (125,212868), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (125,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (129,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (131,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (131,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (131,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (133,212868), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (136,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (136,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (139,212868), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (139,212868), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (140,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (140,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 216868  inst.: 19776005 (ipc=21.5) sim_rate=167593 (inst/sec) elapsed = 0:0:01:58 / Sun Jul 29 09:44:08 2018
GPGPU-Sim uArch: cycles simulated: 231368  inst.: 19780117 (ipc= 4.9) sim_rate=166219 (inst/sec) elapsed = 0:0:01:59 / Sun Jul 29 09:44:09 2018
GPGPU-Sim uArch: cycles simulated: 246368  inst.: 19784429 (ipc= 2.8) sim_rate=164870 (inst/sec) elapsed = 0:0:02:00 / Sun Jul 29 09:44:10 2018
GPGPU-Sim uArch: cycles simulated: 260868  inst.: 19788533 (ipc= 2.1) sim_rate=163541 (inst/sec) elapsed = 0:0:02:01 / Sun Jul 29 09:44:11 2018
GPGPU-Sim uArch: cycles simulated: 275368  inst.: 19792637 (ipc= 1.6) sim_rate=162234 (inst/sec) elapsed = 0:0:02:02 / Sun Jul 29 09:44:12 2018
GPGPU-Sim uArch: cycles simulated: 290368  inst.: 19796885 (ipc= 1.4) sim_rate=160950 (inst/sec) elapsed = 0:0:02:03 / Sun Jul 29 09:44:13 2018
GPGPU-Sim uArch: cycles simulated: 303368  inst.: 19800557 (ipc= 1.2) sim_rate=159681 (inst/sec) elapsed = 0:0:02:04 / Sun Jul 29 09:44:14 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 316868  inst.: 19804397 (ipc= 1.1) sim_rate=158435 (inst/sec) elapsed = 0:0:02:05 / Sun Jul 29 09:44:15 2018
GPGPU-Sim uArch: cycles simulated: 331368  inst.: 19808549 (ipc= 1.0) sim_rate=157210 (inst/sec) elapsed = 0:0:02:06 / Sun Jul 29 09:44:16 2018
GPGPU-Sim uArch: cycles simulated: 346368  inst.: 19812797 (ipc= 0.9) sim_rate=156006 (inst/sec) elapsed = 0:0:02:07 / Sun Jul 29 09:44:17 2018
GPGPU-Sim uArch: cycles simulated: 360868  inst.: 19816901 (ipc= 0.9) sim_rate=154819 (inst/sec) elapsed = 0:0:02:08 / Sun Jul 29 09:44:18 2018
GPGPU-Sim uArch: cycles simulated: 375368  inst.: 19820997 (ipc= 0.8) sim_rate=153651 (inst/sec) elapsed = 0:0:02:09 / Sun Jul 29 09:44:19 2018
GPGPU-Sim uArch: cycles simulated: 390868  inst.: 19825397 (ipc= 0.8) sim_rate=152503 (inst/sec) elapsed = 0:0:02:10 / Sun Jul 29 09:44:20 2018
GPGPU-Sim uArch: cycles simulated: 405868  inst.: 19829645 (ipc= 0.7) sim_rate=151371 (inst/sec) elapsed = 0:0:02:11 / Sun Jul 29 09:44:21 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (203061,212868), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 203062
gpu_sim_insn = 142456
gpu_ipc =       0.7015
gpu_tot_sim_cycle = 415930
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      47.6824
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=151393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393156
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22601, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 47729, Miss = 24976, Miss_rate = 0.523, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35769, Miss = 17846, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 45988, Miss = 23038, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 46122, Miss = 23225, Miss_rate = 0.504, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326410
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 774295
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225460
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5182, 5182, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1208456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34800
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1620933	W0_Idle:318655	W0_Scoreboard:3091552	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278400 {8:34800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4732800 {136:34800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 415929 
mrq_lat_table:4408 	1007 	1528 	479 	455 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	320903 	8628 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19993 	39857 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16938 	14130 	3429 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	607 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	810 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 31.000000 32.000000  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 21.333334 21.333334  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 21.333334 21.333334  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 21.666666 22.333334  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 21.666666 22.000000  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 21.333334 32.000000  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 32.000000 32.500000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 31.000000 32.000000  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 30.500000 31.500000  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 21.666666 21.333334  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 21.333334 22.000000  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 13.666667 13.666667 12.333333 21.666666 22.000000  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 22.333334 22.000000  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 32.500000 33.000000  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 32.000000 32.500000  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 32.000000 32.000000  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8056/683 = 11.795022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        34        34        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        36        34        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        36        34        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        37        37        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        37        36        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        36        34         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        36        35         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        34        34        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        33        33        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        35        34        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        34        36        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        27        37        35        35        36        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        37        36         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        35        36         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        34        35        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        34        34        11         8        39        44        35        36        10         7         3         5 
total reads: 6376
bank skew: 45/2 = 22.50
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       123       115       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572       126       121       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       131       122       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       130       123       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       130       122       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       122       119       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       126       120       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       128       123       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       116       118       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142       119       118       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887       116       123       174       170     26975     51403      2686      2588      9769       844       214       213
dram[11]:       3020      2876      3816      4498       118       123       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426       122       123       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080       119       124       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473       117       125       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461       114       114       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       245       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315616 n_act=44 n_pre=28 n_req=506 n_rd=796 n_write=216 bw_util=0.006391
n_activity=4701 dram_eff=0.4305
bk0: 48a 316333i bk1: 48a 316355i bk2: 76a 316432i bk3: 78a 316379i bk4: 68a 315998i bk5: 68a 315997i bk6: 22a 316542i bk7: 22a 316572i bk8: 82a 316502i bk9: 82a 316494i bk10: 70a 316509i bk11: 70a 316543i bk12: 20a 316604i bk13: 20a 316623i bk14: 10a 316665i bk15: 12a 316662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00353963
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315626 n_act=42 n_pre=26 n_req=503 n_rd=794 n_write=212 bw_util=0.006353
n_activity=4628 dram_eff=0.4347
bk0: 48a 316362i bk1: 46a 316358i bk2: 72a 316409i bk3: 74a 316366i bk4: 72a 315987i bk5: 68a 315898i bk6: 22a 316538i bk7: 24a 316580i bk8: 82a 316510i bk9: 84a 316475i bk10: 70a 316508i bk11: 68a 316547i bk12: 16a 316607i bk13: 20a 316622i bk14: 16a 316647i bk15: 12a 316661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00586044
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315622 n_act=42 n_pre=26 n_req=505 n_rd=798 n_write=212 bw_util=0.006378
n_activity=4659 dram_eff=0.4336
bk0: 48a 316364i bk1: 52a 316336i bk2: 72a 316475i bk3: 76a 316339i bk4: 72a 315915i bk5: 68a 315927i bk6: 20a 316525i bk7: 22a 316575i bk8: 84a 316499i bk9: 84a 316486i bk10: 72a 316510i bk11: 68a 316539i bk12: 18a 316607i bk13: 26a 316614i bk14: 10a 316660i bk15: 6a 316670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00648563
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315620 n_act=42 n_pre=26 n_req=506 n_rd=800 n_write=212 bw_util=0.006391
n_activity=4610 dram_eff=0.439
bk0: 46a 316357i bk1: 50a 316346i bk2: 74a 316452i bk3: 70a 316388i bk4: 74a 316005i bk5: 74a 315922i bk6: 20a 316496i bk7: 20a 316563i bk8: 86a 316491i bk9: 84a 316498i bk10: 66a 316516i bk11: 68a 316551i bk12: 22a 316595i bk13: 28a 316593i bk14: 10a 316663i bk15: 8a 316666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00468582
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315612 n_act=43 n_pre=27 n_req=509 n_rd=806 n_write=212 bw_util=0.006429
n_activity=4703 dram_eff=0.4329
bk0: 52a 316356i bk1: 52a 316351i bk2: 68a 316463i bk3: 72a 316408i bk4: 74a 315994i bk5: 72a 315972i bk6: 20a 316530i bk7: 20a 316533i bk8: 86a 316497i bk9: 88a 316471i bk10: 66a 316519i bk11: 66a 316551i bk12: 24a 316592i bk13: 28a 316608i bk14: 10a 316658i bk15: 8a 316669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00364698
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315620 n_act=41 n_pre=25 n_req=507 n_rd=806 n_write=208 bw_util=0.006404
n_activity=4665 dram_eff=0.4347
bk0: 52a 316346i bk1: 54a 316326i bk2: 70a 316451i bk3: 74a 316466i bk4: 72a 316021i bk5: 68a 315970i bk6: 18a 316562i bk7: 20a 316550i bk8: 88a 316495i bk9: 90a 316447i bk10: 68a 316518i bk11: 66a 316550i bk12: 24a 316594i bk13: 28a 316595i bk14: 8a 316662i bk15: 6a 316671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00348911
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315614 n_act=42 n_pre=26 n_req=509 n_rd=810 n_write=208 bw_util=0.006429
n_activity=4630 dram_eff=0.4397
bk0: 48a 316358i bk1: 50a 316367i bk2: 76a 316448i bk3: 72a 316434i bk4: 72a 316004i bk5: 70a 315896i bk6: 18a 316524i bk7: 20a 316552i bk8: 86a 316480i bk9: 88a 316487i bk10: 68a 316520i bk11: 72a 316520i bk12: 26a 316577i bk13: 28a 316592i bk14: 10a 316663i bk15: 6a 316674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00435428
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315626 n_act=43 n_pre=27 n_req=502 n_rd=796 n_write=208 bw_util=0.00634
n_activity=4679 dram_eff=0.4292
bk0: 52a 316351i bk1: 54a 316357i bk2: 70a 316471i bk3: 72a 316450i bk4: 68a 316112i bk5: 68a 315952i bk6: 22a 316527i bk7: 20a 316547i bk8: 84a 316494i bk9: 86a 316460i bk10: 68a 316520i bk11: 70a 316542i bk12: 24a 316596i bk13: 16a 316642i bk14: 12a 316656i bk15: 10a 316667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00338806
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315620 n_act=43 n_pre=27 n_req=505 n_rd=798 n_write=212 bw_util=0.006378
n_activity=4701 dram_eff=0.4297
bk0: 50a 316340i bk1: 52a 316339i bk2: 76a 316389i bk3: 76a 316376i bk4: 66a 316106i bk5: 66a 315976i bk6: 22a 316534i bk7: 18a 316586i bk8: 84a 316497i bk9: 88a 316466i bk10: 70a 316508i bk11: 70a 316544i bk12: 20a 316602i bk13: 16a 316632i bk14: 12a 316660i bk15: 12a 316661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0046353
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315622 n_act=43 n_pre=27 n_req=504 n_rd=794 n_write=214 bw_util=0.006366
n_activity=4590 dram_eff=0.4392
bk0: 46a 316357i bk1: 54a 316337i bk2: 78a 316343i bk3: 74a 316363i bk4: 70a 315961i bk5: 68a 315869i bk6: 20a 316507i bk7: 18a 316583i bk8: 80a 316507i bk9: 86a 316465i bk10: 70a 316508i bk11: 72a 316535i bk12: 18a 316620i bk13: 20a 316623i bk14: 12a 316658i bk15: 8a 316669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00486896
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315628 n_act=44 n_pre=28 n_req=500 n_rd=794 n_write=206 bw_util=0.006315
n_activity=4575 dram_eff=0.4372
bk0: 50a 316366i bk1: 50a 316362i bk2: 74a 316352i bk3: 70a 316378i bk4: 68a 315925i bk5: 72a 315919i bk6: 22a 316578i bk7: 20a 316579i bk8: 80a 316510i bk9: 88a 316466i bk10: 66a 316541i bk11: 68a 316550i bk12: 26a 316619i bk13: 20a 316597i bk14: 12a 316655i bk15: 8a 316667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00518788
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315630 n_act=44 n_pre=28 n_req=499 n_rd=794 n_write=204 bw_util=0.006302
n_activity=4594 dram_eff=0.4345
bk0: 56a 316337i bk1: 54a 316306i bk2: 74a 316341i bk3: 70a 316411i bk4: 70a 315988i bk5: 72a 315972i bk6: 20a 316577i bk7: 14a 316575i bk8: 84a 316503i bk9: 90a 316470i bk10: 66a 316554i bk11: 68a 316548i bk12: 20a 316619i bk13: 18a 316621i bk14: 8a 316667i bk15: 10a 316664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00485949
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315626 n_act=44 n_pre=28 n_req=501 n_rd=798 n_write=204 bw_util=0.006328
n_activity=4643 dram_eff=0.4316
bk0: 60a 316320i bk1: 52a 316367i bk2: 72a 316390i bk3: 72a 316450i bk4: 74a 315980i bk5: 72a 315950i bk6: 18a 316583i bk7: 14a 316578i bk8: 82a 316507i bk9: 90a 316466i bk10: 68a 316537i bk11: 68a 316543i bk12: 22a 316618i bk13: 24a 316609i bk14: 6a 316669i bk15: 4a 316677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00440796
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315634 n_act=42 n_pre=26 n_req=499 n_rd=790 n_write=208 bw_util=0.006302
n_activity=4617 dram_eff=0.4323
bk0: 52a 316345i bk1: 50a 316347i bk2: 74a 316403i bk3: 72a 316421i bk4: 70a 315964i bk5: 72a 315993i bk6: 18a 316561i bk7: 16a 316583i bk8: 82a 316505i bk9: 88a 316475i bk10: 66a 316554i bk11: 64a 316556i bk12: 28a 316613i bk13: 24a 316591i bk14: 8a 316664i bk15: 6a 316672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00344806
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315630 n_act=42 n_pre=26 n_req=501 n_rd=790 n_write=212 bw_util=0.006328
n_activity=4618 dram_eff=0.434
bk0: 52a 316356i bk1: 52a 316335i bk2: 74a 316398i bk3: 70a 316425i bk4: 68a 316005i bk5: 70a 315961i bk6: 20a 316550i bk7: 16a 316588i bk8: 84a 316503i bk9: 88a 316493i bk10: 68a 316549i bk11: 70a 316513i bk12: 22a 316629i bk13: 16a 316588i bk14: 8a 316668i bk15: 12a 316660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0044269
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316700 n_nop=315630 n_act=43 n_pre=27 n_req=500 n_rd=788 n_write=212 bw_util=0.006315
n_activity=4584 dram_eff=0.4363
bk0: 54a 316349i bk1: 46a 316343i bk2: 80a 316373i bk3: 76a 316363i bk4: 68a 315969i bk5: 68a 316009i bk6: 22a 316555i bk7: 16a 316592i bk8: 78a 316514i bk9: 88a 316471i bk10: 70a 316543i bk11: 72a 316500i bk12: 20a 316638i bk13: 14a 316622i bk14: 6a 316673i bk15: 10a 316665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00404799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24992, Miss = 398, Miss_rate = 0.016, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 26852, Miss = 397, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19501, Miss = 399, Miss_rate = 0.020, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19470, Miss = 400, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20485, Miss = 403, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19676, Miss = 403, Miss_rate = 0.020, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18276, Miss = 405, Miss_rate = 0.022, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21220, Miss = 398, Miss_rate = 0.019, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20131, Miss = 399, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18306, Miss = 397, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22177, Miss = 397, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20381, Miss = 397, Miss_rate = 0.019, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18442, Miss = 399, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20447, Miss = 395, Miss_rate = 0.019, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21318, Miss = 395, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18213, Miss = 394, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 329887
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469821
icnt_total_pkts_simt_to_mem=873615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38268
	minimum = 6
	maximum = 16
Network latency average = 7.38239
	minimum = 6
	maximum = 16
Slowest packet = 656789
Flit latency average = 6.10558
	minimum = 6
	maximum = 12
Slowest flit = 1336558
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000548379
	minimum = 0 (at node 0)
	maximum = 0.00849987 (at node 6)
Accepted packet rate average = 0.000548379
	minimum = 0 (at node 0)
	maximum = 0.00849987 (at node 6)
Injected flit rate average = 0.00126388
	minimum = 0 (at node 0)
	maximum = 0.0124396 (at node 6)
Accepted flit rate average= 0.00126388
	minimum = 0 (at node 0)
	maximum = 0.0267406 (at node 6)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1926 (9 samples)
	minimum = 6 (9 samples)
	maximum = 150.889 (9 samples)
Network latency average = 14.1415 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.667 (9 samples)
Flit latency average = 13.3514 (9 samples)
	minimum = 6 (9 samples)
	maximum = 135.556 (9 samples)
Fragmentation average = 0.000208333 (9 samples)
	minimum = 0 (9 samples)
	maximum = 21.7778 (9 samples)
Injected packet rate average = 0.0417826 (9 samples)
	minimum = 0.0316801 (9 samples)
	maximum = 0.0691496 (9 samples)
Accepted packet rate average = 0.0417826 (9 samples)
	minimum = 0.0316801 (9 samples)
	maximum = 0.0691496 (9 samples)
Injected flit rate average = 0.101331 (9 samples)
	minimum = 0.05534 (9 samples)
	maximum = 0.221363 (9 samples)
Accepted flit rate average = 0.101331 (9 samples)
	minimum = 0.0566848 (9 samples)
	maximum = 0.184921 (9 samples)
Injected packet size average = 2.42521 (9 samples)
Accepted packet size average = 2.42521 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 151393 (inst/sec)
gpgpu_simulation_rate = 3175 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,415930)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,415930)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,415930)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,415930)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,415930)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,415930)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,415930)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,24,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (115,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (116,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (116,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (120,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (120,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (120,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (121,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (122,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (122,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (122,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (124,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124,415930), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126,415930), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (128,415930), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (129,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (129,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (129,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (129,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (130,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (130,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (131,415930), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (132,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (136,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (138,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (139,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (141,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (144,415930), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (145,415930), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (549,415930), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 550
gpu_sim_insn = 84776
gpu_ipc =     154.1382
gpu_tot_sim_cycle = 416480
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      47.8230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=152040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394674
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22601, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 47729, Miss = 24976, Miss_rate = 0.523, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35772, Miss = 17848, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 45988, Miss = 23038, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 46122, Miss = 23225, Miss_rate = 0.504, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326412
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 774295
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225460
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1208456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34802
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621001	W0_Idle:319642	W0_Scoreboard:3092511	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278416 {8:34802,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4733072 {136:34802,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 416479 
mrq_lat_table:4408 	1008 	1528 	479 	455 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	320906 	8628 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19996 	39857 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16940 	14130 	3429 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	608 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	812 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 31.000000 32.000000  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 21.333334 21.333334  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 21.333334 21.333334  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 21.666666 22.333334  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 21.666666 22.000000  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 21.333334 32.000000  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 32.000000 32.500000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 31.000000 32.000000  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 30.500000 31.500000  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 22.000000 21.333334  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 21.333334 22.000000  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 13.666667 13.666667 12.333333 21.666666 22.000000  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 22.333334 22.000000  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 32.500000 33.000000  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 32.000000 32.500000  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 32.000000 32.000000  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8057/683 = 11.796486
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        34        34        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        36        34        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        36        34        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        37        37        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        37        36        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        36        34         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        36        35         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        34        34        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        33        33        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        36        34        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        34        36        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        27        37        35        35        36        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        37        36         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        35        36         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        34        35        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        34        34        11         8        39        44        35        36        10         7         3         5 
total reads: 6377
bank skew: 45/2 = 22.50
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       123       115       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572       126       121       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       131       122       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       130       123       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       130       122       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       122       119       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       126       120       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       128       123       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       116       118       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142       120       118       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887       116       123       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2876      3816      4498       118       123       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426       122       123       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080       119       124       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473       117       125       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461       114       114       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       245       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316035 n_act=44 n_pre=28 n_req=506 n_rd=796 n_write=216 bw_util=0.006382
n_activity=4701 dram_eff=0.4305
bk0: 48a 316752i bk1: 48a 316774i bk2: 76a 316851i bk3: 78a 316798i bk4: 68a 316417i bk5: 68a 316416i bk6: 22a 316961i bk7: 22a 316991i bk8: 82a 316921i bk9: 82a 316913i bk10: 70a 316928i bk11: 70a 316962i bk12: 20a 317023i bk13: 20a 317042i bk14: 10a 317084i bk15: 12a 317081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00353495
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316045 n_act=42 n_pre=26 n_req=503 n_rd=794 n_write=212 bw_util=0.006345
n_activity=4628 dram_eff=0.4347
bk0: 48a 316781i bk1: 46a 316777i bk2: 72a 316828i bk3: 74a 316785i bk4: 72a 316406i bk5: 68a 316317i bk6: 22a 316957i bk7: 24a 316999i bk8: 82a 316929i bk9: 84a 316894i bk10: 70a 316927i bk11: 68a 316966i bk12: 16a 317026i bk13: 20a 317041i bk14: 16a 317066i bk15: 12a 317080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00585269
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316041 n_act=42 n_pre=26 n_req=505 n_rd=798 n_write=212 bw_util=0.00637
n_activity=4659 dram_eff=0.4336
bk0: 48a 316783i bk1: 52a 316755i bk2: 72a 316894i bk3: 76a 316758i bk4: 72a 316334i bk5: 68a 316346i bk6: 20a 316944i bk7: 22a 316994i bk8: 84a 316918i bk9: 84a 316905i bk10: 72a 316929i bk11: 68a 316958i bk12: 18a 317026i bk13: 26a 317033i bk14: 10a 317079i bk15: 6a 317089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00647706
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316039 n_act=42 n_pre=26 n_req=506 n_rd=800 n_write=212 bw_util=0.006382
n_activity=4610 dram_eff=0.439
bk0: 46a 316776i bk1: 50a 316765i bk2: 74a 316871i bk3: 70a 316807i bk4: 74a 316424i bk5: 74a 316341i bk6: 20a 316915i bk7: 20a 316982i bk8: 86a 316910i bk9: 84a 316917i bk10: 66a 316935i bk11: 68a 316970i bk12: 22a 317014i bk13: 28a 317012i bk14: 10a 317082i bk15: 8a 317085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00467963
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316031 n_act=43 n_pre=27 n_req=509 n_rd=806 n_write=212 bw_util=0.00642
n_activity=4703 dram_eff=0.4329
bk0: 52a 316775i bk1: 52a 316770i bk2: 68a 316882i bk3: 72a 316827i bk4: 74a 316413i bk5: 72a 316391i bk6: 20a 316949i bk7: 20a 316952i bk8: 86a 316916i bk9: 88a 316890i bk10: 66a 316938i bk11: 66a 316970i bk12: 24a 317011i bk13: 28a 317027i bk14: 10a 317077i bk15: 8a 317088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00364217
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316039 n_act=41 n_pre=25 n_req=507 n_rd=806 n_write=208 bw_util=0.006395
n_activity=4665 dram_eff=0.4347
bk0: 52a 316765i bk1: 54a 316745i bk2: 70a 316870i bk3: 74a 316885i bk4: 72a 316440i bk5: 68a 316389i bk6: 18a 316981i bk7: 20a 316969i bk8: 88a 316914i bk9: 90a 316866i bk10: 68a 316937i bk11: 66a 316969i bk12: 24a 317013i bk13: 28a 317014i bk14: 8a 317081i bk15: 6a 317090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0034845
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316033 n_act=42 n_pre=26 n_req=509 n_rd=810 n_write=208 bw_util=0.00642
n_activity=4630 dram_eff=0.4397
bk0: 48a 316777i bk1: 50a 316786i bk2: 76a 316867i bk3: 72a 316853i bk4: 72a 316423i bk5: 70a 316315i bk6: 18a 316943i bk7: 20a 316971i bk8: 86a 316899i bk9: 88a 316906i bk10: 68a 316939i bk11: 72a 316939i bk12: 26a 316996i bk13: 28a 317011i bk14: 10a 317082i bk15: 6a 317093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00434853
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316045 n_act=43 n_pre=27 n_req=502 n_rd=796 n_write=208 bw_util=0.006332
n_activity=4679 dram_eff=0.4292
bk0: 52a 316770i bk1: 54a 316776i bk2: 70a 316890i bk3: 72a 316869i bk4: 68a 316531i bk5: 68a 316371i bk6: 22a 316946i bk7: 20a 316966i bk8: 84a 316913i bk9: 86a 316879i bk10: 68a 316939i bk11: 70a 316961i bk12: 24a 317015i bk13: 16a 317061i bk14: 12a 317075i bk15: 10a 317086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00338359
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316039 n_act=43 n_pre=27 n_req=505 n_rd=798 n_write=212 bw_util=0.00637
n_activity=4701 dram_eff=0.4297
bk0: 50a 316759i bk1: 52a 316758i bk2: 76a 316808i bk3: 76a 316795i bk4: 66a 316525i bk5: 66a 316395i bk6: 22a 316953i bk7: 18a 317005i bk8: 84a 316916i bk9: 88a 316885i bk10: 70a 316927i bk11: 70a 316963i bk12: 20a 317021i bk13: 16a 317051i bk14: 12a 317079i bk15: 12a 317080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00462918
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316039 n_act=43 n_pre=27 n_req=505 n_rd=796 n_write=214 bw_util=0.00637
n_activity=4598 dram_eff=0.4393
bk0: 46a 316776i bk1: 54a 316756i bk2: 78a 316762i bk3: 74a 316782i bk4: 72a 316376i bk5: 68a 316288i bk6: 20a 316926i bk7: 18a 317002i bk8: 80a 316926i bk9: 86a 316884i bk10: 70a 316927i bk11: 72a 316954i bk12: 18a 317039i bk13: 20a 317042i bk14: 12a 317077i bk15: 8a 317088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00486253
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316047 n_act=44 n_pre=28 n_req=500 n_rd=794 n_write=206 bw_util=0.006307
n_activity=4575 dram_eff=0.4372
bk0: 50a 316785i bk1: 50a 316781i bk2: 74a 316771i bk3: 70a 316797i bk4: 68a 316344i bk5: 72a 316338i bk6: 22a 316997i bk7: 20a 316998i bk8: 80a 316929i bk9: 88a 316885i bk10: 66a 316960i bk11: 68a 316969i bk12: 26a 317038i bk13: 20a 317016i bk14: 12a 317074i bk15: 8a 317086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00518102
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316049 n_act=44 n_pre=28 n_req=499 n_rd=794 n_write=204 bw_util=0.006294
n_activity=4594 dram_eff=0.4345
bk0: 56a 316756i bk1: 54a 316725i bk2: 74a 316760i bk3: 70a 316830i bk4: 70a 316407i bk5: 72a 316391i bk6: 20a 316996i bk7: 14a 316994i bk8: 84a 316922i bk9: 90a 316889i bk10: 66a 316973i bk11: 68a 316967i bk12: 20a 317038i bk13: 18a 317040i bk14: 8a 317086i bk15: 10a 317083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00485307
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316045 n_act=44 n_pre=28 n_req=501 n_rd=798 n_write=204 bw_util=0.006319
n_activity=4643 dram_eff=0.4316
bk0: 60a 316739i bk1: 52a 316786i bk2: 72a 316809i bk3: 72a 316869i bk4: 74a 316399i bk5: 72a 316369i bk6: 18a 317002i bk7: 14a 316997i bk8: 82a 316926i bk9: 90a 316885i bk10: 68a 316956i bk11: 68a 316962i bk12: 22a 317037i bk13: 24a 317028i bk14: 6a 317088i bk15: 4a 317096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00440213
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316053 n_act=42 n_pre=26 n_req=499 n_rd=790 n_write=208 bw_util=0.006294
n_activity=4617 dram_eff=0.4323
bk0: 52a 316764i bk1: 50a 316766i bk2: 74a 316822i bk3: 72a 316840i bk4: 70a 316383i bk5: 72a 316412i bk6: 18a 316980i bk7: 16a 317002i bk8: 82a 316924i bk9: 88a 316894i bk10: 66a 316973i bk11: 64a 316975i bk12: 28a 317032i bk13: 24a 317010i bk14: 8a 317083i bk15: 6a 317091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0034435
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316049 n_act=42 n_pre=26 n_req=501 n_rd=790 n_write=212 bw_util=0.006319
n_activity=4618 dram_eff=0.434
bk0: 52a 316775i bk1: 52a 316754i bk2: 74a 316817i bk3: 70a 316844i bk4: 68a 316424i bk5: 70a 316380i bk6: 20a 316969i bk7: 16a 317007i bk8: 84a 316922i bk9: 88a 316912i bk10: 68a 316968i bk11: 70a 316932i bk12: 22a 317048i bk13: 16a 317007i bk14: 8a 317087i bk15: 12a 317079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00442105
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317119 n_nop=316049 n_act=43 n_pre=27 n_req=500 n_rd=788 n_write=212 bw_util=0.006307
n_activity=4584 dram_eff=0.4363
bk0: 54a 316768i bk1: 46a 316762i bk2: 80a 316792i bk3: 76a 316782i bk4: 68a 316388i bk5: 68a 316428i bk6: 22a 316974i bk7: 16a 317011i bk8: 78a 316933i bk9: 88a 316890i bk10: 70a 316962i bk11: 72a 316919i bk12: 20a 317057i bk13: 14a 317041i bk14: 6a 317092i bk15: 10a 317084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00404265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24992, Miss = 398, Miss_rate = 0.016, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 26852, Miss = 397, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19501, Miss = 399, Miss_rate = 0.020, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19470, Miss = 400, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20485, Miss = 403, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19676, Miss = 403, Miss_rate = 0.020, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18276, Miss = 405, Miss_rate = 0.022, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21220, Miss = 398, Miss_rate = 0.019, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20131, Miss = 399, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18307, Miss = 398, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22179, Miss = 397, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20381, Miss = 397, Miss_rate = 0.019, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18442, Miss = 399, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20447, Miss = 395, Miss_rate = 0.019, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21318, Miss = 395, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18213, Miss = 394, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 329890
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469832
icnt_total_pkts_simt_to_mem=873619
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659776
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1343436
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000351906
	minimum = 0 (at node 0)
	maximum = 0.00545455 (at node 9)
Accepted packet rate average = 0.000351906
	minimum = 0 (at node 0)
	maximum = 0.00545455 (at node 9)
Injected flit rate average = 0.000879765
	minimum = 0 (at node 0)
	maximum = 0.0109091 (at node 25)
Accepted flit rate average= 0.000879765
	minimum = 0 (at node 0)
	maximum = 0.02 (at node 9)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1233 (10 samples)
	minimum = 6 (10 samples)
	maximum = 136.8 (10 samples)
Network latency average = 13.4773 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.8 (10 samples)
Flit latency average = 12.6162 (10 samples)
	minimum = 6 (10 samples)
	maximum = 122.6 (10 samples)
Fragmentation average = 0.000187499 (10 samples)
	minimum = 0 (10 samples)
	maximum = 19.6 (10 samples)
Injected packet rate average = 0.0376395 (10 samples)
	minimum = 0.0285121 (10 samples)
	maximum = 0.0627801 (10 samples)
Accepted packet rate average = 0.0376395 (10 samples)
	minimum = 0.0285121 (10 samples)
	maximum = 0.0627801 (10 samples)
Injected flit rate average = 0.0912862 (10 samples)
	minimum = 0.049806 (10 samples)
	maximum = 0.200318 (10 samples)
Accepted flit rate average = 0.0912862 (10 samples)
	minimum = 0.0510163 (10 samples)
	maximum = 0.168429 (10 samples)
Injected packet size average = 2.42528 (10 samples)
Accepted packet size average = 2.42528 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 152040 (inst/sec)
gpgpu_simulation_rate = 3179 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,416480)
GPGPU-Sim uArch: cycles simulated: 416980  inst.: 19924925 (ipc=15.2) sim_rate=150946 (inst/sec) elapsed = 0:0:02:12 / Sun Jul 29 09:44:22 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1096,416480), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 12.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1097
gpu_sim_insn = 13620
gpu_ipc =      12.4157
gpu_tot_sim_cycle = 417577
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      47.7300
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=150991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394946
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22601, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 47729, Miss = 24976, Miss_rate = 0.523, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35772, Miss = 17848, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 46020, Miss = 23070, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 46122, Miss = 23225, Miss_rate = 0.504, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326444
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 774295
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225460
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1208456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34818
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621006	W0_Idle:320864	W0_Scoreboard:3093042	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278544 {8:34818,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4735248 {136:34818,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 417576 
mrq_lat_table:4427 	1018 	1536 	491 	456 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	320934 	8632 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20026 	39861 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16943 	14136 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	624 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	814 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 21.333334 32.000000  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 21.333334 22.666666  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 21.333334 22.666666  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 21.666666 23.666666  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 21.666666 23.333334  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 21.333334 22.666666  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 32.000000 23.000000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 31.000000 22.666666  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 30.500000 22.333334  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 22.000000 22.000000  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 21.333334 22.666666  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 21.666666 22.666666  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 22.333334 22.666666  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 32.500000 22.666666  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 32.000000 22.333334  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 32.000000 22.000000  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8107/692 = 11.715318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        36        34        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        36        36        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        36        36        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        37        39        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        37        38        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        36        36         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        36        37         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        34        36        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        33        35        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        36        36        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        34        38        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        35        38        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        37        38         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        35        38         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        34        37        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        34        36        11         8        39        44        35        36        10         7         3         5 
total reads: 6411
bank skew: 45/2 = 22.50
chip skew: 407/396 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       127       115       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572       126       120       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       131       121       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       130       122       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       130       121       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       122       118       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       126       119       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       128       122       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       116       117       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142       120       121       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887       116       126       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498       118       126       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426       122       127       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080       119       127       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473       117       129       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461       114       118       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316864 n_act=45 n_pre=29 n_req=508 n_rd=800 n_write=216 bw_util=0.006391
n_activity=4722 dram_eff=0.4303
bk0: 48a 317587i bk1: 48a 317609i bk2: 76a 317687i bk3: 78a 317634i bk4: 72a 317235i bk5: 68a 317250i bk6: 22a 317795i bk7: 22a 317825i bk8: 82a 317756i bk9: 82a 317748i bk10: 70a 317763i bk11: 70a 317797i bk12: 20a 317858i bk13: 20a 317877i bk14: 10a 317919i bk15: 12a 317916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00355712
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316872 n_act=42 n_pre=26 n_req=507 n_rd=798 n_write=216 bw_util=0.006378
n_activity=4672 dram_eff=0.4341
bk0: 48a 317616i bk1: 46a 317612i bk2: 72a 317663i bk3: 74a 317620i bk4: 72a 317241i bk5: 72a 317113i bk6: 22a 317792i bk7: 24a 317834i bk8: 82a 317764i bk9: 84a 317729i bk10: 70a 317762i bk11: 68a 317801i bk12: 16a 317861i bk13: 20a 317876i bk14: 16a 317901i bk15: 12a 317915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00585934
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316868 n_act=42 n_pre=26 n_req=509 n_rd=802 n_write=216 bw_util=0.006403
n_activity=4703 dram_eff=0.4329
bk0: 48a 317618i bk1: 52a 317590i bk2: 72a 317729i bk3: 76a 317593i bk4: 72a 317169i bk5: 72a 317142i bk6: 20a 317779i bk7: 22a 317829i bk8: 84a 317753i bk9: 84a 317740i bk10: 72a 317764i bk11: 68a 317793i bk12: 18a 317861i bk13: 26a 317868i bk14: 10a 317914i bk15: 6a 317924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00648836
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316866 n_act=42 n_pre=26 n_req=510 n_rd=804 n_write=216 bw_util=0.006416
n_activity=4654 dram_eff=0.4383
bk0: 46a 317611i bk1: 50a 317600i bk2: 74a 317706i bk3: 70a 317642i bk4: 74a 317259i bk5: 78a 317137i bk6: 20a 317750i bk7: 20a 317817i bk8: 86a 317745i bk9: 84a 317752i bk10: 66a 317770i bk11: 68a 317805i bk12: 22a 317849i bk13: 28a 317847i bk14: 10a 317917i bk15: 8a 317920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00469565
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316858 n_act=43 n_pre=27 n_req=513 n_rd=810 n_write=216 bw_util=0.006454
n_activity=4747 dram_eff=0.4323
bk0: 52a 317610i bk1: 52a 317605i bk2: 68a 317717i bk3: 72a 317662i bk4: 74a 317248i bk5: 76a 317190i bk6: 20a 317784i bk7: 20a 317787i bk8: 86a 317751i bk9: 88a 317725i bk10: 66a 317773i bk11: 66a 317805i bk12: 24a 317846i bk13: 28a 317862i bk14: 10a 317912i bk15: 8a 317923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00365147
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316864 n_act=42 n_pre=26 n_req=511 n_rd=810 n_write=212 bw_util=0.006429
n_activity=4711 dram_eff=0.4339
bk0: 52a 317600i bk1: 54a 317580i bk2: 70a 317705i bk3: 74a 317720i bk4: 72a 317275i bk5: 72a 317186i bk6: 18a 317816i bk7: 20a 317804i bk8: 88a 317749i bk9: 90a 317701i bk10: 68a 317772i bk11: 66a 317804i bk12: 24a 317848i bk13: 28a 317849i bk14: 8a 317916i bk15: 6a 317925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350051
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316858 n_act=43 n_pre=27 n_req=513 n_rd=814 n_write=212 bw_util=0.006454
n_activity=4676 dram_eff=0.4388
bk0: 48a 317612i bk1: 50a 317621i bk2: 76a 317703i bk3: 72a 317689i bk4: 72a 317259i bk5: 74a 317110i bk6: 18a 317777i bk7: 20a 317805i bk8: 86a 317733i bk9: 88a 317740i bk10: 68a 317774i bk11: 72a 317774i bk12: 26a 317831i bk13: 28a 317846i bk14: 10a 317917i bk15: 6a 317928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00436856
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8024b780, atomic=0 1 entries : 0x7f9e40b87e40 :  mf: uid=1821692, sid12:w13, part=7, addr=0x8024b780, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (417576), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316870 n_act=44 n_pre=28 n_req=506 n_rd=800 n_write=212 bw_util=0.006366
n_activity=4725 dram_eff=0.4284
bk0: 52a 317605i bk1: 54a 317611i bk2: 70a 317725i bk3: 72a 317704i bk4: 68a 317367i bk5: 72a 317164i bk6: 22a 317780i bk7: 20a 317800i bk8: 84a 317748i bk9: 86a 317714i bk10: 68a 317774i bk11: 70a 317796i bk12: 24a 317850i bk13: 16a 317896i bk14: 12a 317910i bk15: 10a 317921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00342817
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7f9e41c8f3d0 :  mf: uid=1821693, sid12:w15, part=8, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (417576), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316865 n_act=44 n_pre=28 n_req=509 n_rd=801 n_write=216 bw_util=0.006397
n_activity=4741 dram_eff=0.429
bk0: 50a 317594i bk1: 52a 317593i bk2: 76a 317643i bk3: 76a 317630i bk4: 66a 317361i bk5: 69a 317190i bk6: 22a 317787i bk7: 18a 317839i bk8: 84a 317751i bk9: 88a 317720i bk10: 70a 317762i bk11: 70a 317798i bk12: 20a 317856i bk13: 16a 317886i bk14: 12a 317914i bk15: 12a 317915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0046925
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316870 n_act=43 n_pre=27 n_req=507 n_rd=800 n_write=214 bw_util=0.006378
n_activity=4612 dram_eff=0.4397
bk0: 46a 317611i bk1: 54a 317591i bk2: 78a 317597i bk3: 74a 317617i bk4: 72a 317211i bk5: 72a 317113i bk6: 20a 317761i bk7: 18a 317837i bk8: 80a 317761i bk9: 86a 317719i bk10: 70a 317762i bk11: 72a 317789i bk12: 18a 317874i bk13: 20a 317877i bk14: 12a 317912i bk15: 8a 317923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0048529
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316878 n_act=44 n_pre=28 n_req=502 n_rd=798 n_write=206 bw_util=0.006315
n_activity=4591 dram_eff=0.4374
bk0: 50a 317620i bk1: 50a 317616i bk2: 74a 317606i bk3: 70a 317632i bk4: 68a 317179i bk5: 76a 317165i bk6: 22a 317832i bk7: 20a 317833i bk8: 80a 317764i bk9: 88a 317720i bk10: 66a 317795i bk11: 68a 317804i bk12: 26a 317873i bk13: 20a 317851i bk14: 12a 317909i bk15: 8a 317921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00516741
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316874 n_act=45 n_pre=29 n_req=503 n_rd=802 n_write=204 bw_util=0.006328
n_activity=4633 dram_eff=0.4343
bk0: 56a 317592i bk1: 58a 317545i bk2: 74a 317594i bk3: 70a 317664i bk4: 70a 317241i bk5: 76a 317217i bk6: 20a 317831i bk7: 14a 317829i bk8: 84a 317757i bk9: 90a 317724i bk10: 66a 317808i bk11: 68a 317802i bk12: 20a 317873i bk13: 18a 317875i bk14: 8a 317922i bk15: 10a 317919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00484032
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316876 n_act=44 n_pre=28 n_req=503 n_rd=802 n_write=204 bw_util=0.006328
n_activity=4657 dram_eff=0.432
bk0: 60a 317574i bk1: 52a 317621i bk2: 72a 317644i bk3: 72a 317704i bk4: 74a 317234i bk5: 76a 317194i bk6: 18a 317837i bk7: 14a 317832i bk8: 82a 317761i bk9: 90a 317720i bk10: 68a 317791i bk11: 68a 317797i bk12: 22a 317872i bk13: 24a 317863i bk14: 6a 317923i bk15: 4a 317931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00439372
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316882 n_act=43 n_pre=27 n_req=501 n_rd=794 n_write=208 bw_util=0.006303
n_activity=4638 dram_eff=0.4321
bk0: 52a 317599i bk1: 50a 317601i bk2: 74a 317658i bk3: 72a 317676i bk4: 70a 317219i bk5: 76a 317232i bk6: 18a 317814i bk7: 16a 317836i bk8: 82a 317758i bk9: 88a 317728i bk10: 66a 317808i bk11: 64a 317810i bk12: 28a 317867i bk13: 24a 317845i bk14: 8a 317918i bk15: 6a 317926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00343446
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316878 n_act=43 n_pre=27 n_req=503 n_rd=794 n_write=212 bw_util=0.006328
n_activity=4639 dram_eff=0.4337
bk0: 52a 317610i bk1: 52a 317590i bk2: 74a 317653i bk3: 70a 317680i bk4: 68a 317260i bk5: 74a 317198i bk6: 20a 317803i bk7: 16a 317841i bk8: 84a 317756i bk9: 88a 317746i bk10: 68a 317802i bk11: 70a 317767i bk12: 22a 317883i bk13: 16a 317842i bk14: 8a 317922i bk15: 12a 317914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00444089
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317954 n_nop=316878 n_act=44 n_pre=28 n_req=502 n_rd=792 n_write=212 bw_util=0.006315
n_activity=4605 dram_eff=0.436
bk0: 54a 317603i bk1: 46a 317597i bk2: 80a 317627i bk3: 76a 317618i bk4: 68a 317224i bk5: 72a 317246i bk6: 22a 317808i bk7: 16a 317845i bk8: 78a 317767i bk9: 88a 317725i bk10: 70a 317797i bk11: 72a 317754i bk12: 20a 317892i bk13: 14a 317876i bk14: 6a 317927i bk15: 10a 317919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00406348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24994, Miss = 400, Miss_rate = 0.016, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 26854, Miss = 399, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19503, Miss = 401, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19472, Miss = 402, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20487, Miss = 405, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19678, Miss = 405, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18278, Miss = 407, Miss_rate = 0.022, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21222, Miss = 400, Miss_rate = 0.019, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20133, Miss = 401, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18309, Miss = 400, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22181, Miss = 399, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20385, Miss = 401, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18444, Miss = 401, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20449, Miss = 397, Miss_rate = 0.019, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21320, Miss = 397, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18215, Miss = 396, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 329924
L2_total_cache_misses = 6411
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469938
icnt_total_pkts_simt_to_mem=873717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3382
	minimum = 6
	maximum = 53
Network latency average = 13.1176
	minimum = 6
	maximum = 53
Slowest packet = 659809
Flit latency average = 13.4118
	minimum = 6
	maximum = 49
Slowest flit = 1343524
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00199959
	minimum = 0 (at node 0)
	maximum = 0.0309936 (at node 12)
Accepted packet rate average = 0.00199959
	minimum = 0 (at node 0)
	maximum = 0.0309936 (at node 12)
Injected flit rate average = 0.00599876
	minimum = 0 (at node 0)
	maximum = 0.0893345 (at node 12)
Accepted flit rate average= 0.00599876
	minimum = 0 (at node 0)
	maximum = 0.0966272 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7792 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.182 (11 samples)
Network latency average = 13.4446 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.182 (11 samples)
Flit latency average = 12.6885 (11 samples)
	minimum = 6 (11 samples)
	maximum = 115.909 (11 samples)
Fragmentation average = 0.000170454 (11 samples)
	minimum = 0 (11 samples)
	maximum = 17.8182 (11 samples)
Injected packet rate average = 0.0343995 (11 samples)
	minimum = 0.0259201 (11 samples)
	maximum = 0.0598905 (11 samples)
Accepted packet rate average = 0.0343995 (11 samples)
	minimum = 0.0259201 (11 samples)
	maximum = 0.0598905 (11 samples)
Injected flit rate average = 0.0835328 (11 samples)
	minimum = 0.0452782 (11 samples)
	maximum = 0.190229 (11 samples)
Accepted flit rate average = 0.0835328 (11 samples)
	minimum = 0.0463784 (11 samples)
	maximum = 0.161902 (11 samples)
Injected packet size average = 2.42831 (11 samples)
Accepted packet size average = 2.42831 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 150991 (inst/sec)
gpgpu_simulation_rate = 3163 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,417577)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,417577)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98,417577), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 429577  inst.: 19941857 (ipc= 0.9) sim_rate=149938 (inst/sec) elapsed = 0:0:02:13 / Sun Jul 29 09:44:23 2018
GPGPU-Sim uArch: cycles simulated: 444077  inst.: 19952009 (ipc= 0.8) sim_rate=148895 (inst/sec) elapsed = 0:0:02:14 / Sun Jul 29 09:44:24 2018
GPGPU-Sim uArch: cycles simulated: 458577  inst.: 19962089 (ipc= 0.8) sim_rate=147867 (inst/sec) elapsed = 0:0:02:15 / Sun Jul 29 09:44:25 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52173,417577), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 52174
gpu_sim_insn = 38872
gpu_ipc =       0.7450
gpu_tot_sim_cycle = 469751
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      42.5115
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=147924

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397505
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22601, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 47729, Miss = 24976, Miss_rate = 0.523, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35772, Miss = 17848, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 46020, Miss = 23070, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 47717, Miss = 23898, Miss_rate = 0.501, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 327117
	L1D_total_cache_miss_rate = 0.5077
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 774295
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225460
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1208550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34992
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621008	W0_Idle:376179	W0_Scoreboard:3137687	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279936 {8:34992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4758912 {136:34992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 469750 
mrq_lat_table:4585 	1034 	1536 	491 	456 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321608 	8632 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20700 	39861 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17109 	14144 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	1124 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	919 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 22.666666 23.333334  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 23.000000 24.666666  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 23.333334 24.666666  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 23.666666 25.666666  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 23.666666 25.333334  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 23.333334 24.666666  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 23.333334 25.000000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 22.666666 24.666666  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 22.333334 24.000000  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 24.000000 23.333334  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 23.333334 24.000000  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 23.666666 24.000000  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 24.333334 24.000000  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 23.666666 24.000000  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 23.333334 23.666666  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 23.333334 23.333334  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8281/699 = 11.846924
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        40        40        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        41        42        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        42        42        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        43        45        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        43        44        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        42        42         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        42        43         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        40        42        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        39        40        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        42        40        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        40        42        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        41        42        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        43        42         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        41        42         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        40        41        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        40        40        11         8        39        44        35        36        10         7         3         5 
total reads: 6585
bank skew: 45/2 = 22.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       132       124       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572      1147       127       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       138       128       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       136       128       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       137       128       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       130       125       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       133       126       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       135       129       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       125       124       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142       128       126       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887       124       130       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498       125       130       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426       130       131       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080       126       131       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473       125       133       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461       122       123       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356569 n_act=46 n_pre=30 n_req=518 n_rd=820 n_write=216 bw_util=0.005793
n_activity=4809 dram_eff=0.4309
bk0: 48a 357314i bk1: 48a 357336i bk2: 76a 357414i bk3: 78a 357361i bk4: 80a 356946i bk5: 80a 356946i bk6: 22a 357521i bk7: 22a 357552i bk8: 82a 357483i bk9: 82a 357475i bk10: 70a 357490i bk11: 70a 357524i bk12: 20a 357585i bk13: 20a 357604i bk14: 10a 357646i bk15: 12a 357643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00316204
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356577 n_act=42 n_pre=26 n_req=518 n_rd=820 n_write=216 bw_util=0.005793
n_activity=4760 dram_eff=0.4353
bk0: 48a 357343i bk1: 46a 357339i bk2: 72a 357390i bk3: 74a 357347i bk4: 82a 356948i bk5: 84a 356816i bk6: 22a 357519i bk7: 24a 357561i bk8: 82a 357491i bk9: 84a 357456i bk10: 70a 357489i bk11: 68a 357528i bk12: 16a 357588i bk13: 20a 357603i bk14: 16a 357628i bk15: 12a 357642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00520855
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356571 n_act=42 n_pre=26 n_req=521 n_rd=826 n_write=216 bw_util=0.005826
n_activity=4799 dram_eff=0.4343
bk0: 48a 357345i bk1: 52a 357317i bk2: 72a 357456i bk3: 76a 357320i bk4: 84a 356872i bk5: 84a 356845i bk6: 20a 357506i bk7: 22a 357556i bk8: 84a 357480i bk9: 84a 357467i bk10: 72a 357491i bk11: 68a 357520i bk12: 18a 357588i bk13: 26a 357595i bk14: 10a 357641i bk15: 6a 357651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00576771
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356569 n_act=42 n_pre=26 n_req=522 n_rd=828 n_write=216 bw_util=0.005838
n_activity=4750 dram_eff=0.4396
bk0: 46a 357338i bk1: 50a 357327i bk2: 74a 357433i bk3: 70a 357369i bk4: 86a 356962i bk5: 90a 356840i bk6: 20a 357477i bk7: 20a 357544i bk8: 86a 357472i bk9: 84a 357479i bk10: 66a 357497i bk11: 68a 357532i bk12: 22a 357576i bk13: 28a 357574i bk14: 10a 357644i bk15: 8a 357647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00417411
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356561 n_act=43 n_pre=27 n_req=525 n_rd=834 n_write=216 bw_util=0.005871
n_activity=4843 dram_eff=0.4336
bk0: 52a 357337i bk1: 52a 357332i bk2: 68a 357444i bk3: 72a 357389i bk4: 86a 356951i bk5: 88a 356893i bk6: 20a 357511i bk7: 20a 357514i bk8: 86a 357478i bk9: 88a 357452i bk10: 66a 357500i bk11: 66a 357532i bk12: 24a 357573i bk13: 28a 357589i bk14: 10a 357639i bk15: 8a 357650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324591
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356567 n_act=42 n_pre=26 n_req=523 n_rd=834 n_write=212 bw_util=0.005849
n_activity=4807 dram_eff=0.4352
bk0: 52a 357327i bk1: 54a 357307i bk2: 70a 357432i bk3: 74a 357447i bk4: 84a 356978i bk5: 84a 356889i bk6: 18a 357543i bk7: 20a 357531i bk8: 88a 357476i bk9: 90a 357428i bk10: 68a 357499i bk11: 66a 357531i bk12: 24a 357575i bk13: 28a 357576i bk14: 8a 357643i bk15: 6a 357652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00311171
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356559 n_act=44 n_pre=28 n_req=525 n_rd=838 n_write=212 bw_util=0.005871
n_activity=4779 dram_eff=0.4394
bk0: 48a 357340i bk1: 50a 357349i bk2: 76a 357431i bk3: 72a 357417i bk4: 84a 356955i bk5: 86a 356812i bk6: 18a 357503i bk7: 20a 357531i bk8: 86a 357459i bk9: 88a 357466i bk10: 68a 357500i bk11: 72a 357500i bk12: 26a 357558i bk13: 28a 357573i bk14: 10a 357645i bk15: 6a 357656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00388335
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356571 n_act=45 n_pre=29 n_req=518 n_rd=824 n_write=212 bw_util=0.005793
n_activity=4828 dram_eff=0.4292
bk0: 52a 357333i bk1: 54a 357339i bk2: 70a 357453i bk3: 72a 357432i bk4: 80a 357063i bk5: 84a 356866i bk6: 22a 357506i bk7: 20a 357526i bk8: 84a 357474i bk9: 86a 357440i bk10: 68a 357500i bk11: 70a 357522i bk12: 24a 357577i bk13: 16a 357623i bk14: 12a 357638i bk15: 10a 357649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304741
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356567 n_act=45 n_pre=29 n_req=520 n_rd=824 n_write=216 bw_util=0.005815
n_activity=4842 dram_eff=0.4296
bk0: 50a 357322i bk1: 52a 357321i bk2: 76a 357371i bk3: 76a 357358i bk4: 78a 357057i bk5: 80a 356894i bk6: 22a 357513i bk7: 18a 357565i bk8: 84a 357477i bk9: 88a 357446i bk10: 70a 357488i bk11: 70a 357524i bk12: 20a 357583i bk13: 16a 357613i bk14: 12a 357642i bk15: 12a 357643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00417131
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356577 n_act=43 n_pre=27 n_req=517 n_rd=820 n_write=214 bw_util=0.005782
n_activity=4692 dram_eff=0.4408
bk0: 46a 357338i bk1: 54a 357318i bk2: 78a 357324i bk3: 74a 357344i bk4: 84a 356914i bk5: 80a 356824i bk6: 20a 357488i bk7: 18a 357564i bk8: 80a 357488i bk9: 86a 357446i bk10: 70a 357489i bk11: 72a 357516i bk12: 18a 357601i bk13: 20a 357604i bk14: 12a 357639i bk15: 8a 357650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0043139
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356585 n_act=44 n_pre=28 n_req=512 n_rd=818 n_write=206 bw_util=0.005726
n_activity=4671 dram_eff=0.4385
bk0: 50a 357347i bk1: 50a 357343i bk2: 74a 357333i bk3: 70a 357359i bk4: 80a 356882i bk5: 84a 356876i bk6: 22a 357559i bk7: 20a 357560i bk8: 80a 357491i bk9: 88a 357447i bk10: 66a 357522i bk11: 68a 357531i bk12: 26a 357600i bk13: 20a 357578i bk14: 12a 357636i bk15: 8a 357648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00459348
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356581 n_act=45 n_pre=29 n_req=513 n_rd=822 n_write=204 bw_util=0.005737
n_activity=4713 dram_eff=0.4354
bk0: 56a 357319i bk1: 58a 357272i bk2: 74a 357321i bk3: 70a 357391i bk4: 82a 356944i bk5: 84a 356928i bk6: 20a 357558i bk7: 14a 357556i bk8: 84a 357484i bk9: 90a 357451i bk10: 66a 357535i bk11: 68a 357529i bk12: 20a 357600i bk13: 18a 357602i bk14: 8a 357649i bk15: 10a 357646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00430272
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356583 n_act=44 n_pre=28 n_req=513 n_rd=822 n_write=204 bw_util=0.005737
n_activity=4737 dram_eff=0.4332
bk0: 60a 357301i bk1: 52a 357348i bk2: 72a 357371i bk3: 72a 357431i bk4: 86a 356937i bk5: 84a 356905i bk6: 18a 357564i bk7: 14a 357559i bk8: 82a 357488i bk9: 90a 357447i bk10: 68a 357518i bk11: 68a 357524i bk12: 22a 357599i bk13: 24a 357590i bk14: 6a 357650i bk15: 4a 357658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00390571
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356587 n_act=44 n_pre=28 n_req=511 n_rd=814 n_write=208 bw_util=0.005715
n_activity=4725 dram_eff=0.4326
bk0: 52a 357326i bk1: 50a 357328i bk2: 74a 357386i bk3: 72a 357404i bk4: 82a 356915i bk5: 84a 356942i bk6: 18a 357540i bk7: 16a 357562i bk8: 82a 357485i bk9: 88a 357455i bk10: 66a 357535i bk11: 64a 357537i bk12: 28a 357594i bk13: 24a 357572i bk14: 8a 357645i bk15: 6a 357653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003053
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356583 n_act=44 n_pre=28 n_req=513 n_rd=814 n_write=212 bw_util=0.005737
n_activity=4726 dram_eff=0.4342
bk0: 52a 357337i bk1: 52a 357317i bk2: 74a 357381i bk3: 70a 357408i bk4: 80a 356956i bk5: 82a 356908i bk6: 20a 357529i bk7: 16a 357567i bk8: 84a 357483i bk9: 88a 357473i bk10: 68a 357529i bk11: 70a 357494i bk12: 22a 357610i bk13: 16a 357569i bk14: 8a 357649i bk15: 12a 357641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394765
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357681 n_nop=356583 n_act=45 n_pre=29 n_req=512 n_rd=812 n_write=212 bw_util=0.005726
n_activity=4692 dram_eff=0.4365
bk0: 54a 357330i bk1: 46a 357324i bk2: 80a 357355i bk3: 76a 357346i bk4: 80a 356920i bk5: 80a 356956i bk6: 22a 357534i bk7: 16a 357571i bk8: 78a 357494i bk9: 88a 357452i bk10: 70a 357524i bk11: 72a 357481i bk12: 20a 357619i bk13: 14a 357603i bk14: 6a 357654i bk15: 10a 357646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00361216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25004, Miss = 410, Miss_rate = 0.016, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 27365, Miss = 410, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19515, Miss = 413, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19484, Miss = 414, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20499, Miss = 417, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19690, Miss = 417, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18290, Miss = 419, Miss_rate = 0.023, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21234, Miss = 412, Miss_rate = 0.019, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20144, Miss = 412, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18319, Miss = 410, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22191, Miss = 409, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20395, Miss = 411, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18454, Miss = 411, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20459, Miss = 407, Miss_rate = 0.020, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21330, Miss = 407, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18225, Miss = 406, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 330598
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=471308
icnt_total_pkts_simt_to_mem=874891
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9362
	minimum = 6
	maximum = 16
Network latency average = 6.9362
	minimum = 6
	maximum = 16
Slowest packet = 660627
Flit latency average = 6.10456
	minimum = 6
	maximum = 12
Slowest flit = 1345126
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000833439
	minimum = 0 (at node 0)
	maximum = 0.0129183 (at node 13)
Accepted packet rate average = 0.000833439
	minimum = 0 (at node 0)
	maximum = 0.0129183 (at node 13)
Injected flit rate average = 0.0015729
	minimum = 0 (at node 0)
	maximum = 0.0225016 (at node 13)
Accepted flit rate average= 0.0015729
	minimum = 0 (at node 0)
	maximum = 0.0262583 (at node 13)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.959 (12 samples)
	minimum = 6 (12 samples)
	maximum = 119.75 (12 samples)
Network latency average = 12.9022 (12 samples)
	minimum = 6 (12 samples)
	maximum = 110.583 (12 samples)
Flit latency average = 12.1399 (12 samples)
	minimum = 6 (12 samples)
	maximum = 107.25 (12 samples)
Fragmentation average = 0.00015625 (12 samples)
	minimum = 0 (12 samples)
	maximum = 16.3333 (12 samples)
Injected packet rate average = 0.0316023 (12 samples)
	minimum = 0.0237601 (12 samples)
	maximum = 0.0559761 (12 samples)
Accepted packet rate average = 0.0316023 (12 samples)
	minimum = 0.0237601 (12 samples)
	maximum = 0.0559761 (12 samples)
Injected flit rate average = 0.0767028 (12 samples)
	minimum = 0.041505 (12 samples)
	maximum = 0.176251 (12 samples)
Accepted flit rate average = 0.0767028 (12 samples)
	minimum = 0.0425136 (12 samples)
	maximum = 0.150598 (12 samples)
Injected packet size average = 2.42712 (12 samples)
Accepted packet size average = 2.42712 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 147924 (inst/sec)
gpgpu_simulation_rate = 3479 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,469751)
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,469751)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (98,469751), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (531,469751), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 0.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 532
gpu_sim_insn = 2792
gpu_ipc =       5.2481
gpu_tot_sim_cycle = 470283
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      42.4693
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=147945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397559
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44628, Miss = 22603, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44708, Miss = 22727, Miss_rate = 0.508, Pending_hits = 3578, Reservation_fails = 60866
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 47729, Miss = 24976, Miss_rate = 0.523, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35772, Miss = 17848, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 46020, Miss = 23070, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 47717, Miss = 23898, Miss_rate = 0.501, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 327119
	L1D_total_cache_miss_rate = 0.5077
	L1D_total_cache_pending_hits = 49168
	L1D_total_cache_reservation_fails = 774295
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225460
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5273, 5259, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1208550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34994
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621010	W0_Idle:376867	W0_Scoreboard:3138187	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279952 {8:34994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4759184 {136:34994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 470282 
mrq_lat_table:4586 	1034 	1536 	491 	456 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321611 	8632 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20703 	39861 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17111 	14144 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	1125 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	921 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 22.666666 23.333334  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 23.000000 24.666666  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 23.333334 24.666666  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 23.666666 25.666666  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 23.666666 25.333334  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 23.333334 24.666666  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 23.333334 25.000000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 22.666666 24.666666  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 22.333334 24.000000  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 24.000000 23.666666  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 23.333334 24.000000  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 23.666666 24.000000  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 24.333334 24.000000  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 23.666666 24.000000  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 23.333334 23.666666  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 23.333334 23.333334  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8282/699 = 11.848354
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        40        40        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        41        42        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        42        42        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        43        45        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        43        44        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        42        42         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        42        43         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        40        42        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        39        40        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        42        41        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        40        42        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        41        42        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        43        42         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        41        42         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        40        41        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        40        40        11         8        39        44        35        36        10         7         3         5 
total reads: 6586
bank skew: 45/2 = 22.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       132       124       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572      1151       127       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       138       128       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       136       128       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       137       128       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       130       125       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       133       126       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       135       129       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       125       124       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142       128       127       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887       124       130       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498       125       130       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426       130       131       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080       126       131       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473       125       133       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461       122       123       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356974 n_act=46 n_pre=30 n_req=518 n_rd=820 n_write=216 bw_util=0.005786
n_activity=4809 dram_eff=0.4309
bk0: 48a 357719i bk1: 48a 357741i bk2: 76a 357819i bk3: 78a 357766i bk4: 80a 357351i bk5: 80a 357351i bk6: 22a 357926i bk7: 22a 357957i bk8: 82a 357888i bk9: 82a 357880i bk10: 70a 357895i bk11: 70a 357929i bk12: 20a 357990i bk13: 20a 358009i bk14: 10a 358051i bk15: 12a 358048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315846
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356982 n_act=42 n_pre=26 n_req=518 n_rd=820 n_write=216 bw_util=0.005786
n_activity=4760 dram_eff=0.4353
bk0: 48a 357748i bk1: 46a 357744i bk2: 72a 357795i bk3: 74a 357752i bk4: 82a 357353i bk5: 84a 357221i bk6: 22a 357924i bk7: 24a 357966i bk8: 82a 357896i bk9: 84a 357861i bk10: 70a 357894i bk11: 68a 357933i bk12: 16a 357993i bk13: 20a 358008i bk14: 16a 358033i bk15: 12a 358047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00520266
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356976 n_act=42 n_pre=26 n_req=521 n_rd=826 n_write=216 bw_util=0.00582
n_activity=4799 dram_eff=0.4343
bk0: 48a 357750i bk1: 52a 357722i bk2: 72a 357861i bk3: 76a 357725i bk4: 84a 357277i bk5: 84a 357250i bk6: 20a 357911i bk7: 22a 357961i bk8: 84a 357885i bk9: 84a 357872i bk10: 72a 357896i bk11: 68a 357925i bk12: 18a 357993i bk13: 26a 358000i bk14: 10a 358046i bk15: 6a 358056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00576119
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356974 n_act=42 n_pre=26 n_req=522 n_rd=828 n_write=216 bw_util=0.005831
n_activity=4750 dram_eff=0.4396
bk0: 46a 357743i bk1: 50a 357732i bk2: 74a 357838i bk3: 70a 357774i bk4: 86a 357367i bk5: 90a 357245i bk6: 20a 357882i bk7: 20a 357949i bk8: 86a 357877i bk9: 84a 357884i bk10: 66a 357902i bk11: 68a 357937i bk12: 22a 357981i bk13: 28a 357979i bk14: 10a 358049i bk15: 8a 358052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00416939
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356966 n_act=43 n_pre=27 n_req=525 n_rd=834 n_write=216 bw_util=0.005865
n_activity=4843 dram_eff=0.4336
bk0: 52a 357742i bk1: 52a 357737i bk2: 68a 357849i bk3: 72a 357794i bk4: 86a 357356i bk5: 88a 357298i bk6: 20a 357916i bk7: 20a 357919i bk8: 86a 357883i bk9: 88a 357857i bk10: 66a 357905i bk11: 66a 357937i bk12: 24a 357978i bk13: 28a 357994i bk14: 10a 358044i bk15: 8a 358055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324224
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356972 n_act=42 n_pre=26 n_req=523 n_rd=834 n_write=212 bw_util=0.005842
n_activity=4807 dram_eff=0.4352
bk0: 52a 357732i bk1: 54a 357712i bk2: 70a 357837i bk3: 74a 357852i bk4: 84a 357383i bk5: 84a 357294i bk6: 18a 357948i bk7: 20a 357936i bk8: 88a 357881i bk9: 90a 357833i bk10: 68a 357904i bk11: 66a 357936i bk12: 24a 357980i bk13: 28a 357981i bk14: 8a 358048i bk15: 6a 358057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00310819
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356964 n_act=44 n_pre=28 n_req=525 n_rd=838 n_write=212 bw_util=0.005865
n_activity=4779 dram_eff=0.4394
bk0: 48a 357745i bk1: 50a 357754i bk2: 76a 357836i bk3: 72a 357822i bk4: 84a 357360i bk5: 86a 357217i bk6: 18a 357908i bk7: 20a 357936i bk8: 86a 357864i bk9: 88a 357871i bk10: 68a 357905i bk11: 72a 357905i bk12: 26a 357963i bk13: 28a 357978i bk14: 10a 358050i bk15: 6a 358061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00387896
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356976 n_act=45 n_pre=29 n_req=518 n_rd=824 n_write=212 bw_util=0.005786
n_activity=4828 dram_eff=0.4292
bk0: 52a 357738i bk1: 54a 357744i bk2: 70a 357858i bk3: 72a 357837i bk4: 80a 357468i bk5: 84a 357271i bk6: 22a 357911i bk7: 20a 357931i bk8: 84a 357879i bk9: 86a 357845i bk10: 68a 357905i bk11: 70a 357927i bk12: 24a 357982i bk13: 16a 358028i bk14: 12a 358043i bk15: 10a 358054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304396
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356972 n_act=45 n_pre=29 n_req=520 n_rd=824 n_write=216 bw_util=0.005809
n_activity=4842 dram_eff=0.4296
bk0: 50a 357727i bk1: 52a 357726i bk2: 76a 357776i bk3: 76a 357763i bk4: 78a 357462i bk5: 80a 357299i bk6: 22a 357918i bk7: 18a 357970i bk8: 84a 357882i bk9: 88a 357851i bk10: 70a 357893i bk11: 70a 357929i bk12: 20a 357988i bk13: 16a 358018i bk14: 12a 358047i bk15: 12a 358048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0041666
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356980 n_act=43 n_pre=27 n_req=518 n_rd=822 n_write=214 bw_util=0.005786
n_activity=4700 dram_eff=0.4409
bk0: 46a 357743i bk1: 54a 357723i bk2: 78a 357729i bk3: 74a 357749i bk4: 84a 357319i bk5: 82a 357225i bk6: 20a 357893i bk7: 18a 357969i bk8: 80a 357893i bk9: 86a 357851i bk10: 70a 357894i bk11: 72a 357921i bk12: 18a 358006i bk13: 20a 358009i bk14: 12a 358044i bk15: 8a 358055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00430902
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356990 n_act=44 n_pre=28 n_req=512 n_rd=818 n_write=206 bw_util=0.005719
n_activity=4671 dram_eff=0.4385
bk0: 50a 357752i bk1: 50a 357748i bk2: 74a 357738i bk3: 70a 357764i bk4: 80a 357287i bk5: 84a 357281i bk6: 22a 357964i bk7: 20a 357965i bk8: 80a 357896i bk9: 88a 357852i bk10: 66a 357927i bk11: 68a 357936i bk12: 26a 358005i bk13: 20a 357983i bk14: 12a 358041i bk15: 8a 358053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00458828
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356986 n_act=45 n_pre=29 n_req=513 n_rd=822 n_write=204 bw_util=0.00573
n_activity=4713 dram_eff=0.4354
bk0: 56a 357724i bk1: 58a 357677i bk2: 74a 357726i bk3: 70a 357796i bk4: 82a 357349i bk5: 84a 357333i bk6: 20a 357963i bk7: 14a 357961i bk8: 84a 357889i bk9: 90a 357856i bk10: 66a 357940i bk11: 68a 357934i bk12: 20a 358005i bk13: 18a 358007i bk14: 8a 358054i bk15: 10a 358051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00429785
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356988 n_act=44 n_pre=28 n_req=513 n_rd=822 n_write=204 bw_util=0.00573
n_activity=4737 dram_eff=0.4332
bk0: 60a 357706i bk1: 52a 357753i bk2: 72a 357776i bk3: 72a 357836i bk4: 86a 357342i bk5: 84a 357310i bk6: 18a 357969i bk7: 14a 357964i bk8: 82a 357893i bk9: 90a 357852i bk10: 68a 357923i bk11: 68a 357929i bk12: 22a 358004i bk13: 24a 357995i bk14: 6a 358055i bk15: 4a 358063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0039013
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356992 n_act=44 n_pre=28 n_req=511 n_rd=814 n_write=208 bw_util=0.005708
n_activity=4725 dram_eff=0.4326
bk0: 52a 357731i bk1: 50a 357733i bk2: 74a 357791i bk3: 72a 357809i bk4: 82a 357320i bk5: 84a 357347i bk6: 18a 357945i bk7: 16a 357967i bk8: 82a 357890i bk9: 88a 357860i bk10: 66a 357940i bk11: 64a 357942i bk12: 28a 357999i bk13: 24a 357977i bk14: 8a 358050i bk15: 6a 358058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304955
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356988 n_act=44 n_pre=28 n_req=513 n_rd=814 n_write=212 bw_util=0.00573
n_activity=4726 dram_eff=0.4342
bk0: 52a 357742i bk1: 52a 357722i bk2: 74a 357786i bk3: 70a 357813i bk4: 80a 357361i bk5: 82a 357313i bk6: 20a 357934i bk7: 16a 357972i bk8: 84a 357888i bk9: 88a 357878i bk10: 68a 357934i bk11: 70a 357899i bk12: 22a 358015i bk13: 16a 357974i bk14: 8a 358054i bk15: 12a 358046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394319
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358086 n_nop=356988 n_act=45 n_pre=29 n_req=512 n_rd=812 n_write=212 bw_util=0.005719
n_activity=4692 dram_eff=0.4365
bk0: 54a 357735i bk1: 46a 357729i bk2: 80a 357760i bk3: 76a 357751i bk4: 80a 357325i bk5: 80a 357361i bk6: 22a 357939i bk7: 16a 357976i bk8: 78a 357899i bk9: 88a 357857i bk10: 70a 357929i bk11: 72a 357886i bk12: 20a 358024i bk13: 14a 358008i bk14: 6a 358059i bk15: 10a 358051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00360807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25004, Miss = 410, Miss_rate = 0.016, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 27367, Miss = 410, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19515, Miss = 413, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19484, Miss = 414, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20499, Miss = 417, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19690, Miss = 417, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18290, Miss = 419, Miss_rate = 0.023, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21234, Miss = 412, Miss_rate = 0.019, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20144, Miss = 412, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18320, Miss = 411, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22191, Miss = 409, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20395, Miss = 411, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18454, Miss = 411, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20459, Miss = 407, Miss_rate = 0.020, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21330, Miss = 407, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18225, Miss = 406, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 330601
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=471319
icnt_total_pkts_simt_to_mem=874895
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 661198
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1346199
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000363813
	minimum = 0 (at node 1)
	maximum = 0.0056391 (at node 0)
Accepted packet rate average = 0.000363813
	minimum = 0 (at node 1)
	maximum = 0.0056391 (at node 0)
Injected flit rate average = 0.000909532
	minimum = 0 (at node 1)
	maximum = 0.0112782 (at node 16)
Accepted flit rate average= 0.000909532
	minimum = 0 (at node 1)
	maximum = 0.0206767 (at node 0)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3083 (13 samples)
	minimum = 6 (13 samples)
	maximum = 111.308 (13 samples)
Network latency average = 12.4867 (13 samples)
	minimum = 6 (13 samples)
	maximum = 102.846 (13 samples)
Flit latency average = 11.6676 (13 samples)
	minimum = 6 (13 samples)
	maximum = 99.4615 (13 samples)
Fragmentation average = 0.00014423 (13 samples)
	minimum = 0 (13 samples)
	maximum = 15.0769 (13 samples)
Injected packet rate average = 0.0291994 (13 samples)
	minimum = 0.0219324 (13 samples)
	maximum = 0.052104 (13 samples)
Accepted packet rate average = 0.0291994 (13 samples)
	minimum = 0.0219324 (13 samples)
	maximum = 0.052104 (13 samples)
Injected flit rate average = 0.0708726 (13 samples)
	minimum = 0.0383123 (13 samples)
	maximum = 0.163561 (13 samples)
Accepted flit rate average = 0.0708726 (13 samples)
	minimum = 0.0392433 (13 samples)
	maximum = 0.140604 (13 samples)
Injected packet size average = 2.42719 (13 samples)
Accepted packet size average = 2.42719 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 147945 (inst/sec)
gpgpu_simulation_rate = 3483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,470283)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,470283)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(5,0,0) tid=(25,7,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(14,0,0) tid=(25,14,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(14,0,0) tid=(11,19,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (408,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(409,470283)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (410,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (414,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (414,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (414,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (415,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (415,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (416,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (417,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (417,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (417,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (422,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (424,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (429,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 470783  inst.: 20297849 (ipc=650.5) sim_rate=149248 (inst/sec) elapsed = 0:0:02:16 / Sun Jul 29 09:44:26 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,0,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (816,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1346,470283), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1347
gpu_sim_insn = 354304
gpu_ipc =     263.0319
gpu_tot_sim_cycle = 471630
gpu_tot_sim_insn = 20326905
gpu_tot_ipc =      43.0993
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48186
gpu_total_sim_rate=149462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 404215
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44628, Miss = 22603, Miss_rate = 0.506, Pending_hits = 3660, Reservation_fails = 55229
	L1D_cache_core[1]: Access = 45096, Miss = 23247, Miss_rate = 0.516, Pending_hits = 3645, Reservation_fails = 57897
	L1D_cache_core[2]: Access = 44852, Miss = 22769, Miss_rate = 0.508, Pending_hits = 3622, Reservation_fails = 61000
	L1D_cache_core[3]: Access = 44406, Miss = 22778, Miss_rate = 0.513, Pending_hits = 3378, Reservation_fails = 54932
	L1D_cache_core[4]: Access = 45550, Miss = 23212, Miss_rate = 0.510, Pending_hits = 3370, Reservation_fails = 57122
	L1D_cache_core[5]: Access = 45900, Miss = 23288, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58725
	L1D_cache_core[6]: Access = 47729, Miss = 24976, Miss_rate = 0.523, Pending_hits = 3253, Reservation_fails = 58678
	L1D_cache_core[7]: Access = 44058, Miss = 22205, Miss_rate = 0.504, Pending_hits = 3729, Reservation_fails = 55025
	L1D_cache_core[8]: Access = 33936, Miss = 16999, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38207
	L1D_cache_core[9]: Access = 35772, Miss = 17848, Miss_rate = 0.499, Pending_hits = 2746, Reservation_fails = 36797
	L1D_cache_core[10]: Access = 35880, Miss = 18197, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 27716
	L1D_cache_core[11]: Access = 36823, Miss = 18891, Miss_rate = 0.513, Pending_hits = 2755, Reservation_fails = 44640
	L1D_cache_core[12]: Access = 46020, Miss = 23070, Miss_rate = 0.501, Pending_hits = 3730, Reservation_fails = 50774
	L1D_cache_core[13]: Access = 47717, Miss = 23898, Miss_rate = 0.501, Pending_hits = 3311, Reservation_fails = 59342
	L1D_cache_core[14]: Access = 46138, Miss = 23180, Miss_rate = 0.502, Pending_hits = 3248, Reservation_fails = 58345
	L1D_total_cache_accesses = 644505
	L1D_total_cache_misses = 327161
	L1D_total_cache_miss_rate = 0.5076
	L1D_total_cache_pending_hits = 49212
	L1D_total_cache_reservation_fails = 774429
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 9167
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0489
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225594
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401706
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5294, 5280, 5259, 5259, 5259, 5259, 5224, 5224, 600, 600, 600, 600, 328, 328, 328, 328, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 23304384
gpgpu_n_tot_w_icount = 728262
gpgpu_n_stall_shd_mem = 1208700
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35006
gpgpu_n_mem_write_global = 295454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3903588
gpgpu_n_store_insn = 1967716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1208700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621809	W0_Idle:377988	W0_Scoreboard:3139597	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:603859
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280048 {8:35006,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19783600 {40:163126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4760816 {136:35006,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363632 {8:295454,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 471629 
mrq_lat_table:4598 	1034 	1536 	491 	456 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321663 	8632 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20733 	39883 	133504 	134523 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17121 	14146 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	1165 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	923 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 22.666666 23.333334  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 23.000000 24.666666  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 23.333334 25.000000  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 23.666666 26.000000  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 23.666666 25.333334  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 23.333334 24.666666  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 23.333334 25.000000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 22.666666 24.666666  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 22.333334 24.000000  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 24.000000 23.666666  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 23.333334 24.666666  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 23.666666 24.666666  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 24.333334 24.666666  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 23.666666 24.666666  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 23.333334 24.333334  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 23.333334 23.333334  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8294/699 = 11.865522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        40        40        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        41        42        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        42        43        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        43        46        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        43        44        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        42        42         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        42        43         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        40        42        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        39        40        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        42        41        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        40        44        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        41        44        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        43        44         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        41        44         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        40        43        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        40        40        11         8        39        44        35        36        10         7         3         5 
total reads: 6598
bank skew: 46/2 = 23.00
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       132       124       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572      1151       127       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       138       129       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       136       129       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       137       128       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       130       125       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       133       126       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       135       129       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       125       124       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142       128       127       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887       124       149       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498       125       148       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426       130       149       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080       126       149       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473       125       151       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461       122       123       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357999 n_act=46 n_pre=30 n_req=518 n_rd=820 n_write=216 bw_util=0.00577
n_activity=4809 dram_eff=0.4309
bk0: 48a 358744i bk1: 48a 358766i bk2: 76a 358844i bk3: 78a 358791i bk4: 80a 358376i bk5: 80a 358376i bk6: 22a 358951i bk7: 22a 358982i bk8: 82a 358913i bk9: 82a 358905i bk10: 70a 358920i bk11: 70a 358954i bk12: 20a 359015i bk13: 20a 359034i bk14: 10a 359076i bk15: 12a 359073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00314944
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358007 n_act=42 n_pre=26 n_req=518 n_rd=820 n_write=216 bw_util=0.00577
n_activity=4760 dram_eff=0.4353
bk0: 48a 358773i bk1: 46a 358769i bk2: 72a 358820i bk3: 74a 358777i bk4: 82a 358378i bk5: 84a 358246i bk6: 22a 358949i bk7: 24a 358991i bk8: 82a 358921i bk9: 84a 358886i bk10: 70a 358919i bk11: 68a 358958i bk12: 16a 359018i bk13: 20a 359033i bk14: 16a 359058i bk15: 12a 359072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00518781
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357999 n_act=42 n_pre=26 n_req=522 n_rd=828 n_write=216 bw_util=0.005814
n_activity=4807 dram_eff=0.4344
bk0: 48a 358775i bk1: 52a 358747i bk2: 72a 358886i bk3: 76a 358750i bk4: 84a 358302i bk5: 86a 358271i bk6: 20a 358936i bk7: 22a 358986i bk8: 84a 358910i bk9: 84a 358897i bk10: 72a 358921i bk11: 68a 358950i bk12: 18a 359018i bk13: 26a 359025i bk14: 10a 359071i bk15: 6a 359081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00574474
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357997 n_act=42 n_pre=26 n_req=523 n_rd=830 n_write=216 bw_util=0.005825
n_activity=4758 dram_eff=0.4397
bk0: 46a 358768i bk1: 50a 358757i bk2: 74a 358863i bk3: 70a 358799i bk4: 86a 358392i bk5: 92a 358266i bk6: 20a 358907i bk7: 20a 358974i bk8: 86a 358902i bk9: 84a 358909i bk10: 66a 358927i bk11: 68a 358962i bk12: 22a 359006i bk13: 28a 359004i bk14: 10a 359074i bk15: 8a 359077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00415749
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357991 n_act=43 n_pre=27 n_req=525 n_rd=834 n_write=216 bw_util=0.005848
n_activity=4843 dram_eff=0.4336
bk0: 52a 358767i bk1: 52a 358762i bk2: 68a 358874i bk3: 72a 358819i bk4: 86a 358381i bk5: 88a 358323i bk6: 20a 358941i bk7: 20a 358944i bk8: 86a 358908i bk9: 88a 358882i bk10: 66a 358930i bk11: 66a 358962i bk12: 24a 359003i bk13: 28a 359019i bk14: 10a 359069i bk15: 8a 359080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00323298
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357997 n_act=42 n_pre=26 n_req=523 n_rd=834 n_write=212 bw_util=0.005825
n_activity=4807 dram_eff=0.4352
bk0: 52a 358757i bk1: 54a 358737i bk2: 70a 358862i bk3: 74a 358877i bk4: 84a 358408i bk5: 84a 358319i bk6: 18a 358973i bk7: 20a 358961i bk8: 88a 358906i bk9: 90a 358858i bk10: 68a 358929i bk11: 66a 358961i bk12: 24a 359005i bk13: 28a 359006i bk14: 8a 359073i bk15: 6a 359082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00309932
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357989 n_act=44 n_pre=28 n_req=525 n_rd=838 n_write=212 bw_util=0.005848
n_activity=4779 dram_eff=0.4394
bk0: 48a 358770i bk1: 50a 358779i bk2: 76a 358861i bk3: 72a 358847i bk4: 84a 358385i bk5: 86a 358242i bk6: 18a 358933i bk7: 20a 358961i bk8: 86a 358889i bk9: 88a 358896i bk10: 68a 358930i bk11: 72a 358930i bk12: 26a 358988i bk13: 28a 359003i bk14: 10a 359075i bk15: 6a 359086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00386788
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358001 n_act=45 n_pre=29 n_req=518 n_rd=824 n_write=212 bw_util=0.00577
n_activity=4828 dram_eff=0.4292
bk0: 52a 358763i bk1: 54a 358769i bk2: 70a 358883i bk3: 72a 358862i bk4: 80a 358493i bk5: 84a 358296i bk6: 22a 358936i bk7: 20a 358956i bk8: 84a 358904i bk9: 86a 358870i bk10: 68a 358930i bk11: 70a 358952i bk12: 24a 359007i bk13: 16a 359053i bk14: 12a 359068i bk15: 10a 359079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303527
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=357997 n_act=45 n_pre=29 n_req=520 n_rd=824 n_write=216 bw_util=0.005792
n_activity=4842 dram_eff=0.4296
bk0: 50a 358752i bk1: 52a 358751i bk2: 76a 358801i bk3: 76a 358788i bk4: 78a 358487i bk5: 80a 358324i bk6: 22a 358943i bk7: 18a 358995i bk8: 84a 358907i bk9: 88a 358876i bk10: 70a 358918i bk11: 70a 358954i bk12: 20a 359013i bk13: 16a 359043i bk14: 12a 359072i bk15: 12a 359073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0041547
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358005 n_act=43 n_pre=27 n_req=518 n_rd=822 n_write=214 bw_util=0.00577
n_activity=4700 dram_eff=0.4409
bk0: 46a 358768i bk1: 54a 358748i bk2: 78a 358754i bk3: 74a 358774i bk4: 84a 358344i bk5: 82a 358250i bk6: 20a 358918i bk7: 18a 358994i bk8: 80a 358918i bk9: 86a 358876i bk10: 70a 358919i bk11: 72a 358946i bk12: 18a 359031i bk13: 20a 359034i bk14: 12a 359069i bk15: 8a 359080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00429672
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358011 n_act=44 n_pre=28 n_req=514 n_rd=822 n_write=206 bw_util=0.005725
n_activity=4687 dram_eff=0.4387
bk0: 50a 358777i bk1: 50a 358773i bk2: 74a 358763i bk3: 70a 358789i bk4: 80a 358312i bk5: 88a 358298i bk6: 22a 358989i bk7: 20a 358990i bk8: 80a 358921i bk9: 88a 358877i bk10: 66a 358952i bk11: 68a 358961i bk12: 26a 359030i bk13: 20a 359008i bk14: 12a 359066i bk15: 8a 359078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00457519
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358007 n_act=45 n_pre=29 n_req=515 n_rd=826 n_write=204 bw_util=0.005736
n_activity=4729 dram_eff=0.4356
bk0: 56a 358749i bk1: 58a 358702i bk2: 74a 358751i bk3: 70a 358821i bk4: 82a 358374i bk5: 88a 358350i bk6: 20a 358988i bk7: 14a 358986i bk8: 84a 358914i bk9: 90a 358881i bk10: 66a 358965i bk11: 68a 358959i bk12: 20a 359030i bk13: 18a 359032i bk14: 8a 359079i bk15: 10a 359076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00428558
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358009 n_act=44 n_pre=28 n_req=515 n_rd=826 n_write=204 bw_util=0.005736
n_activity=4753 dram_eff=0.4334
bk0: 60a 358731i bk1: 52a 358778i bk2: 72a 358801i bk3: 72a 358861i bk4: 86a 358367i bk5: 88a 358327i bk6: 18a 358994i bk7: 14a 358989i bk8: 82a 358918i bk9: 90a 358877i bk10: 68a 358948i bk11: 68a 358954i bk12: 22a 359029i bk13: 24a 359020i bk14: 6a 359080i bk15: 4a 359088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00389016
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358013 n_act=44 n_pre=28 n_req=513 n_rd=818 n_write=208 bw_util=0.005714
n_activity=4741 dram_eff=0.4328
bk0: 52a 358756i bk1: 50a 358758i bk2: 74a 358816i bk3: 72a 358834i bk4: 82a 358345i bk5: 88a 358364i bk6: 18a 358970i bk7: 16a 358992i bk8: 82a 358915i bk9: 88a 358885i bk10: 66a 358965i bk11: 64a 358967i bk12: 28a 359024i bk13: 24a 359002i bk14: 8a 359075i bk15: 6a 359083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304084
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358009 n_act=44 n_pre=28 n_req=515 n_rd=818 n_write=212 bw_util=0.005736
n_activity=4742 dram_eff=0.4344
bk0: 52a 358767i bk1: 52a 358747i bk2: 74a 358811i bk3: 70a 358838i bk4: 80a 358386i bk5: 86a 358330i bk6: 20a 358959i bk7: 16a 358997i bk8: 84a 358913i bk9: 88a 358903i bk10: 68a 358959i bk11: 70a 358924i bk12: 22a 359040i bk13: 16a 358999i bk14: 8a 359079i bk15: 12a 359071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00393193
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=359111 n_nop=358013 n_act=45 n_pre=29 n_req=512 n_rd=812 n_write=212 bw_util=0.005703
n_activity=4692 dram_eff=0.4365
bk0: 54a 358760i bk1: 46a 358754i bk2: 80a 358785i bk3: 76a 358776i bk4: 80a 358350i bk5: 80a 358386i bk6: 22a 358964i bk7: 16a 359001i bk8: 78a 358924i bk9: 88a 358882i bk10: 70a 358954i bk11: 72a 358911i bk12: 20a 359049i bk13: 14a 359033i bk14: 6a 359084i bk15: 10a 359076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00359777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25004, Miss = 410, Miss_rate = 0.016, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 27367, Miss = 410, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19516, Miss = 414, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19485, Miss = 415, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20499, Miss = 417, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19690, Miss = 417, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18290, Miss = 419, Miss_rate = 0.023, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21234, Miss = 412, Miss_rate = 0.019, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20144, Miss = 412, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18320, Miss = 411, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22201, Miss = 411, Miss_rate = 0.019, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 20405, Miss = 413, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 18464, Miss = 413, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 20469, Miss = 409, Miss_rate = 0.020, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 21340, Miss = 409, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18225, Miss = 406, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 330653
L2_total_cache_misses = 6598
L2_total_cache_miss_rate = 0.0200
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=471419
icnt_total_pkts_simt_to_mem=875027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.55769
	minimum = 6
	maximum = 24
Network latency average = 8.26923
	minimum = 6
	maximum = 17
Slowest packet = 661211
Flit latency average = 7.44828
	minimum = 6
	maximum = 13
Slowest flit = 1346269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0024906
	minimum = 0 (at node 0)
	maximum = 0.0386043 (at node 2)
Accepted packet rate average = 0.0024906
	minimum = 0 (at node 0)
	maximum = 0.0386043 (at node 2)
Injected flit rate average = 0.00555595
	minimum = 0 (at node 0)
	maximum = 0.0979955 (at node 2)
Accepted flit rate average= 0.00555595
	minimum = 0 (at node 0)
	maximum = 0.074239 (at node 2)
Injected packet length average = 2.23077
Accepted packet length average = 2.23077
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8975 (14 samples)
	minimum = 6 (14 samples)
	maximum = 105.071 (14 samples)
Network latency average = 12.1854 (14 samples)
	minimum = 6 (14 samples)
	maximum = 96.7143 (14 samples)
Flit latency average = 11.3662 (14 samples)
	minimum = 6 (14 samples)
	maximum = 93.2857 (14 samples)
Fragmentation average = 0.000133928 (14 samples)
	minimum = 0 (14 samples)
	maximum = 14 (14 samples)
Injected packet rate average = 0.0272916 (14 samples)
	minimum = 0.0203658 (14 samples)
	maximum = 0.0511398 (14 samples)
Accepted packet rate average = 0.0272916 (14 samples)
	minimum = 0.0203658 (14 samples)
	maximum = 0.0511398 (14 samples)
Injected flit rate average = 0.0662071 (14 samples)
	minimum = 0.0355757 (14 samples)
	maximum = 0.158878 (14 samples)
Accepted flit rate average = 0.0662071 (14 samples)
	minimum = 0.0364402 (14 samples)
	maximum = 0.135864 (14 samples)
Injected packet size average = 2.42591 (14 samples)
Accepted packet size average = 2.42591 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 149462 (inst/sec)
gpgpu_simulation_rate = 3467 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,471630)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,471630)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,2,0) tid=(25,4,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,9,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 472130  inst.: 20576325 (ipc=498.8) sim_rate=150192 (inst/sec) elapsed = 0:0:02:17 / Sun Jul 29 09:44:27 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,12,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 473130  inst.: 20663060 (ipc=224.1) sim_rate=149732 (inst/sec) elapsed = 0:0:02:18 / Sun Jul 29 09:44:28 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,8,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 474130  inst.: 20700153 (ipc=149.3) sim_rate=148921 (inst/sec) elapsed = 0:0:02:19 / Sun Jul 29 09:44:29 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2762,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2763,471630)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2763,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2781,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2850,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2853,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2859,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2861,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2870,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2870,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2910,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2931,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2953,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2962,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2995,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3041,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4854,471630), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 4855
gpu_sim_insn = 400564
gpu_ipc =      82.5055
gpu_tot_sim_cycle = 476485
gpu_tot_sim_insn = 20727469
gpu_tot_ipc =      43.5008
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48223
gpu_total_sim_rate=149118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440859
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45620, Miss = 22773, Miss_rate = 0.499, Pending_hits = 3868, Reservation_fails = 55502
	L1D_cache_core[1]: Access = 46088, Miss = 23441, Miss_rate = 0.509, Pending_hits = 3830, Reservation_fails = 58260
	L1D_cache_core[2]: Access = 45844, Miss = 22915, Miss_rate = 0.500, Pending_hits = 3845, Reservation_fails = 61330
	L1D_cache_core[3]: Access = 45398, Miss = 22947, Miss_rate = 0.505, Pending_hits = 3579, Reservation_fails = 55097
	L1D_cache_core[4]: Access = 46542, Miss = 23345, Miss_rate = 0.502, Pending_hits = 3614, Reservation_fails = 57428
	L1D_cache_core[5]: Access = 46892, Miss = 23392, Miss_rate = 0.499, Pending_hits = 3538, Reservation_fails = 59006
	L1D_cache_core[6]: Access = 48721, Miss = 25151, Miss_rate = 0.516, Pending_hits = 3455, Reservation_fails = 58810
	L1D_cache_core[7]: Access = 45670, Miss = 22527, Miss_rate = 0.493, Pending_hits = 4015, Reservation_fails = 55389
	L1D_cache_core[8]: Access = 34928, Miss = 17148, Miss_rate = 0.491, Pending_hits = 2994, Reservation_fails = 38361
	L1D_cache_core[9]: Access = 36764, Miss = 18010, Miss_rate = 0.490, Pending_hits = 2960, Reservation_fails = 37064
	L1D_cache_core[10]: Access = 36872, Miss = 18343, Miss_rate = 0.497, Pending_hits = 2959, Reservation_fails = 28049
	L1D_cache_core[11]: Access = 37815, Miss = 19098, Miss_rate = 0.505, Pending_hits = 2922, Reservation_fails = 44938
	L1D_cache_core[12]: Access = 47012, Miss = 23193, Miss_rate = 0.493, Pending_hits = 3981, Reservation_fails = 50934
	L1D_cache_core[13]: Access = 48709, Miss = 24048, Miss_rate = 0.494, Pending_hits = 3535, Reservation_fails = 59649
	L1D_cache_core[14]: Access = 47130, Miss = 23282, Miss_rate = 0.494, Pending_hits = 3519, Reservation_fails = 58630
	L1D_total_cache_accesses = 660005
	L1D_total_cache_misses = 329613
	L1D_total_cache_miss_rate = 0.4994
	L1D_total_cache_pending_hits = 52614
	L1D_total_cache_reservation_fails = 778447
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 12191
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 228020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 550427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5431, 5417, 5396, 5396, 5396, 5396, 5361, 5361, 737, 737, 737, 737, 465, 465, 465, 465, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25504448
gpgpu_n_tot_w_icount = 797014
gpgpu_n_stall_shd_mem = 1212718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35297
gpgpu_n_mem_write_global = 300454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914088
gpgpu_n_store_insn = 1972716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 308856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1212718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1629606	W0_Idle:385862	W0_Scoreboard:3145910	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614611
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 282376 {8:35297,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983600 {40:168126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4800392 {136:35297,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403632 {8:300454,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 476484 
mrq_lat_table:4739 	1060 	1542 	491 	456 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326947 	8639 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22320 	41038 	134464 	136112 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17392 	14166 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	6165 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	932 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 24.666666 25.333334  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 25.000000 26.000000  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 25.333334 26.333334  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 25.666666 27.333334  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 25.666666 26.666666  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 25.333334 26.000000  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 25.333334 26.333334  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 24.666666 26.000000  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 24.333334 25.333334  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 26.333334 25.000000  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 25.333334 26.000000  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 25.666666 26.666666  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 26.333334 26.666666  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 25.666666 26.666666  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 25.333334 26.333334  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 25.333334 25.333334  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8467/699 = 12.113019
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        46        46        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        47        46        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        48        47        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        49        50        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        49        48        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        48        46         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        48        47         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        46        46        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        45        44        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        49        45        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        46        48        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        47        50        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        49        50         9         7        41        45        34        34        11        12         3         2 
dram[13]:        26        25        37        36        47        50         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        46        49        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        46        46        11         8        39        44        35        36        10         7         3         5 
total reads: 6771
bank skew: 50/2 = 25.00
chip skew: 429/418 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       140      1112       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572      1076       133       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       145       163       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       142       134       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       143       132       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       136       130       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       139       131       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       142       133       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       132       129       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142      1564       132       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887      1675       153       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498      1595       154       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426      1642       154       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2916      3353      4694      4080      1698       155       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473      1650       157       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461      1709       131       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361671 n_act=46 n_pre=30 n_req=530 n_rd=844 n_write=216 bw_util=0.005843
n_activity=4901 dram_eff=0.4326
bk0: 48a 362440i bk1: 48a 362462i bk2: 76a 362540i bk3: 78a 362487i bk4: 92a 362048i bk5: 92a 362048i bk6: 22a 362647i bk7: 22a 362678i bk8: 82a 362609i bk9: 82a 362601i bk10: 70a 362616i bk11: 70a 362650i bk12: 20a 362711i bk13: 20a 362730i bk14: 10a 362772i bk15: 12a 362769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00311736
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361683 n_act=42 n_pre=26 n_req=528 n_rd=840 n_write=216 bw_util=0.005821
n_activity=4840 dram_eff=0.4364
bk0: 48a 362469i bk1: 46a 362465i bk2: 72a 362516i bk3: 74a 362473i bk4: 94a 362050i bk5: 92a 361926i bk6: 22a 362645i bk7: 24a 362687i bk8: 82a 362617i bk9: 84a 362582i bk10: 70a 362615i bk11: 68a 362654i bk12: 16a 362714i bk13: 20a 362729i bk14: 16a 362754i bk15: 12a 362768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00513496
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361675 n_act=42 n_pre=26 n_req=532 n_rd=848 n_write=216 bw_util=0.005865
n_activity=4883 dram_eff=0.4358
bk0: 48a 362471i bk1: 52a 362443i bk2: 72a 362582i bk3: 76a 362446i bk4: 96a 361973i bk5: 94a 361943i bk6: 20a 362632i bk7: 22a 362682i bk8: 84a 362606i bk9: 84a 362593i bk10: 72a 362617i bk11: 68a 362646i bk12: 18a 362714i bk13: 26a 362721i bk14: 10a 362767i bk15: 6a 362777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00569173
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361673 n_act=42 n_pre=26 n_req=533 n_rd=850 n_write=216 bw_util=0.005876
n_activity=4837 dram_eff=0.4408
bk0: 46a 362464i bk1: 50a 362453i bk2: 74a 362559i bk3: 70a 362495i bk4: 98a 362064i bk5: 100a 361946i bk6: 20a 362603i bk7: 20a 362670i bk8: 86a 362598i bk9: 84a 362605i bk10: 66a 362623i bk11: 68a 362658i bk12: 22a 362702i bk13: 28a 362700i bk14: 10a 362770i bk15: 8a 362773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00411514
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361667 n_act=43 n_pre=27 n_req=535 n_rd=854 n_write=216 bw_util=0.005898
n_activity=4919 dram_eff=0.435
bk0: 52a 362463i bk1: 52a 362458i bk2: 68a 362570i bk3: 72a 362515i bk4: 98a 362051i bk5: 96a 362001i bk6: 20a 362637i bk7: 20a 362640i bk8: 86a 362604i bk9: 88a 362578i bk10: 66a 362626i bk11: 66a 362658i bk12: 24a 362699i bk13: 28a 362715i bk14: 10a 362765i bk15: 8a 362776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00320556
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361673 n_act=42 n_pre=26 n_req=533 n_rd=854 n_write=212 bw_util=0.005876
n_activity=4885 dram_eff=0.4364
bk0: 52a 362453i bk1: 54a 362433i bk2: 70a 362558i bk3: 74a 362573i bk4: 96a 362078i bk5: 92a 361999i bk6: 18a 362669i bk7: 20a 362657i bk8: 88a 362602i bk9: 90a 362554i bk10: 68a 362625i bk11: 66a 362657i bk12: 24a 362701i bk13: 28a 362702i bk14: 8a 362769i bk15: 6a 362778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00306775
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361665 n_act=44 n_pre=28 n_req=535 n_rd=858 n_write=212 bw_util=0.005898
n_activity=4859 dram_eff=0.4404
bk0: 48a 362466i bk1: 50a 362475i bk2: 76a 362557i bk3: 72a 362543i bk4: 96a 362057i bk5: 94a 361922i bk6: 18a 362629i bk7: 20a 362657i bk8: 86a 362585i bk9: 88a 362592i bk10: 68a 362626i bk11: 72a 362626i bk12: 26a 362684i bk13: 28a 362699i bk14: 10a 362771i bk15: 6a 362782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00382848
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361677 n_act=45 n_pre=29 n_req=528 n_rd=844 n_write=212 bw_util=0.005821
n_activity=4908 dram_eff=0.4303
bk0: 52a 362459i bk1: 54a 362465i bk2: 70a 362579i bk3: 72a 362558i bk4: 92a 362165i bk5: 92a 361976i bk6: 22a 362632i bk7: 20a 362652i bk8: 84a 362600i bk9: 86a 362566i bk10: 68a 362626i bk11: 70a 362648i bk12: 24a 362703i bk13: 16a 362749i bk14: 12a 362764i bk15: 10a 362775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00300435
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361673 n_act=45 n_pre=29 n_req=530 n_rd=844 n_write=216 bw_util=0.005843
n_activity=4920 dram_eff=0.4309
bk0: 50a 362448i bk1: 52a 362447i bk2: 76a 362497i bk3: 76a 362484i bk4: 90a 362159i bk5: 88a 362004i bk6: 22a 362639i bk7: 18a 362691i bk8: 84a 362603i bk9: 88a 362572i bk10: 70a 362614i bk11: 70a 362650i bk12: 20a 362709i bk13: 16a 362739i bk14: 12a 362768i bk15: 12a 362769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00411238
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361679 n_act=43 n_pre=27 n_req=529 n_rd=844 n_write=214 bw_util=0.005832
n_activity=4784 dram_eff=0.4423
bk0: 46a 362464i bk1: 54a 362444i bk2: 78a 362450i bk3: 74a 362470i bk4: 98a 362009i bk5: 90a 361924i bk6: 20a 362614i bk7: 18a 362690i bk8: 80a 362614i bk9: 86a 362572i bk10: 70a 362615i bk11: 72a 362642i bk12: 18a 362727i bk13: 20a 362730i bk14: 12a 362765i bk15: 8a 362776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00425846
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361687 n_act=44 n_pre=28 n_req=524 n_rd=842 n_write=206 bw_util=0.005777
n_activity=4765 dram_eff=0.4399
bk0: 50a 362473i bk1: 50a 362469i bk2: 74a 362459i bk3: 70a 362485i bk4: 92a 361984i bk5: 96a 361977i bk6: 22a 362685i bk7: 20a 362686i bk8: 80a 362617i bk9: 88a 362573i bk10: 66a 362648i bk11: 68a 362657i bk12: 26a 362726i bk13: 20a 362704i bk14: 12a 362762i bk15: 8a 362774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00452858
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361679 n_act=45 n_pre=29 n_req=527 n_rd=850 n_write=204 bw_util=0.00581
n_activity=4821 dram_eff=0.4373
bk0: 56a 362445i bk1: 58a 362398i bk2: 74a 362447i bk3: 70a 362517i bk4: 94a 362045i bk5: 100a 362022i bk6: 20a 362684i bk7: 14a 362682i bk8: 84a 362610i bk9: 90a 362577i bk10: 66a 362661i bk11: 68a 362655i bk12: 20a 362726i bk13: 18a 362728i bk14: 8a 362775i bk15: 10a 362772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00424192
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361681 n_act=44 n_pre=28 n_req=527 n_rd=850 n_write=204 bw_util=0.00581
n_activity=4845 dram_eff=0.4351
bk0: 60a 362427i bk1: 52a 362474i bk2: 72a 362497i bk3: 72a 362557i bk4: 98a 362039i bk5: 100a 361996i bk6: 18a 362690i bk7: 14a 362685i bk8: 82a 362614i bk9: 90a 362573i bk10: 68a 362644i bk11: 68a 362650i bk12: 22a 362725i bk13: 24a 362716i bk14: 6a 362776i bk15: 4a 362784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0038588
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361685 n_act=44 n_pre=28 n_req=525 n_rd=842 n_write=208 bw_util=0.005788
n_activity=4835 dram_eff=0.4343
bk0: 52a 362452i bk1: 50a 362454i bk2: 74a 362512i bk3: 72a 362530i bk4: 94a 362017i bk5: 100a 362034i bk6: 18a 362666i bk7: 16a 362688i bk8: 82a 362611i bk9: 88a 362581i bk10: 66a 362661i bk11: 64a 362663i bk12: 28a 362720i bk13: 24a 362698i bk14: 8a 362771i bk15: 6a 362779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301538
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361681 n_act=44 n_pre=28 n_req=527 n_rd=842 n_write=212 bw_util=0.00581
n_activity=4834 dram_eff=0.4361
bk0: 52a 362463i bk1: 52a 362443i bk2: 74a 362507i bk3: 70a 362534i bk4: 92a 362057i bk5: 98a 362002i bk6: 20a 362655i bk7: 16a 362693i bk8: 84a 362609i bk9: 88a 362599i bk10: 68a 362655i bk11: 70a 362620i bk12: 22a 362736i bk13: 16a 362695i bk14: 8a 362775i bk15: 12a 362767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00389188
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=362807 n_nop=361685 n_act=45 n_pre=29 n_req=524 n_rd=836 n_write=212 bw_util=0.005777
n_activity=4786 dram_eff=0.4379
bk0: 54a 362456i bk1: 46a 362450i bk2: 80a 362481i bk3: 76a 362472i bk4: 92a 362022i bk5: 92a 362056i bk6: 22a 362660i bk7: 16a 362697i bk8: 78a 362620i bk9: 88a 362578i bk10: 70a 362650i bk11: 72a 362607i bk12: 20a 362745i bk13: 14a 362729i bk14: 6a 362780i bk15: 10a 362772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00356663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25545, Miss = 422, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 27377, Miss = 420, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19540, Miss = 424, Miss_rate = 0.022, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19495, Miss = 425, Miss_rate = 0.022, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20509, Miss = 427, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19700, Miss = 427, Miss_rate = 0.022, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18300, Miss = 429, Miss_rate = 0.023, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21244, Miss = 422, Miss_rate = 0.020, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20154, Miss = 422, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18985, Miss = 422, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22865, Miss = 421, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 21070, Miss = 425, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 19131, Miss = 425, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 21132, Miss = 421, Miss_rate = 0.020, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 22005, Miss = 421, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18892, Miss = 418, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 335944
L2_total_cache_misses = 6771
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=477874
icnt_total_pkts_simt_to_mem=885318
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.7695
	minimum = 6
	maximum = 55
Network latency average = 12.8683
	minimum = 6
	maximum = 31
Slowest packet = 661652
Flit latency average = 13.6689
	minimum = 6
	maximum = 31
Slowest flit = 1352828
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.07031
	minimum = 0.00205973 (at node 16)
	maximum = 0.137384 (at node 27)
Accepted packet rate average = 0.07031
	minimum = 0.00205973 (at node 16)
	maximum = 0.137384 (at node 27)
Injected flit rate average = 0.111265
	minimum = 0.0102987 (at node 16)
	maximum = 0.220185 (at node 7)
Accepted flit rate average= 0.111265
	minimum = 0.00205973 (at node 16)
	maximum = 0.269207 (at node 27)
Injected packet length average = 1.5825
Accepted packet length average = 1.5825
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.089 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.733 (15 samples)
Network latency average = 12.231 (15 samples)
	minimum = 6 (15 samples)
	maximum = 92.3333 (15 samples)
Flit latency average = 11.5197 (15 samples)
	minimum = 6 (15 samples)
	maximum = 89.1333 (15 samples)
Fragmentation average = 0.000125 (15 samples)
	minimum = 0 (15 samples)
	maximum = 13.0667 (15 samples)
Injected packet rate average = 0.0301595 (15 samples)
	minimum = 0.0191454 (15 samples)
	maximum = 0.0568894 (15 samples)
Accepted packet rate average = 0.0301595 (15 samples)
	minimum = 0.0191454 (15 samples)
	maximum = 0.0568894 (15 samples)
Injected flit rate average = 0.069211 (15 samples)
	minimum = 0.0338906 (15 samples)
	maximum = 0.162965 (15 samples)
Accepted flit rate average = 0.069211 (15 samples)
	minimum = 0.0341482 (15 samples)
	maximum = 0.144753 (15 samples)
Injected packet size average = 2.29483 (15 samples)
Accepted packet size average = 2.29483 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 149118 (inst/sec)
gpgpu_simulation_rate = 3427 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,476485)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (846,476485), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 8.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 847
gpu_sim_insn = 5360
gpu_ipc =       6.3282
gpu_tot_sim_cycle = 477332
gpu_tot_sim_insn = 20732829
gpu_tot_ipc =      43.4348
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48223
gpu_total_sim_rate=149157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440999
	L1I_total_cache_misses = 2541
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45620, Miss = 22773, Miss_rate = 0.499, Pending_hits = 3868, Reservation_fails = 55502
	L1D_cache_core[1]: Access = 46088, Miss = 23441, Miss_rate = 0.509, Pending_hits = 3830, Reservation_fails = 58260
	L1D_cache_core[2]: Access = 45844, Miss = 22915, Miss_rate = 0.500, Pending_hits = 3845, Reservation_fails = 61330
	L1D_cache_core[3]: Access = 45398, Miss = 22947, Miss_rate = 0.505, Pending_hits = 3579, Reservation_fails = 55097
	L1D_cache_core[4]: Access = 46542, Miss = 23345, Miss_rate = 0.502, Pending_hits = 3614, Reservation_fails = 57428
	L1D_cache_core[5]: Access = 46892, Miss = 23392, Miss_rate = 0.499, Pending_hits = 3538, Reservation_fails = 59006
	L1D_cache_core[6]: Access = 48721, Miss = 25151, Miss_rate = 0.516, Pending_hits = 3455, Reservation_fails = 58810
	L1D_cache_core[7]: Access = 45670, Miss = 22527, Miss_rate = 0.493, Pending_hits = 4015, Reservation_fails = 55389
	L1D_cache_core[8]: Access = 34931, Miss = 17149, Miss_rate = 0.491, Pending_hits = 2994, Reservation_fails = 38361
	L1D_cache_core[9]: Access = 36764, Miss = 18010, Miss_rate = 0.490, Pending_hits = 2960, Reservation_fails = 37064
	L1D_cache_core[10]: Access = 36872, Miss = 18343, Miss_rate = 0.497, Pending_hits = 2959, Reservation_fails = 28049
	L1D_cache_core[11]: Access = 37815, Miss = 19098, Miss_rate = 0.505, Pending_hits = 2922, Reservation_fails = 44938
	L1D_cache_core[12]: Access = 47012, Miss = 23193, Miss_rate = 0.493, Pending_hits = 3981, Reservation_fails = 50934
	L1D_cache_core[13]: Access = 48709, Miss = 24048, Miss_rate = 0.494, Pending_hits = 3535, Reservation_fails = 59649
	L1D_cache_core[14]: Access = 47130, Miss = 23282, Miss_rate = 0.494, Pending_hits = 3519, Reservation_fails = 58630
	L1D_total_cache_accesses = 660008
	L1D_total_cache_misses = 329614
	L1D_total_cache_miss_rate = 0.4994
	L1D_total_cache_pending_hits = 52614
	L1D_total_cache_reservation_fails = 778447
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 12210
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 228020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 550427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438458
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2541
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5431, 5417, 5396, 5396, 5396, 5396, 5361, 5361, 737, 737, 737, 737, 465, 465, 465, 465, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25510400
gpgpu_n_tot_w_icount = 797200
gpgpu_n_stall_shd_mem = 1212718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35298
gpgpu_n_mem_write_global = 300455
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914108
gpgpu_n_store_insn = 1972726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309398
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1212718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1629608	W0_Idle:387082	W0_Scoreboard:3146224	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614771
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 282384 {8:35298,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983672 {40:168126,72:74033,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4800528 {136:35298,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403640 {8:300455,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 477331 
mrq_lat_table:4740 	1061 	1542 	491 	456 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326949 	8639 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22324 	41038 	134464 	136112 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17393 	14166 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	6166 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	933 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 24.666666 25.333334  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 25.000000 26.333334  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 25.333334 26.333334  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 25.666666 27.333334  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 25.666666 26.666666  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 25.333334 26.000000  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 25.333334 26.333334  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 24.666666 26.000000  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 24.333334 25.333334  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 26.333334 25.000000  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 25.333334 26.000000  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 25.666666 26.666666  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 26.333334 26.666666  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]:  8.200000 13.000000 13.666667 12.666667 25.666666 26.666666  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 25.333334 26.333334  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 25.333334 25.333334  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8469/700 = 12.098572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        46        46        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        47        47        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        48        47        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        49        50        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        49        48        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        48        46         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        48        47         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        46        46        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        45        44        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        49        45        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        25        37        35        46        48        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        47        50        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        49        50         9         7        41        45        34        34        11        12         3         2 
dram[13]:        27        25        37        36        47        50         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        46        49        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        46        46        11         8        39        44        35        36        10         7         3         5 
total reads: 6773
bank skew: 50/2 = 25.00
chip skew: 429/418 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       140      1112       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572      1076       136       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       145       163       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       142       134       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       143       132       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       136       130       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       139       131       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       142       133       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       132       129       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142      1564       132       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3218      4529      4887      1675       153       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498      1595       154       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426      1642       154       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2844      3353      4694      4080      1698       155       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473      1650       157       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461      1709       131       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362316 n_act=46 n_pre=30 n_req=530 n_rd=844 n_write=216 bw_util=0.005833
n_activity=4901 dram_eff=0.4326
bk0: 48a 363085i bk1: 48a 363107i bk2: 76a 363185i bk3: 78a 363132i bk4: 92a 362693i bk5: 92a 362693i bk6: 22a 363292i bk7: 22a 363323i bk8: 82a 363254i bk9: 82a 363246i bk10: 70a 363261i bk11: 70a 363295i bk12: 20a 363356i bk13: 20a 363375i bk14: 10a 363417i bk15: 12a 363414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00311183
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362326 n_act=42 n_pre=26 n_req=529 n_rd=842 n_write=216 bw_util=0.005822
n_activity=4848 dram_eff=0.4365
bk0: 48a 363114i bk1: 46a 363110i bk2: 72a 363161i bk3: 74a 363118i bk4: 94a 362695i bk5: 94a 362567i bk6: 22a 363290i bk7: 24a 363332i bk8: 82a 363262i bk9: 84a 363227i bk10: 70a 363260i bk11: 68a 363299i bk12: 16a 363359i bk13: 20a 363374i bk14: 16a 363399i bk15: 12a 363413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00512585
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362320 n_act=42 n_pre=26 n_req=532 n_rd=848 n_write=216 bw_util=0.005855
n_activity=4883 dram_eff=0.4358
bk0: 48a 363116i bk1: 52a 363088i bk2: 72a 363227i bk3: 76a 363091i bk4: 96a 362618i bk5: 94a 362588i bk6: 20a 363277i bk7: 22a 363327i bk8: 84a 363251i bk9: 84a 363238i bk10: 72a 363262i bk11: 68a 363291i bk12: 18a 363359i bk13: 26a 363366i bk14: 10a 363412i bk15: 6a 363422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00568163
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362318 n_act=42 n_pre=26 n_req=533 n_rd=850 n_write=216 bw_util=0.005866
n_activity=4837 dram_eff=0.4408
bk0: 46a 363109i bk1: 50a 363098i bk2: 74a 363204i bk3: 70a 363140i bk4: 98a 362709i bk5: 100a 362591i bk6: 20a 363248i bk7: 20a 363315i bk8: 86a 363243i bk9: 84a 363250i bk10: 66a 363268i bk11: 68a 363303i bk12: 22a 363347i bk13: 28a 363345i bk14: 10a 363415i bk15: 8a 363418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00410783
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362312 n_act=43 n_pre=27 n_req=535 n_rd=854 n_write=216 bw_util=0.005888
n_activity=4919 dram_eff=0.435
bk0: 52a 363108i bk1: 52a 363103i bk2: 68a 363215i bk3: 72a 363160i bk4: 98a 362696i bk5: 96a 362646i bk6: 20a 363282i bk7: 20a 363285i bk8: 86a 363249i bk9: 88a 363223i bk10: 66a 363271i bk11: 66a 363303i bk12: 24a 363344i bk13: 28a 363360i bk14: 10a 363410i bk15: 8a 363421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00319987
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362318 n_act=42 n_pre=26 n_req=533 n_rd=854 n_write=212 bw_util=0.005866
n_activity=4885 dram_eff=0.4364
bk0: 52a 363098i bk1: 54a 363078i bk2: 70a 363203i bk3: 74a 363218i bk4: 96a 362723i bk5: 92a 362644i bk6: 18a 363314i bk7: 20a 363302i bk8: 88a 363247i bk9: 90a 363199i bk10: 68a 363270i bk11: 66a 363302i bk12: 24a 363346i bk13: 28a 363347i bk14: 8a 363414i bk15: 6a 363423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0030623
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362310 n_act=44 n_pre=28 n_req=535 n_rd=858 n_write=212 bw_util=0.005888
n_activity=4859 dram_eff=0.4404
bk0: 48a 363111i bk1: 50a 363120i bk2: 76a 363202i bk3: 72a 363188i bk4: 96a 362702i bk5: 94a 362567i bk6: 18a 363274i bk7: 20a 363302i bk8: 86a 363230i bk9: 88a 363237i bk10: 68a 363271i bk11: 72a 363271i bk12: 26a 363329i bk13: 28a 363344i bk14: 10a 363416i bk15: 6a 363427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00382169
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362322 n_act=45 n_pre=29 n_req=528 n_rd=844 n_write=212 bw_util=0.005811
n_activity=4908 dram_eff=0.4303
bk0: 52a 363104i bk1: 54a 363110i bk2: 70a 363224i bk3: 72a 363203i bk4: 92a 362810i bk5: 92a 362621i bk6: 22a 363277i bk7: 20a 363297i bk8: 84a 363245i bk9: 86a 363211i bk10: 68a 363271i bk11: 70a 363293i bk12: 24a 363348i bk13: 16a 363394i bk14: 12a 363409i bk15: 10a 363420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299902
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362318 n_act=45 n_pre=29 n_req=530 n_rd=844 n_write=216 bw_util=0.005833
n_activity=4920 dram_eff=0.4309
bk0: 50a 363093i bk1: 52a 363092i bk2: 76a 363142i bk3: 76a 363129i bk4: 90a 362804i bk5: 88a 362649i bk6: 22a 363284i bk7: 18a 363336i bk8: 84a 363248i bk9: 88a 363217i bk10: 70a 363259i bk11: 70a 363295i bk12: 20a 363354i bk13: 16a 363384i bk14: 12a 363413i bk15: 12a 363414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00410508
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362324 n_act=43 n_pre=27 n_req=529 n_rd=844 n_write=214 bw_util=0.005822
n_activity=4784 dram_eff=0.4423
bk0: 46a 363109i bk1: 54a 363089i bk2: 78a 363095i bk3: 74a 363115i bk4: 98a 362654i bk5: 90a 362569i bk6: 20a 363259i bk7: 18a 363335i bk8: 80a 363259i bk9: 86a 363217i bk10: 70a 363260i bk11: 72a 363287i bk12: 18a 363372i bk13: 20a 363375i bk14: 12a 363410i bk15: 8a 363421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00425091
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362332 n_act=44 n_pre=28 n_req=524 n_rd=842 n_write=206 bw_util=0.005767
n_activity=4765 dram_eff=0.4399
bk0: 50a 363118i bk1: 50a 363114i bk2: 74a 363104i bk3: 70a 363130i bk4: 92a 362629i bk5: 96a 362622i bk6: 22a 363330i bk7: 20a 363331i bk8: 80a 363262i bk9: 88a 363218i bk10: 66a 363293i bk11: 68a 363302i bk12: 26a 363371i bk13: 20a 363349i bk14: 12a 363407i bk15: 8a 363419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00452054
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362324 n_act=45 n_pre=29 n_req=527 n_rd=850 n_write=204 bw_util=0.0058
n_activity=4821 dram_eff=0.4373
bk0: 56a 363090i bk1: 58a 363043i bk2: 74a 363092i bk3: 70a 363162i bk4: 94a 362690i bk5: 100a 362667i bk6: 20a 363329i bk7: 14a 363327i bk8: 84a 363255i bk9: 90a 363222i bk10: 66a 363306i bk11: 68a 363300i bk12: 20a 363371i bk13: 18a 363373i bk14: 8a 363420i bk15: 10a 363417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0042344
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362326 n_act=44 n_pre=28 n_req=527 n_rd=850 n_write=204 bw_util=0.0058
n_activity=4845 dram_eff=0.4351
bk0: 60a 363072i bk1: 52a 363119i bk2: 72a 363142i bk3: 72a 363202i bk4: 98a 362684i bk5: 100a 362641i bk6: 18a 363335i bk7: 14a 363330i bk8: 82a 363259i bk9: 90a 363218i bk10: 68a 363289i bk11: 68a 363295i bk12: 22a 363370i bk13: 24a 363361i bk14: 6a 363421i bk15: 4a 363429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00385195
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362326 n_act=45 n_pre=29 n_req=526 n_rd=844 n_write=208 bw_util=0.005789
n_activity=4850 dram_eff=0.4338
bk0: 54a 363086i bk1: 50a 363098i bk2: 74a 363156i bk3: 72a 363174i bk4: 94a 362661i bk5: 100a 362679i bk6: 18a 363311i bk7: 16a 363333i bk8: 82a 363256i bk9: 88a 363226i bk10: 66a 363306i bk11: 64a 363308i bk12: 28a 363365i bk13: 24a 363344i bk14: 8a 363417i bk15: 6a 363425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301003
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362326 n_act=44 n_pre=28 n_req=527 n_rd=842 n_write=212 bw_util=0.0058
n_activity=4834 dram_eff=0.4361
bk0: 52a 363108i bk1: 52a 363088i bk2: 74a 363152i bk3: 70a 363179i bk4: 92a 362702i bk5: 98a 362647i bk6: 20a 363300i bk7: 16a 363338i bk8: 84a 363254i bk9: 88a 363244i bk10: 68a 363300i bk11: 70a 363265i bk12: 22a 363381i bk13: 16a 363340i bk14: 8a 363420i bk15: 12a 363412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00388497
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=363452 n_nop=362330 n_act=45 n_pre=29 n_req=524 n_rd=836 n_write=212 bw_util=0.005767
n_activity=4786 dram_eff=0.4379
bk0: 54a 363101i bk1: 46a 363095i bk2: 80a 363126i bk3: 76a 363117i bk4: 92a 362667i bk5: 92a 362701i bk6: 22a 363305i bk7: 16a 363342i bk8: 78a 363265i bk9: 88a 363223i bk10: 70a 363295i bk11: 72a 363252i bk12: 20a 363390i bk13: 14a 363374i bk14: 6a 363425i bk15: 10a 363417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00356031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25545, Miss = 422, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 27379, Miss = 421, Miss_rate = 0.015, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19540, Miss = 424, Miss_rate = 0.022, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19495, Miss = 425, Miss_rate = 0.022, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20509, Miss = 427, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19700, Miss = 427, Miss_rate = 0.022, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18300, Miss = 429, Miss_rate = 0.023, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21244, Miss = 422, Miss_rate = 0.020, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20154, Miss = 422, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18985, Miss = 422, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22865, Miss = 421, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 21070, Miss = 425, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 19131, Miss = 425, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 21134, Miss = 422, Miss_rate = 0.020, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 22005, Miss = 421, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18892, Miss = 418, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 335948
L2_total_cache_misses = 6773
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 119
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=477890
icnt_total_pkts_simt_to_mem=885324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.75
	minimum = 6
	maximum = 10
Network latency average = 7.75
	minimum = 6
	maximum = 10
Slowest packet = 671889
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1363192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000304681
	minimum = 0 (at node 0)
	maximum = 0.00472255 (at node 8)
Accepted packet rate average = 0.000304681
	minimum = 0 (at node 0)
	maximum = 0.00472255 (at node 8)
Injected flit rate average = 0.000837872
	minimum = 0 (at node 0)
	maximum = 0.0118064 (at node 28)
Accepted flit rate average= 0.000837872
	minimum = 0 (at node 0)
	maximum = 0.0188902 (at node 8)
Injected packet length average = 2.75
Accepted packet length average = 2.75
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6303 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96 (16 samples)
Network latency average = 11.9509 (16 samples)
	minimum = 6 (16 samples)
	maximum = 87.1875 (16 samples)
Flit latency average = 11.1747 (16 samples)
	minimum = 6 (16 samples)
	maximum = 83.9375 (16 samples)
Fragmentation average = 0.000117187 (16 samples)
	minimum = 0 (16 samples)
	maximum = 12.25 (16 samples)
Injected packet rate average = 0.0282936 (16 samples)
	minimum = 0.0179488 (16 samples)
	maximum = 0.053629 (16 samples)
Accepted packet rate average = 0.0282936 (16 samples)
	minimum = 0.0179488 (16 samples)
	maximum = 0.053629 (16 samples)
Injected flit rate average = 0.0649377 (16 samples)
	minimum = 0.0317724 (16 samples)
	maximum = 0.153518 (16 samples)
Accepted flit rate average = 0.0649377 (16 samples)
	minimum = 0.0320139 (16 samples)
	maximum = 0.136887 (16 samples)
Injected packet size average = 2.29514 (16 samples)
Accepted packet size average = 2.29514 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 149157 (inst/sec)
gpgpu_simulation_rate = 3434 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,477332)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1243,477332), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 9.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1244
gpu_sim_insn = 15120
gpu_ipc =      12.1543
gpu_tot_sim_cycle = 478576
gpu_tot_sim_insn = 20747949
gpu_tot_ipc =      43.3535
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8077
gpu_stall_icnt2sh    = 48223
gpu_total_sim_rate=149265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441319
	L1I_total_cache_misses = 2589
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45620, Miss = 22773, Miss_rate = 0.499, Pending_hits = 3868, Reservation_fails = 55502
	L1D_cache_core[1]: Access = 46088, Miss = 23441, Miss_rate = 0.509, Pending_hits = 3830, Reservation_fails = 58260
	L1D_cache_core[2]: Access = 45844, Miss = 22915, Miss_rate = 0.500, Pending_hits = 3845, Reservation_fails = 61330
	L1D_cache_core[3]: Access = 45398, Miss = 22947, Miss_rate = 0.505, Pending_hits = 3579, Reservation_fails = 55097
	L1D_cache_core[4]: Access = 46542, Miss = 23345, Miss_rate = 0.502, Pending_hits = 3614, Reservation_fails = 57428
	L1D_cache_core[5]: Access = 46892, Miss = 23392, Miss_rate = 0.499, Pending_hits = 3538, Reservation_fails = 59006
	L1D_cache_core[6]: Access = 48721, Miss = 25151, Miss_rate = 0.516, Pending_hits = 3455, Reservation_fails = 58810
	L1D_cache_core[7]: Access = 45670, Miss = 22527, Miss_rate = 0.493, Pending_hits = 4015, Reservation_fails = 55389
	L1D_cache_core[8]: Access = 34931, Miss = 17149, Miss_rate = 0.491, Pending_hits = 2994, Reservation_fails = 38361
	L1D_cache_core[9]: Access = 36812, Miss = 18058, Miss_rate = 0.491, Pending_hits = 2960, Reservation_fails = 37064
	L1D_cache_core[10]: Access = 36872, Miss = 18343, Miss_rate = 0.497, Pending_hits = 2959, Reservation_fails = 28049
	L1D_cache_core[11]: Access = 37815, Miss = 19098, Miss_rate = 0.505, Pending_hits = 2922, Reservation_fails = 44938
	L1D_cache_core[12]: Access = 47012, Miss = 23193, Miss_rate = 0.493, Pending_hits = 3981, Reservation_fails = 50934
	L1D_cache_core[13]: Access = 48709, Miss = 24048, Miss_rate = 0.494, Pending_hits = 3535, Reservation_fails = 59649
	L1D_cache_core[14]: Access = 47130, Miss = 23282, Miss_rate = 0.494, Pending_hits = 3519, Reservation_fails = 58630
	L1D_total_cache_accesses = 660056
	L1D_total_cache_misses = 329662
	L1D_total_cache_miss_rate = 0.4994
	L1D_total_cache_pending_hits = 52614
	L1D_total_cache_reservation_fails = 778447
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 12274
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 228020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 550427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2589
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5431, 5417, 5396, 5396, 5396, 5396, 5361, 5361, 737, 737, 737, 737, 465, 465, 465, 465, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25527296
gpgpu_n_tot_w_icount = 797728
gpgpu_n_stall_shd_mem = 1212718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35330
gpgpu_n_mem_write_global = 300471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3915108
gpgpu_n_store_insn = 1973226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 311410
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1212718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1629617	W0_Idle:388519	W0_Scoreboard:3146766	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:42	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:615276
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 282640 {8:35330,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19985848 {40:168126,72:74033,136:58312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4804880 {136:35330,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403768 {8:300471,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 478575 
mrq_lat_table:4774 	1067 	1554 	497 	464 	138 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326997 	8639 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22375 	41038 	134464 	136112 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17405 	14186 	3436 	311 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	6182 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	935 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         4         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333  8.600000 25.333334 26.666666  8.500000  7.500000 13.666667 13.666667 18.500000 17.500000  4.000000  3.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 12.666667 13.666667 25.666666 27.666666  8.500000  8.000000 13.666667 14.000000 18.500000 17.000000  3.333333  3.333333  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 26.000000 27.666666  8.000000  7.500000 14.000000 14.000000 19.000000 17.000000  3.666667  4.333333  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 25.666666 28.000000  8.000000  7.000000 14.333333 14.000000 17.500000 17.000000  4.333333  4.666667  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 10.000000 25.666666 27.333334  8.000000  7.000000 14.333333 14.666667 17.500000 16.500000  4.666667  4.666667  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 25.333334 26.666666  7.500000  7.000000 14.666667 15.000000 18.000000 16.500000  4.666667  4.666667  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 25.333334 27.000000  7.500000  7.000000 14.333333 14.666667 18.000000 18.000000  5.000000  4.666667  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 24.666666 26.666666  8.500000  7.000000 14.000000 14.333333 18.000000 17.500000  4.666667  2.666667  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 24.333334 26.000000  8.500000  6.500000 14.000000 14.666667 18.500000 17.500000  4.000000  2.666667  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 26.333334 25.666666  8.000000  6.500000 13.333333 14.333333 18.500000 18.000000  3.333333  3.333333  3.000000  2.000000 
dram[10]: 13.000000 10.250000 13.666667 12.333333 25.333334 26.666666  7.500000  7.000000 13.333333 14.666667 17.000000 17.000000  4.333333  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 27.000000 27.333334  7.000000  5.500000 14.000000 15.000000 16.500000 17.000000  3.333333  2.250000  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 27.666666 27.333334  6.500000  5.500000 13.666667 15.000000 17.000000 17.000000  3.666667  3.000000  1.500000  1.000000 
dram[13]:  8.200000 13.000000 13.666667 12.666667 27.000000 27.333334  6.500000  6.000000 13.666667 14.666667 16.500000 16.000000  4.666667  3.500000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 26.666666 27.000000  7.000000  6.000000 14.000000 14.666667 17.000000 18.500000  3.666667  2.500000  2.000000  3.000000 
dram[15]: 10.250000 12.333333  8.800000 13.333333 26.666666 26.000000  7.500000  6.000000 13.000000 14.666667 17.500000 19.000000  3.333333  3.000000  1.500000  2.500000 
average row locality = 8535/701 = 12.175464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        39        48        48        11        11        41        41        35        35        10        10         5         6 
dram[1]:        24        23        36        37        49        49        11        12        41        42        35        34         8        10         8         6 
dram[2]:        24        26        36        38        50        49        10        11        42        42        36        34         9        13         5         3 
dram[3]:        23        25        37        35        49        52        10        10        43        42        33        34        11        14         5         4 
dram[4]:        26        26        34        36        49        50        10        10        43        44        33        33        12        14         5         4 
dram[5]:        26        27        35        37        48        48         9        10        44        45        34        33        12        14         4         3 
dram[6]:        24        25        38        36        48        49         9        10        43        44        34        36        13        14         5         3 
dram[7]:        26        27        35        36        46        48        11        10        42        43        34        35        12         8         6         5 
dram[8]:        25        26        38        38        45        46        11         9        42        44        35        35        10         8         6         6 
dram[9]:        23        27        39        37        49        47        10         9        40        43        35        36         9        10         6         4 
dram[10]:        25        27        37        35        46        50        11        10        40        44        33        34        13        10         6         4 
dram[11]:        28        29        37        35        49        52        10         7        42        45        33        34        10         9         4         5 
dram[12]:        30        26        36        36        51        52         9         7        41        45        34        34        11        12         3         2 
dram[13]:        27        25        37        36        49        52         9         8        41        44        33        32        14        12         4         3 
dram[14]:        26        26        37        35        48        51        10         8        42        44        34        35        11         8         4         6 
dram[15]:        27        23        40        38        48        48        11         8        39        44        35        36        10         7         3         5 
total reads: 6823
bank skew: 52/2 = 26.00
chip skew: 431/422 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        34         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        34         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        32        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        32        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        32        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        32        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        32        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1712
min_bank_accesses = 0!
chip skew: 110/103 = 1.07
average mf latency per bank:
dram[0]:       1973      3468      5818      4490       142      1062       137       160     52022     46584      2360      2423       574      1157       213       212
dram[1]:       2242      3377      5516      4572      1054       134       153       175     55923     48867      2266      2542       688      1313       213       211
dram[2]:       2253      3158      5714      4897       147       160       134       157     24302     43987      2318      2615       583       986       213       215
dram[3]:       2025      3469      5829      5106       142       136       138       165     20707     49559      2402      2632       570       923       214       215
dram[4]:       2377      2607      4289      4296       143       134       135       161     24410     50178      2360      2492       732      1034       217       213
dram[5]:       1900      2987      5131      4207       136       132       133       166     23253     43620      2296      2524       894       950       214       215
dram[6]:       2215      2919      4496      4399       139       133       134       163     22232     41097      2693      2779       717       789       212       214
dram[7]:       2119      2841      4345      4583       142       135       146       157     27202     49136      2584      3190      1012       965       217       212
dram[8]:       1836      3232      3971      3843       132       131       151       159     27115     43712      2396      2462      1137       933       212       212
dram[9]:       2506      2619      3904      5142      1564       134       136       150     22442     42943      2348      2647      1062       646       212       213
dram[10]:       2752      3061      4529      4887      1675       154       174       170     26975     51403      2686      2588      9791       844       214       213
dram[11]:       3020      2743      3816      4498      1521       156       162       144     25072     45638      2678      2873      1246       906       214       213
dram[12]:       2695      2884      4202      4426      1568       156       154       137     25200     38348      2792      2751       937       661       214       217
dram[13]:       2844      3353      4694      4080      1619       156       165       151     27843     45041      2648      3014       867       565       215       215
dram[14]:       3196      2762      3583      4473      1573       158       156       144     26889     48161      2985      2576      1142       669       213       214
dram[15]:       2640      3614      3874      3461      1629       133       167       162     23771     42415      2566      2653      1104       562       215       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       230       261       578       640       559       275       405       437       218       219
dram[1]:        488       516       545       612       378       305       379       317       478       514       310       285       383       512       219       218
dram[2]:        502       540       533       444       386       308       240       246       461       467       291       293       495       491       220       220
dram[3]:        514       538       481       484       360       355       263       316       493       480       287       293       502       499       219       218
dram[4]:        513       465       419       599       422       307       246       266       473       488       322       283       575       489       226       218
dram[5]:        405       416       559       421       282       399       272       318       506       525       281       301       509       517       221       219
dram[6]:        436       529       613       406       380       449       321       322       604       596       437       558       362       429       219       218
dram[7]:        343       501       433       433       398       508       323       256       553       579       421       465       548       472       225       219
dram[8]:        418       416       498       558       247       432       360       324       504       542       292       361       525       420       221       218
dram[9]:        425       534       521       432       318       416       272       263       513       527       292       319       436       332       219       219
dram[10]:        491       463       497       559       303       466       324       348       516       444       286       327       568       547       224       218
dram[11]:        495       520       455       569       302       451       296       317       372       373       282       338       464       514       222       220
dram[12]:        487       494       475       482       345       459       273       232       421       386       293       346       367       462       218       218
dram[13]:        575       529       504       455       284       508       322       326       424       408       303       282       423       404       218       218
dram[14]:        553       496       325       447       302       516       252       239       417       482       360       358       433       384       218       218
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       296       219       218

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363251 n_act=46 n_pre=30 n_req=536 n_rd=852 n_write=220 bw_util=0.005884
n_activity=4961 dram_eff=0.4322
bk0: 48a 364032i bk1: 48a 364054i bk2: 76a 364132i bk3: 78a 364079i bk4: 96a 363632i bk5: 96a 363600i bk6: 22a 364239i bk7: 22a 364270i bk8: 82a 364201i bk9: 82a 364193i bk10: 70a 364208i bk11: 70a 364242i bk12: 20a 364303i bk13: 20a 364322i bk14: 10a 364364i bk15: 12a 364361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315039
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents
MSHR: tag=0x8025d180, atomic=0 1 entries : 0x7f9e424e6d10 :  mf: uid=1893807, sid09:w13, part=1, addr=0x8025d180, load , size=128, unknown  status = IN_PARTITION_DRAM (478572), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=42 n_pre=26 n_req=535 n_rd=850 n_write=220 bw_util=0.005873
n_activity=4905 dram_eff=0.4363
bk0: 48a 364061i bk1: 46a 364057i bk2: 72a 364108i bk3: 74a 364065i bk4: 98a 363634i bk5: 98a 363474i bk6: 22a 364237i bk7: 24a 364279i bk8: 82a 364209i bk9: 84a 364174i bk10: 70a 364207i bk11: 68a 364246i bk12: 16a 364306i bk13: 20a 364321i bk14: 16a 364346i bk15: 12a 364360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00516741
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x8025d200, atomic=0 1 entries : 0x7f9e43df9a20 :  mf: uid=1893808, sid09:w14, part=2, addr=0x8025d200, load , size=128, unknown  status = IN_PARTITION_DRAM (478575), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363256 n_act=42 n_pre=26 n_req=538 n_rd=855 n_write=220 bw_util=0.0059
n_activity=4935 dram_eff=0.4357
bk0: 48a 364063i bk1: 52a 364035i bk2: 72a 364174i bk3: 76a 364038i bk4: 100a 363555i bk5: 97a 363497i bk6: 20a 364224i bk7: 22a 364274i bk8: 84a 364198i bk9: 84a 364185i bk10: 72a 364209i bk11: 68a 364238i bk12: 18a 364306i bk13: 26a 364313i bk14: 10a 364359i bk15: 6a 364369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00571077
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=42 n_pre=26 n_req=535 n_rd=854 n_write=216 bw_util=0.005873
n_activity=4851 dram_eff=0.4411
bk0: 46a 364056i bk1: 50a 364045i bk2: 74a 364151i bk3: 70a 364087i bk4: 98a 363656i bk5: 104a 363529i bk6: 20a 364195i bk7: 20a 364262i bk8: 86a 364190i bk9: 84a 364197i bk10: 66a 364215i bk11: 68a 364250i bk12: 22a 364294i bk13: 28a 364292i bk14: 10a 364362i bk15: 8a 364365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00409716
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363255 n_act=43 n_pre=27 n_req=537 n_rd=858 n_write=216 bw_util=0.005895
n_activity=4934 dram_eff=0.4353
bk0: 52a 364055i bk1: 52a 364050i bk2: 68a 364162i bk3: 72a 364107i bk4: 98a 363643i bk5: 100a 363585i bk6: 20a 364229i bk7: 20a 364232i bk8: 86a 364196i bk9: 88a 364170i bk10: 66a 364218i bk11: 66a 364250i bk12: 24a 364291i bk13: 28a 364307i bk14: 10a 364357i bk15: 8a 364368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00319156
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=42 n_pre=26 n_req=535 n_rd=858 n_write=212 bw_util=0.005873
n_activity=4901 dram_eff=0.4366
bk0: 52a 364045i bk1: 54a 364025i bk2: 70a 364150i bk3: 74a 364165i bk4: 96a 363670i bk5: 96a 363583i bk6: 18a 364261i bk7: 20a 364249i bk8: 88a 364194i bk9: 90a 364146i bk10: 68a 364217i bk11: 66a 364249i bk12: 24a 364293i bk13: 28a 364294i bk14: 8a 364361i bk15: 6a 364370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00305434
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363253 n_act=44 n_pre=28 n_req=537 n_rd=862 n_write=212 bw_util=0.005895
n_activity=4873 dram_eff=0.4408
bk0: 48a 364058i bk1: 50a 364067i bk2: 76a 364149i bk3: 72a 364135i bk4: 96a 363649i bk5: 98a 363506i bk6: 18a 364221i bk7: 20a 364249i bk8: 86a 364177i bk9: 88a 364184i bk10: 68a 364218i bk11: 72a 364218i bk12: 26a 364276i bk13: 28a 364291i bk14: 10a 364363i bk15: 6a 364374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00381176
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363265 n_act=45 n_pre=29 n_req=530 n_rd=848 n_write=212 bw_util=0.005818
n_activity=4924 dram_eff=0.4305
bk0: 52a 364051i bk1: 54a 364057i bk2: 70a 364171i bk3: 72a 364150i bk4: 92a 363757i bk5: 96a 363560i bk6: 22a 364224i bk7: 20a 364244i bk8: 84a 364192i bk9: 86a 364158i bk10: 68a 364218i bk11: 70a 364240i bk12: 24a 364295i bk13: 16a 364341i bk14: 12a 364356i bk15: 10a 364367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299123
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=45 n_pre=29 n_req=532 n_rd=848 n_write=216 bw_util=0.00584
n_activity=4935 dram_eff=0.4312
bk0: 50a 364040i bk1: 52a 364039i bk2: 76a 364089i bk3: 76a 364076i bk4: 90a 363751i bk5: 92a 363588i bk6: 22a 364231i bk7: 18a 364283i bk8: 84a 364195i bk9: 88a 364164i bk10: 70a 364206i bk11: 70a 364242i bk12: 20a 364301i bk13: 16a 364331i bk14: 12a 364360i bk15: 12a 364361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00409441
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363267 n_act=43 n_pre=27 n_req=531 n_rd=848 n_write=214 bw_util=0.005829
n_activity=4800 dram_eff=0.4425
bk0: 46a 364056i bk1: 54a 364036i bk2: 78a 364042i bk3: 74a 364062i bk4: 98a 363601i bk5: 94a 363508i bk6: 20a 364206i bk7: 18a 364282i bk8: 80a 364206i bk9: 86a 364164i bk10: 70a 364207i bk11: 72a 364234i bk12: 18a 364319i bk13: 20a 364322i bk14: 12a 364357i bk15: 8a 364368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00423986
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363269 n_act=45 n_pre=29 n_req=528 n_rd=850 n_write=206 bw_util=0.005796
n_activity=4804 dram_eff=0.4396
bk0: 50a 364066i bk1: 54a 364046i bk2: 74a 364050i bk3: 70a 364076i bk4: 92a 363575i bk5: 100a 363561i bk6: 22a 364277i bk7: 20a 364278i bk8: 80a 364209i bk9: 88a 364165i bk10: 66a 364240i bk11: 68a 364249i bk12: 26a 364318i bk13: 20a 364296i bk14: 12a 364354i bk15: 8a 364367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00450879
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363259 n_act=45 n_pre=29 n_req=533 n_rd=858 n_write=208 bw_util=0.005851
n_activity=4879 dram_eff=0.437
bk0: 56a 364037i bk1: 58a 363990i bk2: 74a 364039i bk3: 70a 364109i bk4: 98a 363597i bk5: 104a 363605i bk6: 20a 364276i bk7: 14a 364274i bk8: 84a 364202i bk9: 90a 364169i bk10: 66a 364253i bk11: 68a 364247i bk12: 20a 364318i bk13: 18a 364320i bk14: 8a 364367i bk15: 10a 364364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00431121
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=44 n_pre=28 n_req=533 n_rd=858 n_write=208 bw_util=0.005851
n_activity=4903 dram_eff=0.4348
bk0: 60a 364019i bk1: 52a 364066i bk2: 72a 364089i bk3: 72a 364149i bk4: 102a 363591i bk5: 104a 363578i bk6: 18a 364282i bk7: 14a 364277i bk8: 82a 364206i bk9: 90a 364165i bk10: 68a 364236i bk11: 68a 364242i bk12: 22a 364317i bk13: 24a 364308i bk14: 6a 364368i bk15: 4a 364376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00391055
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=45 n_pre=29 n_req=532 n_rd=852 n_write=212 bw_util=0.00584
n_activity=4908 dram_eff=0.4336
bk0: 54a 364033i bk1: 50a 364045i bk2: 74a 364103i bk3: 72a 364121i bk4: 98a 363568i bk5: 104a 363617i bk6: 18a 364258i bk7: 16a 364280i bk8: 82a 364203i bk9: 88a 364173i bk10: 66a 364253i bk11: 64a 364255i bk12: 28a 364312i bk13: 24a 364291i bk14: 8a 364364i bk15: 6a 364372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307904
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363261 n_act=44 n_pre=28 n_req=533 n_rd=850 n_write=216 bw_util=0.005851
n_activity=4892 dram_eff=0.4358
bk0: 52a 364055i bk1: 52a 364035i bk2: 74a 364099i bk3: 70a 364126i bk4: 96a 363609i bk5: 102a 363584i bk6: 20a 364247i bk7: 16a 364285i bk8: 84a 364201i bk9: 88a 364191i bk10: 68a 364247i bk11: 70a 364212i bk12: 22a 364328i bk13: 16a 364287i bk14: 8a 364367i bk15: 12a 364359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00395171
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364399 n_nop=363265 n_act=45 n_pre=29 n_req=530 n_rd=844 n_write=216 bw_util=0.005818
n_activity=4844 dram_eff=0.4377
bk0: 54a 364048i bk1: 46a 364042i bk2: 80a 364073i bk3: 76a 364064i bk4: 96a 363574i bk5: 96a 363638i bk6: 22a 364252i bk7: 16a 364289i bk8: 78a 364212i bk9: 88a 364170i bk10: 70a 364242i bk11: 72a 364199i bk12: 20a 364337i bk13: 14a 364321i bk14: 6a 364372i bk15: 10a 364364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00363064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25549, Miss = 426, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 141
L2_cache_bank[1]: Access = 27383, Miss = 425, Miss_rate = 0.016, Pending_hits = 152, Reservation_fails = 221
L2_cache_bank[2]: Access = 19544, Miss = 428, Miss_rate = 0.022, Pending_hits = 161, Reservation_fails = 204
L2_cache_bank[3]: Access = 19497, Miss = 427, Miss_rate = 0.022, Pending_hits = 162, Reservation_fails = 68
L2_cache_bank[4]: Access = 20511, Miss = 429, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 198
L2_cache_bank[5]: Access = 19702, Miss = 429, Miss_rate = 0.022, Pending_hits = 140, Reservation_fails = 252
L2_cache_bank[6]: Access = 18302, Miss = 431, Miss_rate = 0.024, Pending_hits = 162, Reservation_fails = 271
L2_cache_bank[7]: Access = 21246, Miss = 424, Miss_rate = 0.020, Pending_hits = 176, Reservation_fails = 393
L2_cache_bank[8]: Access = 20156, Miss = 424, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 375
L2_cache_bank[9]: Access = 18988, Miss = 424, Miss_rate = 0.022, Pending_hits = 163, Reservation_fails = 223
L2_cache_bank[10]: Access = 22869, Miss = 425, Miss_rate = 0.019, Pending_hits = 133, Reservation_fails = 79
L2_cache_bank[11]: Access = 21074, Miss = 429, Miss_rate = 0.020, Pending_hits = 132, Reservation_fails = 221
L2_cache_bank[12]: Access = 19135, Miss = 429, Miss_rate = 0.022, Pending_hits = 147, Reservation_fails = 213
L2_cache_bank[13]: Access = 21138, Miss = 426, Miss_rate = 0.020, Pending_hits = 134, Reservation_fails = 172
L2_cache_bank[14]: Access = 22009, Miss = 425, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 63
L2_cache_bank[15]: Access = 18896, Miss = 422, Miss_rate = 0.022, Pending_hits = 134, Reservation_fails = 101
L2_total_cache_accesses = 335999
L2_total_cache_misses = 6823
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 2409
L2_total_cache_reservation_fails = 3195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=478081
icnt_total_pkts_simt_to_mem=885439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.049
	minimum = 6
	maximum = 27
Network latency average = 10.0294
	minimum = 6
	maximum = 27
Slowest packet = 671927
Flit latency average = 9.23856
	minimum = 6
	maximum = 23
Slowest flit = 1363293
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00264495
	minimum = 0 (at node 0)
	maximum = 0.0409968 (at node 9)
Accepted packet rate average = 0.00264495
	minimum = 0 (at node 0)
	maximum = 0.0409968 (at node 9)
Injected flit rate average = 0.00793486
	minimum = 0 (at node 0)
	maximum = 0.0924437 (at node 9)
Accepted flit rate average= 0.00793486
	minimum = 0 (at node 0)
	maximum = 0.153537 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3608 (17 samples)
	minimum = 6 (17 samples)
	maximum = 91.9412 (17 samples)
Network latency average = 11.8379 (17 samples)
	minimum = 6 (17 samples)
	maximum = 83.6471 (17 samples)
Flit latency average = 11.0608 (17 samples)
	minimum = 6 (17 samples)
	maximum = 80.3529 (17 samples)
Fragmentation average = 0.000110294 (17 samples)
	minimum = 0 (17 samples)
	maximum = 11.5294 (17 samples)
Injected packet rate average = 0.0267848 (17 samples)
	minimum = 0.016893 (17 samples)
	maximum = 0.0528859 (17 samples)
Accepted packet rate average = 0.0267848 (17 samples)
	minimum = 0.016893 (17 samples)
	maximum = 0.0528859 (17 samples)
Injected flit rate average = 0.0615846 (17 samples)
	minimum = 0.0299034 (17 samples)
	maximum = 0.149925 (17 samples)
Accepted flit rate average = 0.0615846 (17 samples)
	minimum = 0.0301307 (17 samples)
	maximum = 0.137866 (17 samples)
Injected packet size average = 2.29923 (17 samples)
Accepted packet size average = 2.29923 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 149265 (inst/sec)
gpgpu_simulation_rate = 3442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,478576)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,478576)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(6,0,0) tid=(25,24,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,0,0) tid=(25,4,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2,0,0) tid=(25,11,0)
GPGPU-Sim uArch: cycles simulated: 479076  inst.: 21153581 (ipc=811.3) sim_rate=151097 (inst/sec) elapsed = 0:0:02:20 / Sun Jul 29 09:44:30 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(14,0,0) tid=(25,19,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,0,0) tid=(25,29,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(9,0,0) tid=(25,21,0)
GPGPU-Sim uArch: cycles simulated: 479576  inst.: 21433709 (ipc=685.8) sim_rate=152012 (inst/sec) elapsed = 0:0:02:21 / Sun Jul 29 09:44:31 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(25,22,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(13,0,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1508,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1509,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1523,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1524,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1540,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1541,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1547,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1548,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1549,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1550,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1555,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1556,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1560,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1560,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1561,478576)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1561,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1575,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1575,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1576,478576)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1576,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1585,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1586,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1589,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1590,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1667,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1668,478576)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,1,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1760,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1761,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1770,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1771,478576)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(21,0,0) tid=(17,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1925,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1926,478576)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(23,0,0) tid=(17,27,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1958,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1959,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1959,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1960,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1964,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1965,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1971,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1972,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1978,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1979,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1984,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1985,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1987,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1988,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1989,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1990,478576)
GPGPU-Sim uArch: cycles simulated: 480576  inst.: 21880669 (ipc=566.4) sim_rate=154089 (inst/sec) elapsed = 0:0:02:22 / Sun Jul 29 09:44:32 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(4,1,0) tid=(5,18,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(12,1,0) tid=(25,12,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,1,0) tid=(21,29,0)
GPGPU-Sim uArch: cycles simulated: 481076  inst.: 22248761 (ipc=600.3) sim_rate=155585 (inst/sec) elapsed = 0:0:02:23 / Sun Jul 29 09:44:33 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,1,0) tid=(25,23,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(11,1,0) tid=(13,22,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2926,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2927,478576)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(8,1,0) tid=(25,21,0)
GPGPU-Sim uArch: cycles simulated: 481576  inst.: 22514605 (ipc=588.9) sim_rate=156351 (inst/sec) elapsed = 0:0:02:24 / Sun Jul 29 09:44:34 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3153,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3154,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3196,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3197,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3204,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3205,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3223,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3224,478576)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(15,1,0) tid=(25,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3327,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3328,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3342,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3343,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3350,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3351,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3378,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3379,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3418,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3419,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3440,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3441,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3469,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3470,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3487,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3487,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3488,478576)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3488,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3498,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3499,478576)
GPGPU-Sim uArch: cycles simulated: 482076  inst.: 22693445 (ipc=555.9) sim_rate=156506 (inst/sec) elapsed = 0:0:02:25 / Sun Jul 29 09:44:35 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(21,1,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3607,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3608,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3612,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3613,478576)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(22,1,0) tid=(21,26,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3640,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3641,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3734,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3735,478576)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(22,1,0) tid=(29,27,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3761,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3762,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3766,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3767,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3788,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3789,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3828,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3829,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3853,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3854,478576)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(9,2,0) tid=(29,5,0)
GPGPU-Sim uArch: cycles simulated: 482576  inst.: 23082625 (ipc=583.7) sim_rate=158100 (inst/sec) elapsed = 0:0:02:26 / Sun Jul 29 09:44:36 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(7,2,0) tid=(25,4,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(9,2,0) tid=(13,11,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(3,2,0) tid=(13,22,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4370,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4371,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4451,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,2,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4452,478576)
GPGPU-Sim uArch: cycles simulated: 483076  inst.: 23401549 (ipc=589.7) sim_rate=159194 (inst/sec) elapsed = 0:0:02:27 / Sun Jul 29 09:44:37 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(10,2,0) tid=(25,22,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,2,0) tid=(25,22,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4983,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4984,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4989,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4990,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5037,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5038,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5085,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5086,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5095,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5096,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5113,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5114,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5127,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5128,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5137,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5138,478576)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(14,2,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5204,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5205,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5214,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5215,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5253,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5254,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5282,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5283,478576)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(15,2,0) tid=(13,16,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5319,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5320,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5403,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5404,478576)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(20,2,0) tid=(17,24,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5452,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5453,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5495,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5496,478576)
GPGPU-Sim uArch: cycles simulated: 484076  inst.: 23901617 (ipc=573.4) sim_rate=161497 (inst/sec) elapsed = 0:0:02:28 / Sun Jul 29 09:44:38 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5509,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5510,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5517,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5518,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5531,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5532,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5548,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5549,478576)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(5,3,0) tid=(21,19,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5624,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5625,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5637,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5638,478576)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(15,2,0) tid=(5,20,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5839,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5840,478576)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,3,0) tid=(1,18,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5882,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5883,478576)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(3,3,0) tid=(25,10,0)
GPGPU-Sim uArch: cycles simulated: 484576  inst.: 24248561 (ipc=583.4) sim_rate=162742 (inst/sec) elapsed = 0:0:02:29 / Sun Jul 29 09:44:39 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(13,3,0) tid=(21,4,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,3,0) tid=(25,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6301,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6302,478576)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(11,3,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 485076  inst.: 24561325 (ipc=586.7) sim_rate=163742 (inst/sec) elapsed = 0:0:02:30 / Sun Jul 29 09:44:40 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(13,3,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6727,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6728,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6796,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6797,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6832,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6833,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6838,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6839,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6897,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6898,478576)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(16,3,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6928,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6929,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6935,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6936,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6944,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6945,478576)
GPGPU-Sim uArch: cycles simulated: 485576  inst.: 24743965 (ipc=570.9) sim_rate=163867 (inst/sec) elapsed = 0:0:02:31 / Sun Jul 29 09:44:41 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7025,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7026,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7044,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7045,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7092,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7093,478576)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(20,3,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7102,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7103,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7207,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7208,478576)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,4,0) tid=(17,29,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7240,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7241,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7258,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7259,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7304,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7305,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7324,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7325,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7333,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7334,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7345,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7346,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7348,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7349,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7356,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7357,478576)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(7,4,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7431,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7432,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7459,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7460,478576)
GPGPU-Sim uArch: cycles simulated: 486076  inst.: 25082581 (ipc=578.0) sim_rate=165016 (inst/sec) elapsed = 0:0:02:32 / Sun Jul 29 09:44:42 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(2,4,0) tid=(25,13,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,4,0) tid=(17,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7692,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7693,478576)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(10,4,0) tid=(25,7,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(4,4,0) tid=(17,12,0)
GPGPU-Sim uArch: cycles simulated: 486576  inst.: 25425549 (ipc=584.7) sim_rate=166180 (inst/sec) elapsed = 0:0:02:33 / Sun Jul 29 09:44:43 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,4,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8074,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8075,478576)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(4,4,0) tid=(25,24,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(11,4,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8599,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8600,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8655,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8656,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8676,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8677,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8680,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8681,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8735,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8736,478576)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(16,4,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8782,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8783,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8800,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8800,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8801,478576)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8801,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8884,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8885,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8892,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8893,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8942,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8943,478576)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(24,4,0) tid=(17,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8957,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8958,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8967,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8968,478576)
GPGPU-Sim uArch: cycles simulated: 487576  inst.: 25894269 (ipc=571.8) sim_rate=168144 (inst/sec) elapsed = 0:0:02:34 / Sun Jul 29 09:44:44 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9067,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9068,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9078,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9079,478576)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(4,5,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9097,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9098,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9150,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9151,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9180,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9181,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9190,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9191,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9211,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9212,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9224,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9225,478576)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(9,5,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9292,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9293,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9302,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9303,478576)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(11,5,0) tid=(1,24,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,5,0) tid=(17,3,0)
GPGPU-Sim uArch: cycles simulated: 488076  inst.: 26252489 (ipc=579.4) sim_rate=169370 (inst/sec) elapsed = 0:0:02:35 / Sun Jul 29 09:44:45 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9540,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9541,478576)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,5,0) tid=(21,15,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(7,5,0) tid=(1,16,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(3,5,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9913,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9914,478576)
GPGPU-Sim uArch: cycles simulated: 488576  inst.: 26585165 (ipc=583.7) sim_rate=170417 (inst/sec) elapsed = 0:0:02:36 / Sun Jul 29 09:44:46 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(4,5,0) tid=(25,13,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(14,5,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10416,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10417,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10430,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10431,478576)
GPGPU-Sim uArch: cycles simulated: 489076  inst.: 26776365 (ipc=574.1) sim_rate=170550 (inst/sec) elapsed = 0:0:02:37 / Sun Jul 29 09:44:47 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10506,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10507,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10548,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10549,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10553,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10554,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10589,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10590,478576)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(19,5,0) tid=(25,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10599,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10600,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10637,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10638,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10644,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10645,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10647,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10648,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10730,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10731,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10736,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10737,478576)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(22,5,0) tid=(13,18,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10845,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10846,478576)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(24,5,0) tid=(9,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10907,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10908,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10950,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10951,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10955,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10956,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10981,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10982,478576)
GPGPU-Sim uArch: cycles simulated: 489576  inst.: 27071009 (ipc=574.8) sim_rate=171335 (inst/sec) elapsed = 0:0:02:38 / Sun Jul 29 09:44:48 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11010,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11011,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11014,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11015,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11049,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11050,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11051,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11052,478576)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(15,5,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11061,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11062,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11068,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11069,478576)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,6,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11262,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11263,478576)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,6,0) tid=(5,10,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,6,0) tid=(1,17,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(4,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,6,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11719,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11720,478576)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(9,6,0) tid=(25,22,0)
GPGPU-Sim uArch: cycles simulated: 490576  inst.: 27750061 (ipc=583.5) sim_rate=174528 (inst/sec) elapsed = 0:0:02:39 / Sun Jul 29 09:44:49 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(3,6,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12210,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12211,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12234,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12235,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12296,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12297,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12332,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12333,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12365,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12366,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12392,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12393,478576)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(16,6,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12423,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12424,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12432,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12433,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12480,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12481,478576)
GPGPU-Sim uArch: cycles simulated: 491076  inst.: 27912173 (ipc=573.1) sim_rate=174451 (inst/sec) elapsed = 0:0:02:40 / Sun Jul 29 09:44:50 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12510,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12511,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12517,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12518,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12526,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12527,478576)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,7,0) tid=(25,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12595,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12596,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12649,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12650,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12699,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12700,478576)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(24,6,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12729,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12730,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12746,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12747,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12772,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12773,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12807,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12808,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12836,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12837,478576)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(15,6,0) tid=(5,22,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12844,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12845,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12892,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12893,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12912,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12913,478576)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(9,7,0) tid=(17,6,0)
GPGPU-Sim uArch: cycles simulated: 491576  inst.: 28277337 (ipc=579.2) sim_rate=175635 (inst/sec) elapsed = 0:0:02:41 / Sun Jul 29 09:44:51 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(9,7,0) tid=(25,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13228,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13229,478576)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,7,0) tid=(1,8,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,7,0) tid=(25,25,0)
GPGPU-Sim uArch: cycles simulated: 492076  inst.: 28615565 (ipc=582.8) sim_rate=176639 (inst/sec) elapsed = 0:0:02:42 / Sun Jul 29 09:44:52 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13505,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13506,478576)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(14,7,0) tid=(25,6,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(12,7,0) tid=(25,5,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(12,7,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13979,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13980,478576)
GPGPU-Sim uArch: cycles simulated: 492576  inst.: 28851341 (ipc=578.8) sim_rate=177002 (inst/sec) elapsed = 0:0:02:43 / Sun Jul 29 09:44:53 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14017,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14018,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14050,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14051,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14116,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14117,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14183,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14184,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14187,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14188,478576)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(19,7,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14229,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14230,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14235,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14236,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14275,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14276,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14284,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14285,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14286,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14287,478576)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(18,7,0) tid=(29,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14375,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14376,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14386,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14387,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14425,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14426,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14465,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14466,478576)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,8,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 493076  inst.: 29111321 (ipc=576.8) sim_rate=177508 (inst/sec) elapsed = 0:0:02:44 / Sun Jul 29 09:44:54 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14524,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14525,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14594,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14595,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14601,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14602,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14639,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14640,478576)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(5,8,0) tid=(17,18,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14645,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14646,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14679,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14680,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14692,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14693,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14725,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14726,478576)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(11,8,0) tid=(21,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14854,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14855,478576)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,8,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 493576  inst.: 29471401 (ipc=581.6) sim_rate=178614 (inst/sec) elapsed = 0:0:02:45 / Sun Jul 29 09:44:55 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,8,0) tid=(13,20,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(12,8,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15285,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15286,478576)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(14,8,0) tid=(25,11,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(9,8,0) tid=(25,22,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(13,8,0) tid=(25,20,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15814,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15815,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15880,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15881,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15882,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15883,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15912,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15913,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15949,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15950,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15981,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15982,478576)
GPGPU-Sim uArch: cycles simulated: 494576  inst.: 29964461 (ipc=576.0) sim_rate=180508 (inst/sec) elapsed = 0:0:02:46 / Sun Jul 29 09:44:56 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(20,8,0) tid=(25,16,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16019,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16020,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16034,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16035,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16063,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16064,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16117,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16118,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16138,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16138,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16139,478576)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16139,478576)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(17,8,0) tid=(9,22,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16269,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16270,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16282,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16283,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16300,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16301,478576)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(21,8,0) tid=(17,30,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16335,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16336,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16337,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16338,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16359,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16360,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16392,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16393,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16421,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16422,478576)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(8,9,0) tid=(13,26,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16458,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16459,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16478,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16479,478576)
GPGPU-Sim uArch: cycles simulated: 495076  inst.: 30292793 (ipc=578.5) sim_rate=181393 (inst/sec) elapsed = 0:0:02:47 / Sun Jul 29 09:44:57 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16533,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16534,478576)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(10,9,0) tid=(25,4,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3,9,0) tid=(17,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16829,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16830,478576)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(11,9,0) tid=(1,14,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,9,0) tid=(25,24,0)
GPGPU-Sim uArch: cycles simulated: 495576  inst.: 30636405 (ipc=581.7) sim_rate=182359 (inst/sec) elapsed = 0:0:02:48 / Sun Jul 29 09:44:58 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(9,9,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17162,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17163,478576)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(1,9,0) tid=(25,23,0)
GPGPU-Sim uArch: cycles simulated: 496076  inst.: 30915053 (ipc=581.0) sim_rate=182929 (inst/sec) elapsed = 0:0:02:49 / Sun Jul 29 09:44:59 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(6,9,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17589,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17590,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17630,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17631,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17732,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17733,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17746,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17747,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17793,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17794,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17821,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17822,478576)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(20,9,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17836,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17837,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17841,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17842,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17866,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17867,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17871,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17872,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17965,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17966,478576)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,10,0) tid=(25,23,0)
GPGPU-Sim uArch: cycles simulated: 496576  inst.: 31118641 (ipc=576.1) sim_rate=183050 (inst/sec) elapsed = 0:0:02:50 / Sun Jul 29 09:45:00 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18015,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18016,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18025,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18026,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18045,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18046,478576)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3,10,0) tid=(25,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18140,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18141,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18161,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18162,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18210,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18211,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18232,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18233,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18247,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18248,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18253,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18254,478576)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(9,10,0) tid=(29,23,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18283,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18284,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18290,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18291,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18295,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18296,478576)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,10,0) tid=(21,4,0)
GPGPU-Sim uArch: cycles simulated: 497076  inst.: 31477429 (ipc=580.0) sim_rate=184078 (inst/sec) elapsed = 0:0:02:51 / Sun Jul 29 09:45:01 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(10,10,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18557,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18558,478576)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,10,0) tid=(13,27,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(5,10,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18906,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18907,478576)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(5,10,0) tid=(25,23,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(3,10,0) tid=(25,31,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(6,10,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19493,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19494,478576)
GPGPU-Sim uArch: cycles simulated: 498076  inst.: 32018093 (ipc=578.0) sim_rate=186151 (inst/sec) elapsed = 0:0:02:52 / Sun Jul 29 09:45:02 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19541,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19542,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19561,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19562,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19574,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19575,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19577,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19578,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19616,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19617,478576)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(16,10,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19681,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19682,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19691,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19692,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19694,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19695,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19700,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19701,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19707,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19708,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19724,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19725,478576)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(21,10,0) tid=(17,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19843,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19844,478576)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(24,10,0) tid=(5,25,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19951,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19952,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19973,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19974,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19982,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19983,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19991,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19992,478576)
GPGPU-Sim uArch: cycles simulated: 498576  inst.: 32299405 (ipc=577.6) sim_rate=186701 (inst/sec) elapsed = 0:0:02:53 / Sun Jul 29 09:45:03 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20027,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20028,478576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20038,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20039,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20088,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20089,478576)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(1,11,0) tid=(21,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20100,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20101,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20106,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20107,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20123,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20124,478576)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(15,10,0) tid=(21,25,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20285,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20286,478576)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(10,11,0) tid=(25,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(13,11,0) tid=(29,3,0)
GPGPU-Sim uArch: cycles simulated: 499076  inst.: 32668741 (ipc=581.5) sim_rate=187751 (inst/sec) elapsed = 0:0:02:54 / Sun Jul 29 09:45:04 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,11,0) tid=(9,20,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(4,11,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20842,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20843,478576)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(9,11,0) tid=(25,24,0)
GPGPU-Sim uArch: cycles simulated: 499576  inst.: 32981229 (ipc=582.5) sim_rate=188464 (inst/sec) elapsed = 0:0:02:55 / Sun Jul 29 09:45:05 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(8,11,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21228,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21229,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21269,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21270,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21288,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21289,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21397,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21398,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21440,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21441,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21453,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21454,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21461,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21462,478576)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(18,11,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21477,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21478,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21487,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21488,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21499,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21500,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21509,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21510,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21570,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21571,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21597,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21598,478576)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(18,11,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21694,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21695,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21709,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21709,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21710,478576)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21710,478576)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(14,11,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21807,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21808,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21859,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21860,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21863,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21864,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21877,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21878,478576)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(2,12,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21892,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21893,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21901,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21902,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21919,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21920,478576)
GPGPU-Sim uArch: cycles simulated: 500576  inst.: 33499025 (ipc=579.6) sim_rate=190335 (inst/sec) elapsed = 0:0:02:56 / Sun Jul 29 09:45:06 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(8,12,0) tid=(21,5,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(2,12,0) tid=(21,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22237,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22238,478576)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,12,0) tid=(1,27,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(2,12,0) tid=(25,23,0)
GPGPU-Sim uArch: cycles simulated: 501076  inst.: 33842317 (ipc=582.0) sim_rate=191199 (inst/sec) elapsed = 0:0:02:57 / Sun Jul 29 09:45:07 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22519,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22520,478576)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(13,12,0) tid=(25,18,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(14,12,0) tid=(25,7,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(11,12,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 501576  inst.: 34090189 (ipc=580.1) sim_rate=191517 (inst/sec) elapsed = 0:0:02:58 / Sun Jul 29 09:45:08 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23075,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23076,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23084,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23085,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23189,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23190,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23242,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23243,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23244,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23245,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23247,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23248,478576)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(20,12,0) tid=(25,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23294,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23295,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23317,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23318,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23339,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23340,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23364,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23365,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23412,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23413,478576)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(19,12,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23463,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23464,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23473,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23474,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23491,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23492,478576)
GPGPU-Sim uArch: cycles simulated: 502076  inst.: 34298933 (ipc=576.6) sim_rate=191614 (inst/sec) elapsed = 0:0:02:59 / Sun Jul 29 09:45:09 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(22,12,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23603,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23604,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23620,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23621,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23659,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23660,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23660,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23661,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23662,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23663,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23705,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23706,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23731,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23732,478576)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,13,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23754,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23755,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23770,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23771,478576)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(3,13,0) tid=(25,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23943,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23944,478576)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(12,13,0) tid=(17,9,0)
GPGPU-Sim uArch: cycles simulated: 502576  inst.: 34660609 (ipc=579.7) sim_rate=192558 (inst/sec) elapsed = 0:0:03:00 / Sun Jul 29 09:45:10 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(6,13,0) tid=(21,26,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(13,13,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24392,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24393,478576)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,13,0) tid=(25,27,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(9,13,0) tid=(25,21,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(5,13,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24950,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24951,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24956,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24957,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24974,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24975,478576)
GPGPU-Sim uArch: cycles simulated: 503576  inst.: 35183117 (ipc=577.4) sim_rate=194381 (inst/sec) elapsed = 0:0:03:01 / Sun Jul 29 09:45:11 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25031,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25032,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25090,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25091,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25100,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25101,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25109,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25109,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25110,478576)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25110,478576)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(21,13,0) tid=(25,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25148,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25149,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25154,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25155,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25171,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25172,478576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25182,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25183,478576)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(20,13,0) tid=(29,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25318,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25319,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25372,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25373,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25394,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25395,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25396,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25397,478576)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,14,0) tid=(21,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25441,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25442,478576)
GPGPU-Sim uArch: cycles simulated: 504076  inst.: 35483653 (ipc=577.9) sim_rate=194965 (inst/sec) elapsed = 0:0:03:02 / Sun Jul 29 09:45:12 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25504,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25505,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25515,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25516,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25527,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25528,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25534,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25535,478576)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(4,14,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25559,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25560,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25578,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25579,478576)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,14,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25783,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25784,478576)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(4,14,0) tid=(9,6,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,14,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 504576  inst.: 35844117 (ipc=580.6) sim_rate=195869 (inst/sec) elapsed = 0:0:03:03 / Sun Jul 29 09:45:13 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(0,14,0) tid=(17,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26231,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26232,478576)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(13,14,0) tid=(25,14,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(13,14,0) tid=(25,30,0)
GPGPU-Sim uArch: cycles simulated: 505076  inst.: 36140269 (ipc=580.8) sim_rate=196414 (inst/sec) elapsed = 0:0:03:04 / Sun Jul 29 09:45:14 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(13,14,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26715,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26716,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26773,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26774,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26778,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26779,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26861,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26862,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26871,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26872,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26897,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26898,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26924,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26925,478576)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(16,14,0) tid=(29,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26956,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26957,478576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26981,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26982,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27023,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27023,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27024,478576)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27024,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27038,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27039,478576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27077,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27078,478576)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(15,14,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27180,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27181,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27188,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27189,478576)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(21,14,0) tid=(29,26,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27235,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27236,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27275,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27276,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27277,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27278,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27304,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27305,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27339,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27340,478576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27363,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27364,478576)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(4,15,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27395,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27396,478576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27429,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27430,478576)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(11,15,0) tid=(21,6,0)
GPGPU-Sim uArch: cycles simulated: 506076  inst.: 36668381 (ipc=578.9) sim_rate=198207 (inst/sec) elapsed = 0:0:03:05 / Sun Jul 29 09:45:15 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(8,15,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27729,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27730,478576)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,15,0) tid=(17,9,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(8,15,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 506576  inst.: 37013037 (ipc=580.9) sim_rate=198994 (inst/sec) elapsed = 0:0:03:06 / Sun Jul 29 09:45:16 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28032,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28033,478576)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(10,15,0) tid=(25,15,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(12,15,0) tid=(25,27,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(11,15,0) tid=(25,19,0)
GPGPU-Sim uArch: cycles simulated: 507076  inst.: 37251245 (ipc=579.1) sim_rate=199204 (inst/sec) elapsed = 0:0:03:07 / Sun Jul 29 09:45:17 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28620,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28621,478576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28634,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28635,478576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28653,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28654,478576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28678,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28679,478576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28682,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28683,478576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28683,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28684,478576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28686,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28687,478576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28727,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28728,478576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28768,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28769,478576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28777,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28778,478576)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(15,15,0) tid=(25,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28806,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28812,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(24,15,0) tid=(9,16,0)
GPGPU-Sim uArch: cycles simulated: 507576  inst.: 37469441 (ipc=576.6) sim_rate=199305 (inst/sec) elapsed = 0:0:03:08 / Sun Jul 29 09:45:18 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29006,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29048,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29074,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29089,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29092,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29095,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29097,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29109,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29148,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29164,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29202,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(15,15,0) tid=(9,19,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29495,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29920,478576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 29921
gpu_sim_insn = 16793600
gpu_ipc =     561.2646
gpu_tot_sim_cycle = 508497
gpu_tot_sim_insn = 37541549
gpu_tot_ipc =      73.8285
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8203
gpu_stall_icnt2sh    = 84630
gpu_total_sim_rate=199689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 725991
	L1I_total_cache_misses = 2589
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48724, Miss = 23870, Miss_rate = 0.490, Pending_hits = 4112, Reservation_fails = 59399
	L1D_cache_core[1]: Access = 49192, Miss = 24520, Miss_rate = 0.498, Pending_hits = 4023, Reservation_fails = 61526
	L1D_cache_core[2]: Access = 49268, Miss = 24103, Miss_rate = 0.489, Pending_hits = 4083, Reservation_fails = 64767
	L1D_cache_core[3]: Access = 48502, Miss = 24031, Miss_rate = 0.495, Pending_hits = 3803, Reservation_fails = 58129
	L1D_cache_core[4]: Access = 49966, Miss = 24516, Miss_rate = 0.491, Pending_hits = 3820, Reservation_fails = 60553
	L1D_cache_core[5]: Access = 49996, Miss = 24484, Miss_rate = 0.490, Pending_hits = 3782, Reservation_fails = 62718
	L1D_cache_core[6]: Access = 51825, Miss = 26223, Miss_rate = 0.506, Pending_hits = 3669, Reservation_fails = 62160
	L1D_cache_core[7]: Access = 48614, Miss = 23559, Miss_rate = 0.485, Pending_hits = 4238, Reservation_fails = 59077
	L1D_cache_core[8]: Access = 38195, Miss = 18286, Miss_rate = 0.479, Pending_hits = 3206, Reservation_fails = 41690
	L1D_cache_core[9]: Access = 39756, Miss = 19090, Miss_rate = 0.480, Pending_hits = 3156, Reservation_fails = 40702
	L1D_cache_core[10]: Access = 39816, Miss = 19372, Miss_rate = 0.487, Pending_hits = 3148, Reservation_fails = 31453
	L1D_cache_core[11]: Access = 40759, Miss = 20128, Miss_rate = 0.494, Pending_hits = 3124, Reservation_fails = 48599
	L1D_cache_core[12]: Access = 50116, Miss = 24267, Miss_rate = 0.484, Pending_hits = 4195, Reservation_fails = 54199
	L1D_cache_core[13]: Access = 51973, Miss = 25170, Miss_rate = 0.484, Pending_hits = 3740, Reservation_fails = 62648
	L1D_cache_core[14]: Access = 50074, Miss = 24318, Miss_rate = 0.486, Pending_hits = 3725, Reservation_fails = 62247
	L1D_total_cache_accesses = 706776
	L1D_total_cache_misses = 345937
	L1D_total_cache_miss_rate = 0.4895
	L1D_total_cache_pending_hits = 55824
	L1D_total_cache_reservation_fails = 829867
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 70642
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 269704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 560163
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 723402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2589
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6614, 6600, 6579, 6579, 6579, 6579, 6544, 6544, 1920, 1920, 1920, 1920, 1648, 1648, 1648, 1648, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 
gpgpu_n_tot_thrd_icount = 43303936
gpgpu_n_tot_w_icount = 1353248
gpgpu_n_stall_shd_mem = 1278090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50979
gpgpu_n_mem_write_global = 315639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4683108
gpgpu_n_store_insn = 2229226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2154610
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1278090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1714250	W0_Idle:479051	W0_Scoreboard:3290425	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 407832 {8:50979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21393336 {40:172222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6933144 {136:50979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2525112 {8:315639,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 508496 
mrq_lat_table:11033 	2500 	2248 	764 	672 	262 	67 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	355661 	10792 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38895 	51764 	137660 	136487 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21273 	22530 	6850 	334 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	21350 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	994 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        20        60        62        14        12        32        32        34        32        32        32         3        32 
dram[1]:        34        34        34        36        60        62        14        12        32        31        34        32        32        32         4        32 
dram[2]:        34        34        34        36        60        62        14        12        32        31        34        32        32        32         3         2 
dram[3]:        34        34        34        36        60        62        14        12        32        32        34        32        32        32         3         3 
dram[4]:        34        34        34        36        60        62        14        12        32        32        34        32        32        32         3         2 
dram[5]:        34        34        34        34        60        62        14        12        32        32        34        32        32        32         2         2 
dram[6]:        30        34        34        34        60        62        14        12        32        32        34        32        32        32         3         2 
dram[7]:        30        34        32        34        60        62        14        10        32        32        34        32        32        32         4         3 
dram[8]:        30        34        36        34        60        62        14        10        32        32        34        32        32        32         3         3 
dram[9]:        34        34        36        34        62        62        14        10        32        32        34        32        32        32         3         2 
dram[10]:        36        34        36        34        62        62        12        10        32        31        32        32        32        32         4         3 
dram[11]:        36        34        36        34        62        62        12        10        32        32        32        32        32        32         3         3 
dram[12]:        36        34        36        34        62        62        12        10        32        32        32        32        32        32         2         1 
dram[13]:        35        34        36        34        62        62        12        10        32        32        32        30        32        32         2         2 
dram[14]:        34        34        36        34        62        62        12        10        32        32        32        34        32        32        10         4 
dram[15]:        34        34        20        34        62        62        12        10        32        32        32        34        32        32        26         3 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]: 15.200000 12.666667 15.600000 11.571428 25.500000 18.000000 16.333334 16.333334 14.833333 14.500000 23.000000 22.333334  9.200000  9.200000 12.333333 10.000000 
dram[1]: 14.800000 15.000000 15.200000 15.800000 17.333334 22.000000 16.333334 16.666666 14.833333 11.000000 23.000000 22.000000  8.800000  9.200000 13.333333 10.000000 
dram[2]: 14.800000 15.600000 15.200000 16.000000 26.000000 27.250000 16.666666 15.666667 14.666667 11.000000 23.333334 22.000000  9.000000  9.800000  9.750000 11.666667 
dram[3]: 14.600000 15.400000 15.400000 15.400000 25.750000 27.500000 16.666666 15.333333 14.833333 14.666667 22.333334 22.000000  9.400000 10.000000  9.750000 12.000000 
dram[4]: 15.200000 15.600000 14.800000 13.000000 25.750000 27.000000 16.666666 15.333333 14.833333 15.166667 22.333334 21.666666  9.800000 10.000000  9.750000 12.000000 
dram[5]: 15.200000 15.800000 15.000000 15.400000 25.500000 26.500000 16.333334 15.333333 15.000000 15.500000 22.666666 21.666666 10.000000 10.000000  9.500000 11.666667 
dram[6]: 10.571428 15.400000 15.600000 15.200000 25.500000 26.750000 16.333334 15.333333 14.833333 15.333333 22.666666 22.666666 10.200000 10.000000  9.750000 11.666667 
dram[7]: 10.857142 13.166667 15.000000 15.200000 25.000000 26.500000 17.000000 15.333333 14.666667 15.166667 22.666666 22.333334 10.000000  8.400000 10.000000 12.333333 
dram[8]: 10.714286 13.000000 16.000000 15.600000 24.750000 26.000000 17.000000 15.000000 14.666667 15.333333 23.000000 22.333334  9.600000  8.400000 10.000000 12.666667 
dram[9]: 14.600000 13.166667 16.200001 15.400000 21.400000 25.750000 16.666666 15.000000 14.000000 15.166667 23.000000 22.666666  9.200000  8.800000 10.000000 12.000000 
dram[10]: 15.400000 13.166667 15.800000 15.000000 14.857142 13.500000 16.000000 15.333333 14.000000 11.500000 22.000000 22.000000  8.333333  6.285714 10.000000 12.000000 
dram[11]: 13.333333 13.500000 15.800000 15.000000 15.571428 18.333334 16.000000 14.333333 14.333333 15.500000 21.666666 22.000000  9.200000  7.166667  9.500000 12.333333 
dram[12]: 13.666667 15.600000 15.600000 15.200000 13.875000 13.750000 15.666667 14.333333 14.166667 15.500000 22.000000 22.000000  9.400000  7.666667  9.250000 11.333333 
dram[13]: 11.285714 15.400000 15.800000 15.200000 18.166666 18.333334 15.666667 14.666667 14.166667 15.333333 21.666666 21.333334 10.000000  8.000000  9.500000 11.666667 
dram[14]: 13.000000 15.600000 15.800000 14.600000 18.000000 18.166666 16.000000 14.666667 14.333333 15.333333 22.000000 23.000000  9.400000  7.333333  6.333333 12.666667 
dram[15]: 13.166667 15.000000 11.714286 15.200000 13.500000 26.000000 16.333334 14.666667 13.833333 15.333333 22.333334 23.333334  9.200000  8.600000  6.166667 12.333333 
average row locality = 17549/1182 = 14.846869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56        70        71        74        74        43        43        73        73        67        67        42        42        37        40 
dram[1]:        56        55        68        69        75        75        43        44        73        74        67        66        40        42        40        40 
dram[2]:        56        58        68        70        76        75        42        43        74        74        68        66        41        45        39        35 
dram[3]:        55        57        69        67        75        78        42        42        75        74        65        66        43        46        39        36 
dram[4]:        58        58        66        68        75        76        42        42        75        76        65        65        44        46        39        36 
dram[5]:        58        59        67        69        74        74        41        42        76        77        66        65        44        46        38        35 
dram[6]:        56        57        70        68        74        75        41        42        75        76        66        68        45        46        39        35 
dram[7]:        58        59        67        68        72        74        43        42        74        75        66        67        44        40        40        37 
dram[8]:        57        58        70        70        71        72        43        41        74        76        67        67        42        40        40        38 
dram[9]:        55        59        71        69        75        73        42        41        72        75        67        68        41        42        40        36 
dram[10]:        57        59        69        67        72        76        43        42        72        76        65        66        45        42        40        36 
dram[11]:        60        61        69        67        75        78        42        39        74        77        65        66        42        41        38        37 
dram[12]:        62        58        68        68        77        78        41        39        73        77        66        66        43        44        37        34 
dram[13]:        59        57        69        68        75        78        41        40        73        76        65        64        46        44        38        35 
dram[14]:        58        58        69        67        74        77        42        40        74        76        66        67        43        40        38        38 
dram[15]:        59        55        72        70        74        74        43        40        71        76        67        68        42        39        37        37 
total reads: 14855
bank skew: 78/34 = 2.29
chip skew: 933/924 = 1.01
number of total write accesses:
dram[0]:        20        20         8        10        28        34         6         6        16        14         2         0         4         4         0         0 
dram[1]:        18        20         8        10        29        35         6         6        16        14         2         0         4         4         0         0 
dram[2]:        18        20         8        10        28        34         8         4        14        14         2         0         4         4         0         0 
dram[3]:        18        20         8        10        28        32         8         4        14        14         2         0         4         4         0         0 
dram[4]:        18        20         8        10        28        32         8         4        14        15         2         0         5         4         0         0 
dram[5]:        18        20         8         8        28        32         8         4        14        16         2         0         6         4         0         0 
dram[6]:        18        20         8         8        28        32         8         4        14        16         2         0         6         4         0         0 
dram[7]:        18        20         8         8        28        32         8         4        14        16         2         0         6         2         0         0 
dram[8]:        18        20        10         8        28        32         8         4        14        16         2         0         6         2         0         0 
dram[9]:        18        20        10         8        32        30         8         4        12        16         2         0         5         2         0         0 
dram[10]:        20        20        10         8        32        32         5         4        12        16         1         0         5         2         0         0 
dram[11]:        20        20        10         8        34        32         6         4        12        16         0         0         4         2         0         0 
dram[12]:        20        20        10         8        34        32         6         4        12        16         0         0         4         2         0         0 
dram[13]:        20        20        10         8        34        32         6         4        12        16         0         0         4         4         0         0 
dram[14]:        20        20        10         6        34        32         6         4        12        16         0         2         4         4         0         0 
dram[15]:        20        20        10         6        34        30         6         4        12        16         0         2         4         4         0         0 
total reads: 2694
min_bank_accesses = 0!
chip skew: 172/166 = 1.04
average mf latency per bank:
dram[0]:       1302      2044      3305      2666       294       945       489       605     24229     22194      1614      1638       623       795       680       677
dram[1]:       1411      1981      3081      2655       965       267       492       580     26027     23550      1559      1708       649       798       644       685
dram[2]:       1431      1935      3182      2842       298       292       477       619     11874     21229      1569      1708       637       731       746       612
dram[3]:       1308      2085      3270      2862       285       277       474       598     10285     23890      1577      1726       648       712       755       653
dram[4]:       1528      1672      2404      2454       290       293       492       598     12073     24493      1551      1646       707       759       757       637
dram[5]:       1298      1882      2848      2393       283       292       484       573     11632     21323      1516      1654       726       698       746       660
dram[6]:       1426      1806      2626      2470       274       286       514       589     11018     19889      1742      1858       694       653       737       685
dram[7]:       1401      1775      2461      2563       270       289       527       588     13258     23460      1667      2029       795       705       723       693
dram[8]:       1249      1965      2409      2249       261       280       540       590     13208     21132      1581      1657       784       660       734       690
dram[9]:       1579      1658      2370      2874      1297       283       558       584     10969     20532      1565      1780       758       610       666       693
dram[10]:       1696      1885      2665      2707      1378       304       591       560     13133     24829      1707      1739      3062       673       727       689
dram[11]:       1888      1741      2281      2517      1270       291       569       564     12523     22335      1692      1848       796       668       708       683
dram[12]:       1744      1777      2453      2498      1315       295       551       533     12438     18827      1777      1793       746       625       720       703
dram[13]:       1812      2008      2727      2337      1356       302       575       510     13696     21807      1685      1878       721       591       678       687
dram[14]:       1960      1701      2154      2585      1322       303       560       517     13383     23305      1884      1731       792       634       742       701
dram[15]:       1677      2068      2363      2141      1365       285       562       527     11427     20543      1690      1769       773       650       719       688
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       283       328       348       578       640       559       341       405       437       277       298
dram[1]:        488       516       545       612       378       305       379       317       478       514       322       343       383       512       274       304
dram[2]:        502       540       533       444       386       308       303       337       461       467       310       299       495       491       249       274
dram[3]:        514       538       481       484       360       355       263       316       493       480       290       308       502       499       298       282
dram[4]:        513       465       419       599       422       307       314       327       473       488       322       323       575       489       270       292
dram[5]:        405       416       559       421       282       399       281       318       506       525       286       306       509       517       284       281
dram[6]:        436       529       613       406       380       449       321       323       604       596       437       558       362       429       296       317
dram[7]:        343       501       433       433       398       508       323       323       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       279       432       360       324       504       542       292       361       525       420       307       317
dram[9]:        425       534       521       432       318       416       321       310       513       527       292       348       436       332       262       275
dram[10]:        491       463       497       559       317       466       397       377       516       444       290       381       568       547       339       272
dram[11]:        495       520       455       569       302       451       296       317       372       373       298       338       464       514       295       278
dram[12]:        487       494       475       482       345       459       291       305       421       386       293       346       367       462       280       273
dram[13]:        575       529       504       455       294       508       322       326       424       408       303       298       423       404       255       302
dram[14]:        553       496       325       447       302       516       278       309       417       482       360       358       433       384       306       316
dram[15]:        617       564       663       610       252       264       316       370       575       531       304       295       421       309       281       274

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384847 n_act=75 n_pre=59 n_req=1100 n_rd=1856 n_write=344 bw_util=0.01136
n_activity=9343 dram_eff=0.4709
bk0: 112a 386592i bk1: 112a 386516i bk2: 140a 386578i bk3: 142a 386485i bk4: 148a 386280i bk5: 148a 386230i bk6: 86a 386838i bk7: 86a 386789i bk8: 146a 386604i bk9: 146a 386538i bk10: 134a 386710i bk11: 134a 386724i bk12: 84a 386807i bk13: 84a 386795i bk14: 74a 386968i bk15: 80a 386940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00597137
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384851 n_act=74 n_pre=58 n_req=1099 n_rd=1854 n_write=344 bw_util=0.01135
n_activity=9355 dram_eff=0.4699
bk0: 112a 386646i bk1: 110a 386564i bk2: 136a 386632i bk3: 138a 386570i bk4: 150a 386279i bk5: 150a 386094i bk6: 86a 386857i bk7: 88a 386849i bk8: 146a 386623i bk9: 148a 386534i bk10: 134a 386678i bk11: 132a 386753i bk12: 80a 386883i bk13: 84a 386855i bk14: 80a 386974i bk15: 80a 386942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00660156
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384859 n_act=71 n_pre=55 n_req=1098 n_rd=1860 n_write=336 bw_util=0.01134
n_activity=9306 dram_eff=0.472
bk0: 112a 386639i bk1: 116a 386532i bk2: 136a 386701i bk3: 140a 386473i bk4: 152a 386201i bk5: 150a 386135i bk6: 84a 386828i bk7: 86a 386842i bk8: 148a 386631i bk9: 148a 386510i bk10: 136a 386735i bk11: 132a 386753i bk12: 82a 386905i bk13: 90a 386837i bk14: 78a 386968i bk15: 70a 386972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00745646
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384869 n_act=69 n_pre=53 n_req=1095 n_rd=1858 n_write=332 bw_util=0.01131
n_activity=9198 dram_eff=0.4762
bk0: 110a 386637i bk1: 114a 386551i bk2: 138a 386705i bk3: 134a 386515i bk4: 150a 386285i bk5: 156a 386160i bk6: 84a 386786i bk7: 84a 386804i bk8: 150a 386627i bk9: 148a 386540i bk10: 130a 386777i bk11: 132a 386789i bk12: 86a 386864i bk13: 92a 386808i bk14: 78a 386973i bk15: 72a 386956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00586547
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384859 n_act=70 n_pre=54 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01135
n_activity=9300 dram_eff=0.4727
bk0: 116a 386615i bk1: 116a 386527i bk2: 132a 386699i bk3: 136a 386603i bk4: 150a 386264i bk5: 152a 386210i bk6: 84a 386820i bk7: 84a 386798i bk8: 150a 386605i bk9: 152a 386491i bk10: 130a 386754i bk11: 130a 386786i bk12: 88a 386826i bk13: 92a 386774i bk14: 78a 386969i bk15: 72a 386974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00505707
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384861 n_act=69 n_pre=53 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01135
n_activity=9297 dram_eff=0.4728
bk0: 116a 386621i bk1: 118a 386506i bk2: 134a 386692i bk3: 138a 386671i bk4: 148a 386305i bk5: 148a 386216i bk6: 82a 386855i bk7: 84a 386832i bk8: 152a 386633i bk9: 154a 386484i bk10: 132a 386737i bk11: 130a 386774i bk12: 88a 386870i bk13: 92a 386842i bk14: 76a 386972i bk15: 70a 386958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00471614
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384853 n_act=71 n_pre=55 n_req=1101 n_rd=1866 n_write=336 bw_util=0.01137
n_activity=9228 dram_eff=0.4772
bk0: 112a 386651i bk1: 114a 386559i bk2: 140a 386675i bk3: 136a 386615i bk4: 148a 386283i bk5: 150a 386124i bk6: 82a 386790i bk7: 84a 386806i bk8: 150a 386518i bk9: 152a 386480i bk10: 132a 386724i bk11: 136a 386678i bk12: 90a 386836i bk13: 92a 386786i bk14: 78a 386970i bk15: 70a 386995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00574925
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384869 n_act=72 n_pre=56 n_req=1092 n_rd=1852 n_write=332 bw_util=0.01128
n_activity=9299 dram_eff=0.4697
bk0: 116a 386592i bk1: 118a 386580i bk2: 134a 386659i bk3: 136a 386575i bk4: 144a 386410i bk5: 148a 386197i bk6: 86a 386816i bk7: 84a 386807i bk8: 148a 386593i bk9: 150a 386530i bk10: 132a 386750i bk11: 134a 386828i bk12: 88a 386845i bk13: 80a 386824i bk14: 80a 386939i bk15: 74a 386964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00520428
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384865 n_act=72 n_pre=56 n_req=1094 n_rd=1852 n_write=336 bw_util=0.0113
n_activity=9281 dram_eff=0.4715
bk0: 114a 386630i bk1: 116a 386540i bk2: 140a 386513i bk3: 140a 386482i bk4: 142a 386413i bk5: 144a 386241i bk6: 86a 386822i bk7: 82a 386851i bk8: 148a 386608i bk9: 152a 386517i bk10: 134a 386775i bk11: 134a 386745i bk12: 84a 386795i bk13: 80a 386900i bk14: 80a 386966i bk15: 76a 386960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00582673
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384869 n_act=71 n_pre=55 n_req=1093 n_rd=1852 n_write=334 bw_util=0.01129
n_activity=9208 dram_eff=0.4748
bk0: 110a 386580i bk1: 118a 386548i bk2: 142a 386577i bk3: 138a 386585i bk4: 150a 386241i bk5: 146a 386147i bk6: 84a 386799i bk7: 82a 386855i bk8: 144a 386651i bk9: 150a 386579i bk10: 134a 386735i bk11: 136a 386683i bk12: 82a 386861i bk13: 84a 386873i bk14: 80a 386971i bk15: 72a 386988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00576991
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384845 n_act=82 n_pre=66 n_req=1094 n_rd=1854 n_write=334 bw_util=0.0113
n_activity=9311 dram_eff=0.47
bk0: 114a 386594i bk1: 118a 386546i bk2: 138a 386566i bk3: 134a 386540i bk4: 144a 386203i bk5: 152a 386172i bk6: 86a 386883i bk7: 84a 386886i bk8: 144a 386682i bk9: 152a 386513i bk10: 130a 386740i bk11: 132a 386714i bk12: 90a 386823i bk13: 84a 386783i bk14: 80a 386972i bk15: 72a 386960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00742805
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384845 n_act=77 n_pre=61 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01135
n_activity=9322 dram_eff=0.4716
bk0: 120a 386564i bk1: 122a 386487i bk2: 138a 386560i bk3: 134a 386556i bk4: 150a 386228i bk5: 156a 386176i bk6: 84a 386856i bk7: 78a 386877i bk8: 148a 386661i bk9: 154a 386481i bk10: 130a 386815i bk11: 132a 386833i bk12: 84a 386872i bk13: 82a 386859i bk14: 76a 386992i bk15: 74a 386969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00564594
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384841 n_act=79 n_pre=63 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01135
n_activity=9400 dram_eff=0.4677
bk0: 124a 386539i bk1: 116a 386521i bk2: 136a 386671i bk3: 136a 386693i bk4: 154a 386161i bk5: 156a 386168i bk6: 82a 386872i bk7: 78a 386844i bk8: 146a 386666i bk9: 154a 386531i bk10: 132a 386833i bk11: 132a 386753i bk12: 86a 386796i bk13: 88a 386845i bk14: 74a 386984i bk15: 68a 386999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00546514
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384849 n_act=76 n_pre=60 n_req=1098 n_rd=1856 n_write=340 bw_util=0.01134
n_activity=9325 dram_eff=0.471
bk0: 118a 386534i bk1: 114a 386492i bk2: 138a 386642i bk3: 136a 386662i bk4: 150a 386179i bk5: 156a 386176i bk6: 82a 386858i bk7: 80a 386869i bk8: 146a 386687i bk9: 152a 386503i bk10: 130a 386809i bk11: 128a 386773i bk12: 92a 386875i bk13: 88a 386816i bk14: 76a 386962i bk15: 70a 386962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00473164
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384849 n_act=77 n_pre=61 n_req=1097 n_rd=1854 n_write=340 bw_util=0.01133
n_activity=9336 dram_eff=0.47
bk0: 116a 386529i bk1: 116a 386490i bk2: 138a 386645i bk3: 134a 386655i bk4: 148a 386212i bk5: 154a 386183i bk6: 84a 386838i bk7: 80a 386888i bk8: 148a 386627i bk9: 152a 386524i bk10: 132a 386803i bk11: 134a 386742i bk12: 86a 386886i bk13: 80a 386869i bk14: 76a 386964i bk15: 76a 386938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0055917
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=387181 n_nop=384857 n_act=78 n_pre=62 n_req=1092 n_rd=1848 n_write=336 bw_util=0.01128
n_activity=9232 dram_eff=0.4731
bk0: 118a 386547i bk1: 110a 386481i bk2: 144a 386564i bk3: 140a 386632i bk4: 148a 386185i bk5: 148a 386261i bk6: 86a 386849i bk7: 80a 386850i bk8: 142a 386666i bk9: 152a 386543i bk10: 134a 386836i bk11: 136a 386783i bk12: 84a 386907i bk13: 78a 386828i bk14: 74a 386959i bk15: 74a 386975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00619607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27480, Miss = 928, Miss_rate = 0.034, Pending_hits = 367, Reservation_fails = 141
L2_cache_bank[1]: Access = 29310, Miss = 927, Miss_rate = 0.032, Pending_hits = 363, Reservation_fails = 221
L2_cache_bank[2]: Access = 21468, Miss = 930, Miss_rate = 0.043, Pending_hits = 372, Reservation_fails = 204
L2_cache_bank[3]: Access = 21419, Miss = 929, Miss_rate = 0.043, Pending_hits = 386, Reservation_fails = 68
L2_cache_bank[4]: Access = 22436, Miss = 931, Miss_rate = 0.041, Pending_hits = 374, Reservation_fails = 198
L2_cache_bank[5]: Access = 21625, Miss = 931, Miss_rate = 0.043, Pending_hits = 348, Reservation_fails = 252
L2_cache_bank[6]: Access = 20225, Miss = 933, Miss_rate = 0.046, Pending_hits = 368, Reservation_fails = 271
L2_cache_bank[7]: Access = 23164, Miss = 926, Miss_rate = 0.040, Pending_hits = 392, Reservation_fails = 393
L2_cache_bank[8]: Access = 22081, Miss = 926, Miss_rate = 0.042, Pending_hits = 379, Reservation_fails = 375
L2_cache_bank[9]: Access = 20909, Miss = 926, Miss_rate = 0.044, Pending_hits = 376, Reservation_fails = 223
L2_cache_bank[10]: Access = 24800, Miss = 927, Miss_rate = 0.037, Pending_hits = 359, Reservation_fails = 120
L2_cache_bank[11]: Access = 23002, Miss = 931, Miss_rate = 0.040, Pending_hits = 347, Reservation_fails = 221
L2_cache_bank[12]: Access = 21066, Miss = 931, Miss_rate = 0.044, Pending_hits = 343, Reservation_fails = 213
L2_cache_bank[13]: Access = 23066, Miss = 928, Miss_rate = 0.040, Pending_hits = 344, Reservation_fails = 172
L2_cache_bank[14]: Access = 23941, Miss = 927, Miss_rate = 0.039, Pending_hits = 353, Reservation_fails = 63
L2_cache_bank[15]: Access = 20824, Miss = 924, Miss_rate = 0.044, Pending_hits = 349, Reservation_fails = 101
L2_total_cache_accesses = 366816
L2_total_cache_misses = 14855
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 5820
L2_total_cache_reservation_fails = 3236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=571494
icnt_total_pkts_simt_to_mem=956448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7534
	minimum = 6
	maximum = 93
Network latency average = 13.6802
	minimum = 6
	maximum = 63
Slowest packet = 672362
Flit latency average = 11.914
	minimum = 6
	maximum = 61
Slowest flit = 1366738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0664481
	minimum = 0.0641021 (at node 22)
	maximum = 0.0749975 (at node 2)
Accepted packet rate average = 0.0664481
	minimum = 0.0641021 (at node 22)
	maximum = 0.0749975 (at node 2)
Injected flit rate average = 0.177265
	minimum = 0.15063 (at node 10)
	maximum = 0.196116 (at node 29)
Accepted flit rate average= 0.177265
	minimum = 0.148057 (at node 22)
	maximum = 0.227399 (at node 2)
Injected packet length average = 2.66772
Accepted packet length average = 2.66772
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4937 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92 (18 samples)
Network latency average = 11.9402 (18 samples)
	minimum = 6 (18 samples)
	maximum = 82.5 (18 samples)
Flit latency average = 11.1082 (18 samples)
	minimum = 6 (18 samples)
	maximum = 79.2778 (18 samples)
Fragmentation average = 0.000104166 (18 samples)
	minimum = 0 (18 samples)
	maximum = 10.8889 (18 samples)
Injected packet rate average = 0.0289883 (18 samples)
	minimum = 0.0195157 (18 samples)
	maximum = 0.0541143 (18 samples)
Accepted packet rate average = 0.0289883 (18 samples)
	minimum = 0.0195157 (18 samples)
	maximum = 0.0541143 (18 samples)
Injected flit rate average = 0.0680112 (18 samples)
	minimum = 0.0366105 (18 samples)
	maximum = 0.152491 (18 samples)
Accepted flit rate average = 0.0680112 (18 samples)
	minimum = 0.0366822 (18 samples)
	maximum = 0.14284 (18 samples)
Injected packet size average = 2.34616 (18 samples)
Accepted packet size average = 2.34616 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 199689 (inst/sec)
gpgpu_simulation_rate = 2704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,508497)
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,508497)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,10,0) tid=(25,8,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,1,0) tid=(24,11,0)
GPGPU-Sim uArch: cycles simulated: 508997  inst.: 37790445 (ipc=497.8) sim_rate=199949 (inst/sec) elapsed = 0:0:03:09 / Sun Jul 29 09:45:19 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,9,0) tid=(7,20,0)
GPGPU-Sim uArch: cycles simulated: 509997  inst.: 37876889 (ipc=223.6) sim_rate=199352 (inst/sec) elapsed = 0:0:03:10 / Sun Jul 29 09:45:20 2018
GPGPU-Sim uArch: cycles simulated: 511497  inst.: 37912382 (ipc=123.6) sim_rate=198494 (inst/sec) elapsed = 0:0:03:11 / Sun Jul 29 09:45:21 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,7,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 512997  inst.: 37946251 (ipc=89.9) sim_rate=197636 (inst/sec) elapsed = 0:0:03:12 / Sun Jul 29 09:45:22 2018
GPGPU-Sim uArch: cycles simulated: 514497  inst.: 37980118 (ipc=73.1) sim_rate=196788 (inst/sec) elapsed = 0:0:03:13 / Sun Jul 29 09:45:23 2018
GPGPU-Sim uArch: cycles simulated: 515497  inst.: 38002483 (ipc=65.8) sim_rate=195889 (inst/sec) elapsed = 0:0:03:14 / Sun Jul 29 09:45:24 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,3,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 516997  inst.: 38036373 (ipc=58.2) sim_rate=195058 (inst/sec) elapsed = 0:0:03:15 / Sun Jul 29 09:45:25 2018
GPGPU-Sim uArch: cycles simulated: 518497  inst.: 38070352 (ipc=52.9) sim_rate=194236 (inst/sec) elapsed = 0:0:03:16 / Sun Jul 29 09:45:26 2018
GPGPU-Sim uArch: cycles simulated: 519497  inst.: 38092893 (ipc=50.1) sim_rate=193364 (inst/sec) elapsed = 0:0:03:17 / Sun Jul 29 09:45:27 2018
GPGPU-Sim uArch: cycles simulated: 520997  inst.: 38126471 (ipc=46.8) sim_rate=192557 (inst/sec) elapsed = 0:0:03:18 / Sun Jul 29 09:45:28 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 522497  inst.: 38160625 (ipc=44.2) sim_rate=191761 (inst/sec) elapsed = 0:0:03:19 / Sun Jul 29 09:45:29 2018
GPGPU-Sim uArch: cycles simulated: 523497  inst.: 38183034 (ipc=42.8) sim_rate=190915 (inst/sec) elapsed = 0:0:03:20 / Sun Jul 29 09:45:30 2018
GPGPU-Sim uArch: cycles simulated: 524997  inst.: 38216967 (ipc=40.9) sim_rate=190134 (inst/sec) elapsed = 0:0:03:21 / Sun Jul 29 09:45:31 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 526497  inst.: 38250937 (ipc=39.4) sim_rate=189361 (inst/sec) elapsed = 0:0:03:22 / Sun Jul 29 09:45:32 2018
GPGPU-Sim uArch: cycles simulated: 527497  inst.: 38273353 (ipc=38.5) sim_rate=188538 (inst/sec) elapsed = 0:0:03:23 / Sun Jul 29 09:45:33 2018
GPGPU-Sim uArch: cycles simulated: 528997  inst.: 38307334 (ipc=37.4) sim_rate=187781 (inst/sec) elapsed = 0:0:03:24 / Sun Jul 29 09:45:34 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,11,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 530497  inst.: 38341117 (ipc=36.3) sim_rate=187029 (inst/sec) elapsed = 0:0:03:25 / Sun Jul 29 09:45:35 2018
GPGPU-Sim uArch: cycles simulated: 531997  inst.: 38375082 (ipc=35.5) sim_rate=186286 (inst/sec) elapsed = 0:0:03:26 / Sun Jul 29 09:45:36 2018
GPGPU-Sim uArch: cycles simulated: 532997  inst.: 38397701 (ipc=34.9) sim_rate=185496 (inst/sec) elapsed = 0:0:03:27 / Sun Jul 29 09:45:37 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,14,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 534497  inst.: 38431537 (ipc=34.2) sim_rate=184767 (inst/sec) elapsed = 0:0:03:28 / Sun Jul 29 09:45:38 2018
GPGPU-Sim uArch: cycles simulated: 535997  inst.: 38465515 (ipc=33.6) sim_rate=184045 (inst/sec) elapsed = 0:0:03:29 / Sun Jul 29 09:45:39 2018
GPGPU-Sim uArch: cycles simulated: 537497  inst.: 38499399 (ipc=33.0) sim_rate=183330 (inst/sec) elapsed = 0:0:03:30 / Sun Jul 29 09:45:40 2018
GPGPU-Sim uArch: cycles simulated: 538497  inst.: 38521810 (ipc=32.7) sim_rate=182567 (inst/sec) elapsed = 0:0:03:31 / Sun Jul 29 09:45:41 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 539997  inst.: 38556319 (ipc=32.2) sim_rate=181869 (inst/sec) elapsed = 0:0:03:32 / Sun Jul 29 09:45:42 2018
GPGPU-Sim uArch: cycles simulated: 541497  inst.: 38590726 (ipc=31.8) sim_rate=181177 (inst/sec) elapsed = 0:0:03:33 / Sun Jul 29 09:45:43 2018
GPGPU-Sim uArch: cycles simulated: 542997  inst.: 38625092 (ipc=31.4) sim_rate=180491 (inst/sec) elapsed = 0:0:03:34 / Sun Jul 29 09:45:44 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,13,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 543997  inst.: 38648230 (ipc=31.2) sim_rate=179759 (inst/sec) elapsed = 0:0:03:35 / Sun Jul 29 09:45:45 2018
GPGPU-Sim uArch: cycles simulated: 545497  inst.: 38682328 (ipc=30.8) sim_rate=179084 (inst/sec) elapsed = 0:0:03:36 / Sun Jul 29 09:45:46 2018
GPGPU-Sim uArch: cycles simulated: 545997  inst.: 38693630 (ipc=30.7) sim_rate=178311 (inst/sec) elapsed = 0:0:03:37 / Sun Jul 29 09:45:47 2018
GPGPU-Sim uArch: cycles simulated: 546497  inst.: 38704891 (ipc=30.6) sim_rate=177545 (inst/sec) elapsed = 0:0:03:38 / Sun Jul 29 09:45:48 2018
GPGPU-Sim uArch: cycles simulated: 547497  inst.: 38727986 (ipc=30.4) sim_rate=176840 (inst/sec) elapsed = 0:0:03:39 / Sun Jul 29 09:45:49 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,14,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 547997  inst.: 38739424 (ipc=30.3) sim_rate=176088 (inst/sec) elapsed = 0:0:03:40 / Sun Jul 29 09:45:50 2018
GPGPU-Sim uArch: cycles simulated: 548997  inst.: 38762121 (ipc=30.1) sim_rate=175394 (inst/sec) elapsed = 0:0:03:41 / Sun Jul 29 09:45:51 2018
GPGPU-Sim uArch: cycles simulated: 549497  inst.: 38773428 (ipc=30.0) sim_rate=174655 (inst/sec) elapsed = 0:0:03:42 / Sun Jul 29 09:45:52 2018
GPGPU-Sim uArch: cycles simulated: 550997  inst.: 38807400 (ipc=29.8) sim_rate=174024 (inst/sec) elapsed = 0:0:03:43 / Sun Jul 29 09:45:53 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,7,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 551997  inst.: 38830000 (ipc=29.6) sim_rate=173348 (inst/sec) elapsed = 0:0:03:44 / Sun Jul 29 09:45:54 2018
GPGPU-Sim uArch: cycles simulated: 552997  inst.: 38853276 (ipc=29.5) sim_rate=172681 (inst/sec) elapsed = 0:0:03:45 / Sun Jul 29 09:45:55 2018
GPGPU-Sim uArch: cycles simulated: 553997  inst.: 38875913 (ipc=29.3) sim_rate=172017 (inst/sec) elapsed = 0:0:03:46 / Sun Jul 29 09:45:56 2018
GPGPU-Sim uArch: cycles simulated: 555497  inst.: 38909791 (ipc=29.1) sim_rate=171408 (inst/sec) elapsed = 0:0:03:47 / Sun Jul 29 09:45:57 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,4,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 556497  inst.: 38932361 (ipc=29.0) sim_rate=170755 (inst/sec) elapsed = 0:0:03:48 / Sun Jul 29 09:45:58 2018
GPGPU-Sim uArch: cycles simulated: 557997  inst.: 38966201 (ipc=28.8) sim_rate=170158 (inst/sec) elapsed = 0:0:03:49 / Sun Jul 29 09:45:59 2018
GPGPU-Sim uArch: cycles simulated: 558997  inst.: 38989249 (ipc=28.7) sim_rate=169518 (inst/sec) elapsed = 0:0:03:50 / Sun Jul 29 09:46:00 2018
GPGPU-Sim uArch: cycles simulated: 559997  inst.: 39012098 (ipc=28.6) sim_rate=168883 (inst/sec) elapsed = 0:0:03:51 / Sun Jul 29 09:46:01 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,9,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 561497  inst.: 39046055 (ipc=28.4) sim_rate=168301 (inst/sec) elapsed = 0:0:03:52 / Sun Jul 29 09:46:02 2018
GPGPU-Sim uArch: cycles simulated: 562997  inst.: 39079988 (ipc=28.2) sim_rate=167725 (inst/sec) elapsed = 0:0:03:53 / Sun Jul 29 09:46:03 2018
GPGPU-Sim uArch: cycles simulated: 564497  inst.: 39113840 (ipc=28.1) sim_rate=167153 (inst/sec) elapsed = 0:0:03:54 / Sun Jul 29 09:46:04 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,7,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 565997  inst.: 39147985 (ipc=27.9) sim_rate=166587 (inst/sec) elapsed = 0:0:03:55 / Sun Jul 29 09:46:05 2018
GPGPU-Sim uArch: cycles simulated: 567497  inst.: 39182099 (ipc=27.8) sim_rate=166025 (inst/sec) elapsed = 0:0:03:56 / Sun Jul 29 09:46:06 2018
GPGPU-Sim uArch: cycles simulated: 568997  inst.: 39216095 (ipc=27.7) sim_rate=165468 (inst/sec) elapsed = 0:0:03:57 / Sun Jul 29 09:46:07 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,12,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 569997  inst.: 39238822 (ipc=27.6) sim_rate=164869 (inst/sec) elapsed = 0:0:03:58 / Sun Jul 29 09:46:08 2018
GPGPU-Sim uArch: cycles simulated: 571497  inst.: 39273020 (ipc=27.5) sim_rate=164322 (inst/sec) elapsed = 0:0:03:59 / Sun Jul 29 09:46:09 2018
GPGPU-Sim uArch: cycles simulated: 572997  inst.: 39306890 (ipc=27.4) sim_rate=163778 (inst/sec) elapsed = 0:0:04:00 / Sun Jul 29 09:46:10 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,4,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 574497  inst.: 39340844 (ipc=27.3) sim_rate=163240 (inst/sec) elapsed = 0:0:04:01 / Sun Jul 29 09:46:11 2018
GPGPU-Sim uArch: cycles simulated: 574997  inst.: 39352171 (ipc=27.2) sim_rate=162612 (inst/sec) elapsed = 0:0:04:02 / Sun Jul 29 09:46:12 2018
GPGPU-Sim uArch: cycles simulated: 576497  inst.: 39386772 (ipc=27.1) sim_rate=162085 (inst/sec) elapsed = 0:0:04:03 / Sun Jul 29 09:46:13 2018
GPGPU-Sim uArch: cycles simulated: 577997  inst.: 39420709 (ipc=27.0) sim_rate=161560 (inst/sec) elapsed = 0:0:04:04 / Sun Jul 29 09:46:14 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,12,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 579497  inst.: 39454669 (ipc=26.9) sim_rate=161039 (inst/sec) elapsed = 0:0:04:05 / Sun Jul 29 09:46:15 2018
GPGPU-Sim uArch: cycles simulated: 580997  inst.: 39489002 (ipc=26.9) sim_rate=160524 (inst/sec) elapsed = 0:0:04:06 / Sun Jul 29 09:46:16 2018
GPGPU-Sim uArch: cycles simulated: 582497  inst.: 39523194 (ipc=26.8) sim_rate=160012 (inst/sec) elapsed = 0:0:04:07 / Sun Jul 29 09:46:17 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,5,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 583997  inst.: 39557709 (ipc=26.7) sim_rate=159506 (inst/sec) elapsed = 0:0:04:08 / Sun Jul 29 09:46:18 2018
GPGPU-Sim uArch: cycles simulated: 585497  inst.: 39591742 (ipc=26.6) sim_rate=159002 (inst/sec) elapsed = 0:0:04:09 / Sun Jul 29 09:46:19 2018
GPGPU-Sim uArch: cycles simulated: 586997  inst.: 39624673 (ipc=26.5) sim_rate=158498 (inst/sec) elapsed = 0:0:04:10 / Sun Jul 29 09:46:20 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,4,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 588497  inst.: 39657579 (ipc=26.5) sim_rate=157998 (inst/sec) elapsed = 0:0:04:11 / Sun Jul 29 09:46:21 2018
GPGPU-Sim uArch: cycles simulated: 589997  inst.: 39690560 (ipc=26.4) sim_rate=157502 (inst/sec) elapsed = 0:0:04:12 / Sun Jul 29 09:46:22 2018
GPGPU-Sim uArch: cycles simulated: 590997  inst.: 39711369 (ipc=26.3) sim_rate=156961 (inst/sec) elapsed = 0:0:04:13 / Sun Jul 29 09:46:23 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,13,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 591997  inst.: 39732350 (ipc=26.2) sim_rate=156426 (inst/sec) elapsed = 0:0:04:14 / Sun Jul 29 09:46:24 2018
GPGPU-Sim uArch: cycles simulated: 592497  inst.: 39742995 (ipc=26.2) sim_rate=155854 (inst/sec) elapsed = 0:0:04:15 / Sun Jul 29 09:46:25 2018
GPGPU-Sim uArch: cycles simulated: 593497  inst.: 39764799 (ipc=26.2) sim_rate=155331 (inst/sec) elapsed = 0:0:04:16 / Sun Jul 29 09:46:26 2018
GPGPU-Sim uArch: cycles simulated: 594497  inst.: 39784942 (ipc=26.1) sim_rate=154805 (inst/sec) elapsed = 0:0:04:17 / Sun Jul 29 09:46:27 2018
GPGPU-Sim uArch: cycles simulated: 595497  inst.: 39803129 (ipc=26.0) sim_rate=154275 (inst/sec) elapsed = 0:0:04:18 / Sun Jul 29 09:46:28 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,0,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 597497  inst.: 39840517 (ipc=25.8) sim_rate=153824 (inst/sec) elapsed = 0:0:04:19 / Sun Jul 29 09:46:29 2018
GPGPU-Sim uArch: cycles simulated: 598997  inst.: 39866023 (ipc=25.7) sim_rate=153330 (inst/sec) elapsed = 0:0:04:20 / Sun Jul 29 09:46:30 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90697,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90698,508497)
GPGPU-Sim uArch: cycles simulated: 600997  inst.: 39918902 (ipc=25.7) sim_rate=152945 (inst/sec) elapsed = 0:0:04:21 / Sun Jul 29 09:46:31 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,3,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 602997  inst.: 39948581 (ipc=25.5) sim_rate=152475 (inst/sec) elapsed = 0:0:04:22 / Sun Jul 29 09:46:32 2018
GPGPU-Sim uArch: cycles simulated: 605497  inst.: 39979882 (ipc=25.1) sim_rate=152014 (inst/sec) elapsed = 0:0:04:23 / Sun Jul 29 09:46:33 2018
GPGPU-Sim uArch: cycles simulated: 607997  inst.: 40009836 (ipc=24.8) sim_rate=151552 (inst/sec) elapsed = 0:0:04:24 / Sun Jul 29 09:46:34 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,6,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 610497  inst.: 40034650 (ipc=24.4) sim_rate=151074 (inst/sec) elapsed = 0:0:04:25 / Sun Jul 29 09:46:35 2018
GPGPU-Sim uArch: cycles simulated: 613497  inst.: 40059615 (ipc=24.0) sim_rate=150600 (inst/sec) elapsed = 0:0:04:26 / Sun Jul 29 09:46:36 2018
GPGPU-Sim uArch: cycles simulated: 616497  inst.: 40078919 (ipc=23.5) sim_rate=150108 (inst/sec) elapsed = 0:0:04:27 / Sun Jul 29 09:46:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109697,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(109698,508497)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109991,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(109992,508497)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109992,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109993,508497)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110020,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(110021,508497)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,17,0) tid=(21,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110344,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(110345,508497)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110368,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110369,508497)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110372,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110373,508497)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110381,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110382,508497)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110402,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110403,508497)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (110406,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110433,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110448,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110452,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 618997  inst.: 40189543 (ipc=24.0) sim_rate=149960 (inst/sec) elapsed = 0:0:04:28 / Sun Jul 29 09:46:38 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (110557,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,24,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 620997  inst.: 40307598 (ipc=24.6) sim_rate=149842 (inst/sec) elapsed = 0:0:04:29 / Sun Jul 29 09:46:39 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,19,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 622997  inst.: 40338649 (ipc=24.4) sim_rate=149402 (inst/sec) elapsed = 0:0:04:30 / Sun Jul 29 09:46:40 2018
GPGPU-Sim uArch: cycles simulated: 624997  inst.: 40369641 (ipc=24.3) sim_rate=148965 (inst/sec) elapsed = 0:0:04:31 / Sun Jul 29 09:46:41 2018
GPGPU-Sim uArch: cycles simulated: 626497  inst.: 40392976 (ipc=24.2) sim_rate=148503 (inst/sec) elapsed = 0:0:04:32 / Sun Jul 29 09:46:42 2018
GPGPU-Sim uArch: cycles simulated: 627997  inst.: 40416315 (ipc=24.1) sim_rate=148045 (inst/sec) elapsed = 0:0:04:33 / Sun Jul 29 09:46:43 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,21,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 628997  inst.: 40431753 (ipc=24.0) sim_rate=147561 (inst/sec) elapsed = 0:0:04:34 / Sun Jul 29 09:46:44 2018
GPGPU-Sim uArch: cycles simulated: 629997  inst.: 40447252 (ipc=23.9) sim_rate=147080 (inst/sec) elapsed = 0:0:04:35 / Sun Jul 29 09:46:45 2018
GPGPU-Sim uArch: cycles simulated: 631497  inst.: 40470531 (ipc=23.8) sim_rate=146632 (inst/sec) elapsed = 0:0:04:36 / Sun Jul 29 09:46:46 2018
GPGPU-Sim uArch: cycles simulated: 632497  inst.: 40485707 (ipc=23.7) sim_rate=146157 (inst/sec) elapsed = 0:0:04:37 / Sun Jul 29 09:46:47 2018
GPGPU-Sim uArch: cycles simulated: 633497  inst.: 40501200 (ipc=23.7) sim_rate=145687 (inst/sec) elapsed = 0:0:04:38 / Sun Jul 29 09:46:48 2018
GPGPU-Sim uArch: cycles simulated: 634497  inst.: 40516707 (ipc=23.6) sim_rate=145221 (inst/sec) elapsed = 0:0:04:39 / Sun Jul 29 09:46:49 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,15,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 635997  inst.: 40539920 (ipc=23.5) sim_rate=144785 (inst/sec) elapsed = 0:0:04:40 / Sun Jul 29 09:46:50 2018
GPGPU-Sim uArch: cycles simulated: 637497  inst.: 40563102 (ipc=23.4) sim_rate=144352 (inst/sec) elapsed = 0:0:04:41 / Sun Jul 29 09:46:51 2018
GPGPU-Sim uArch: cycles simulated: 638997  inst.: 40586304 (ipc=23.3) sim_rate=143923 (inst/sec) elapsed = 0:0:04:42 / Sun Jul 29 09:46:52 2018
GPGPU-Sim uArch: cycles simulated: 640997  inst.: 40617322 (ipc=23.2) sim_rate=143524 (inst/sec) elapsed = 0:0:04:43 / Sun Jul 29 09:46:53 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,15,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 642497  inst.: 40640491 (ipc=23.1) sim_rate=143100 (inst/sec) elapsed = 0:0:04:44 / Sun Jul 29 09:46:54 2018
GPGPU-Sim uArch: cycles simulated: 643497  inst.: 40656083 (ipc=23.1) sim_rate=142652 (inst/sec) elapsed = 0:0:04:45 / Sun Jul 29 09:46:55 2018
GPGPU-Sim uArch: cycles simulated: 644497  inst.: 40671418 (ipc=23.0) sim_rate=142207 (inst/sec) elapsed = 0:0:04:46 / Sun Jul 29 09:46:56 2018
GPGPU-Sim uArch: cycles simulated: 645497  inst.: 40686936 (ipc=23.0) sim_rate=141766 (inst/sec) elapsed = 0:0:04:47 / Sun Jul 29 09:46:57 2018
GPGPU-Sim uArch: cycles simulated: 646997  inst.: 40710186 (ipc=22.9) sim_rate=141354 (inst/sec) elapsed = 0:0:04:48 / Sun Jul 29 09:46:58 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,21,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 648497  inst.: 40733344 (ipc=22.8) sim_rate=140945 (inst/sec) elapsed = 0:0:04:49 / Sun Jul 29 09:46:59 2018
GPGPU-Sim uArch: cycles simulated: 649497  inst.: 40749105 (ipc=22.7) sim_rate=140514 (inst/sec) elapsed = 0:0:04:50 / Sun Jul 29 09:47:00 2018
GPGPU-Sim uArch: cycles simulated: 650497  inst.: 40764961 (ipc=22.7) sim_rate=140085 (inst/sec) elapsed = 0:0:04:51 / Sun Jul 29 09:47:01 2018
GPGPU-Sim uArch: cycles simulated: 650997  inst.: 40772668 (ipc=22.7) sim_rate=139632 (inst/sec) elapsed = 0:0:04:52 / Sun Jul 29 09:47:02 2018
GPGPU-Sim uArch: cycles simulated: 651497  inst.: 40780563 (ipc=22.7) sim_rate=139182 (inst/sec) elapsed = 0:0:04:53 / Sun Jul 29 09:47:03 2018
GPGPU-Sim uArch: cycles simulated: 651997  inst.: 40788370 (ipc=22.6) sim_rate=138735 (inst/sec) elapsed = 0:0:04:54 / Sun Jul 29 09:47:04 2018
GPGPU-Sim uArch: cycles simulated: 652497  inst.: 40796269 (ipc=22.6) sim_rate=137825 (inst/sec) elapsed = 0:0:04:56 / Sun Jul 29 09:47:06 2018
GPGPU-Sim uArch: cycles simulated: 652997  inst.: 40804074 (ipc=22.6) sim_rate=137387 (inst/sec) elapsed = 0:0:04:57 / Sun Jul 29 09:47:07 2018
GPGPU-Sim uArch: cycles simulated: 653497  inst.: 40811927 (ipc=22.6) sim_rate=136952 (inst/sec) elapsed = 0:0:04:58 / Sun Jul 29 09:47:08 2018
GPGPU-Sim uArch: cycles simulated: 653997  inst.: 40819803 (ipc=22.5) sim_rate=136521 (inst/sec) elapsed = 0:0:04:59 / Sun Jul 29 09:47:09 2018
GPGPU-Sim uArch: cycles simulated: 654497  inst.: 40827778 (ipc=22.5) sim_rate=135640 (inst/sec) elapsed = 0:0:05:01 / Sun Jul 29 09:47:11 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,15,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 654997  inst.: 40835563 (ipc=22.5) sim_rate=135217 (inst/sec) elapsed = 0:0:05:02 / Sun Jul 29 09:47:12 2018
GPGPU-Sim uArch: cycles simulated: 655497  inst.: 40843299 (ipc=22.5) sim_rate=134796 (inst/sec) elapsed = 0:0:05:03 / Sun Jul 29 09:47:13 2018
GPGPU-Sim uArch: cycles simulated: 655997  inst.: 40851040 (ipc=22.4) sim_rate=134378 (inst/sec) elapsed = 0:0:05:04 / Sun Jul 29 09:47:14 2018
GPGPU-Sim uArch: cycles simulated: 656497  inst.: 40858788 (ipc=22.4) sim_rate=133963 (inst/sec) elapsed = 0:0:05:05 / Sun Jul 29 09:47:15 2018
GPGPU-Sim uArch: cycles simulated: 657497  inst.: 40874442 (ipc=22.4) sim_rate=133576 (inst/sec) elapsed = 0:0:05:06 / Sun Jul 29 09:47:16 2018
GPGPU-Sim uArch: cycles simulated: 657997  inst.: 40882446 (ipc=22.3) sim_rate=133167 (inst/sec) elapsed = 0:0:05:07 / Sun Jul 29 09:47:17 2018
GPGPU-Sim uArch: cycles simulated: 658497  inst.: 40890303 (ipc=22.3) sim_rate=132760 (inst/sec) elapsed = 0:0:05:08 / Sun Jul 29 09:47:18 2018
GPGPU-Sim uArch: cycles simulated: 659497  inst.: 40905778 (ipc=22.3) sim_rate=132381 (inst/sec) elapsed = 0:0:05:09 / Sun Jul 29 09:47:19 2018
GPGPU-Sim uArch: cycles simulated: 659997  inst.: 40913538 (ipc=22.3) sim_rate=131979 (inst/sec) elapsed = 0:0:05:10 / Sun Jul 29 09:47:20 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,16,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 660997  inst.: 40929111 (ipc=22.2) sim_rate=131604 (inst/sec) elapsed = 0:0:05:11 / Sun Jul 29 09:47:21 2018
GPGPU-Sim uArch: cycles simulated: 661997  inst.: 40944658 (ipc=22.2) sim_rate=131232 (inst/sec) elapsed = 0:0:05:12 / Sun Jul 29 09:47:22 2018
GPGPU-Sim uArch: cycles simulated: 662497  inst.: 40952580 (ipc=22.1) sim_rate=130838 (inst/sec) elapsed = 0:0:05:13 / Sun Jul 29 09:47:23 2018
GPGPU-Sim uArch: cycles simulated: 663997  inst.: 40976086 (ipc=22.1) sim_rate=130497 (inst/sec) elapsed = 0:0:05:14 / Sun Jul 29 09:47:24 2018
GPGPU-Sim uArch: cycles simulated: 664997  inst.: 40991571 (ipc=22.0) sim_rate=130131 (inst/sec) elapsed = 0:0:05:15 / Sun Jul 29 09:47:25 2018
GPGPU-Sim uArch: cycles simulated: 665997  inst.: 41007043 (ipc=22.0) sim_rate=129769 (inst/sec) elapsed = 0:0:05:16 / Sun Jul 29 09:47:26 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,23,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 667997  inst.: 41037990 (ipc=21.9) sim_rate=129457 (inst/sec) elapsed = 0:0:05:17 / Sun Jul 29 09:47:27 2018
GPGPU-Sim uArch: cycles simulated: 669997  inst.: 41069453 (ipc=21.8) sim_rate=129149 (inst/sec) elapsed = 0:0:05:18 / Sun Jul 29 09:47:28 2018
GPGPU-Sim uArch: cycles simulated: 671997  inst.: 41100709 (ipc=21.8) sim_rate=128842 (inst/sec) elapsed = 0:0:05:19 / Sun Jul 29 09:47:29 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,19,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 674497  inst.: 41139889 (ipc=21.7) sim_rate=128562 (inst/sec) elapsed = 0:0:05:20 / Sun Jul 29 09:47:30 2018
GPGPU-Sim uArch: cycles simulated: 676497  inst.: 41170896 (ipc=21.6) sim_rate=128258 (inst/sec) elapsed = 0:0:05:21 / Sun Jul 29 09:47:31 2018
GPGPU-Sim uArch: cycles simulated: 678497  inst.: 41201101 (ipc=21.5) sim_rate=127953 (inst/sec) elapsed = 0:0:05:22 / Sun Jul 29 09:47:32 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,17,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 680997  inst.: 41237816 (ipc=21.4) sim_rate=127671 (inst/sec) elapsed = 0:0:05:23 / Sun Jul 29 09:47:33 2018
GPGPU-Sim uArch: cycles simulated: 683497  inst.: 41273320 (ipc=21.3) sim_rate=127386 (inst/sec) elapsed = 0:0:05:24 / Sun Jul 29 09:47:34 2018
GPGPU-Sim uArch: cycles simulated: 685497  inst.: 41301764 (ipc=21.2) sim_rate=127082 (inst/sec) elapsed = 0:0:05:25 / Sun Jul 29 09:47:35 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,16,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 687997  inst.: 41336864 (ipc=21.1) sim_rate=126800 (inst/sec) elapsed = 0:0:05:26 / Sun Jul 29 09:47:36 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (181270,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 690497  inst.: 41371735 (ipc=21.0) sim_rate=126519 (inst/sec) elapsed = 0:0:05:27 / Sun Jul 29 09:47:37 2018
GPGPU-Sim uArch: cycles simulated: 692997  inst.: 41406547 (ipc=20.9) sim_rate=126239 (inst/sec) elapsed = 0:0:05:28 / Sun Jul 29 09:47:38 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,20,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 695497  inst.: 41441507 (ipc=20.9) sim_rate=125962 (inst/sec) elapsed = 0:0:05:29 / Sun Jul 29 09:47:39 2018
GPGPU-Sim uArch: cycles simulated: 697997  inst.: 41474598 (ipc=20.8) sim_rate=125680 (inst/sec) elapsed = 0:0:05:30 / Sun Jul 29 09:47:40 2018
GPGPU-Sim uArch: cycles simulated: 700997  inst.: 41512640 (ipc=20.6) sim_rate=125415 (inst/sec) elapsed = 0:0:05:31 / Sun Jul 29 09:47:41 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,22,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 703497  inst.: 41543862 (ipc=20.5) sim_rate=125132 (inst/sec) elapsed = 0:0:05:32 / Sun Jul 29 09:47:42 2018
GPGPU-Sim uArch: cycles simulated: 706997  inst.: 41582181 (ipc=20.4) sim_rate=124871 (inst/sec) elapsed = 0:0:05:33 / Sun Jul 29 09:47:43 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (200360,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 710497  inst.: 41614786 (ipc=20.2) sim_rate=124595 (inst/sec) elapsed = 0:0:05:34 / Sun Jul 29 09:47:44 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,16,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 714497  inst.: 41642791 (ipc=19.9) sim_rate=124306 (inst/sec) elapsed = 0:0:05:35 / Sun Jul 29 09:47:45 2018
GPGPU-Sim uArch: cycles simulated: 719497  inst.: 41670119 (ipc=19.6) sim_rate=124018 (inst/sec) elapsed = 0:0:05:36 / Sun Jul 29 09:47:46 2018
GPGPU-Sim uArch: cycles simulated: 724997  inst.: 41690703 (ipc=19.2) sim_rate=123711 (inst/sec) elapsed = 0:0:05:37 / Sun Jul 29 09:47:47 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (219872,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (220063,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (220133,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (220281,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (220440,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (220499,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (220566,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (220742,508497), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 220743
gpu_sim_insn = 4156000
gpu_ipc =      18.8273
gpu_tot_sim_cycle = 729240
gpu_tot_sim_insn = 41697549
gpu_tot_ipc =      57.1795
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8203
gpu_stall_icnt2sh    = 85486
gpu_total_sim_rate=123731

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744391
	L1I_total_cache_misses = 2589
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144788, Miss = 56673, Miss_rate = 0.391, Pending_hits = 4469, Reservation_fails = 117158
	L1D_cache_core[1]: Access = 97224, Miss = 40908, Miss_rate = 0.421, Pending_hits = 4212, Reservation_fails = 90686
	L1D_cache_core[2]: Access = 145332, Miss = 56803, Miss_rate = 0.391, Pending_hits = 4532, Reservation_fails = 121907
	L1D_cache_core[3]: Access = 144566, Miss = 56779, Miss_rate = 0.393, Pending_hits = 4199, Reservation_fails = 115238
	L1D_cache_core[4]: Access = 97998, Miss = 40891, Miss_rate = 0.417, Pending_hits = 4057, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 146060, Miss = 57233, Miss_rate = 0.392, Pending_hits = 4172, Reservation_fails = 120534
	L1D_cache_core[6]: Access = 99857, Miss = 42560, Miss_rate = 0.426, Pending_hits = 3905, Reservation_fails = 91378
	L1D_cache_core[7]: Access = 144678, Miss = 56316, Miss_rate = 0.389, Pending_hits = 4625, Reservation_fails = 116684
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 135820, Miss = 51895, Miss_rate = 0.382, Pending_hits = 3500, Reservation_fails = 99092
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146138, Miss = 56895, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 1907576
	L1D_total_cache_misses = 755461
	L1D_total_cache_miss_rate = 0.3960
	L1D_total_cache_pending_hits = 60893
	L1D_total_cache_reservation_fails = 1466602
	L1D_cache_data_port_util = 0.178
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 75442
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336897
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74994
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1129705
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2741802
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2589
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15708, 15694, 15673, 15673, 15673, 15673, 15638, 15638, 11014, 11014, 11014, 11014, 10742, 10742, 10742, 10742, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 159707136
gpgpu_n_tot_w_icount = 4990848
gpgpu_n_stall_shd_mem = 1914825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65088
gpgpu_n_mem_write_global = 715639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5483908
gpgpu_n_store_insn = 2629226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2209010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1914825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2602071	W0_Idle:922423	W0_Scoreboard:3714706	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1169676
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520704 {8:65088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37393336 {40:572222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8851968 {136:65088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725112 {8:715639,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 199 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 729239 
mrq_lat_table:27242 	5774 	2485 	1287 	833 	324 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	760608 	19954 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129059 	62692 	147247 	439917 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34140 	23726 	6896 	334 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	362730 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1435 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  6.142857  5.212121  4.142857  6.321429  5.818182  4.950000  4.161290  4.310345  4.636364  6.040000  4.156250  3.638889  5.000000  3.928571  5.000000  4.482759 
dram[1]:  4.358974  4.384615  8.600000  6.730769  5.243243  4.761905  4.379310  5.478261  3.923077  4.470588  3.325000  3.611111  3.600000  4.230769  4.740741  4.814815 
dram[2]:  5.483871  6.000000  6.615385  6.285714  5.542857  4.853659  4.666667  4.310345  4.222222  4.108108  3.350000  3.421053  4.954545  4.035714  4.233333  3.787879 
dram[3]:  6.760000  5.965517  5.406250  4.552631  5.361111  5.714286  5.478261  5.391304  3.731707  3.800000  4.093750  3.611111  3.700000  3.166667  3.628572  4.200000 
dram[4]:  6.370370  4.702703  4.473684  4.461538  5.676471  5.351351  6.000000  4.275862  4.636364  4.428571  5.038462  3.794118  3.138889  3.562500  5.080000  5.040000 
dram[5]:  4.648649  5.303030  4.071429  3.760870  7.384615  7.538462  4.310345  4.000000  3.850000  4.243243  4.400000  4.607143  3.562500  3.352941  4.344828  3.787879 
dram[6]:  4.358974  3.931818  3.625000  3.739130  6.857143  6.354839  4.629630  4.592593  4.026316  4.727273  3.666667  4.125000  3.382353  3.352941  3.628572  3.289474 
dram[7]:  4.410256  4.166667  4.071429  3.739130  6.129032  6.322581  4.096774  3.542857  4.606061  5.344828  3.666667  3.638889  3.166667  3.312500  4.923077  4.607143 
dram[8]:  5.516129  5.117647  5.176471  4.833333  5.727273  6.689655  3.628572  3.514286  4.903226  6.240000  4.156250  3.638889  4.000000  3.312500  4.923077  4.333333 
dram[9]:  5.451613  5.147059  5.531250  5.088235  5.472222  5.848485  4.064516  4.241379  3.609756  4.428571  3.325000  3.300000  3.666667  3.375000  3.878788  3.848485 
dram[10]:  4.942857  4.605263  5.147059  4.275000  4.850000  5.351351  4.032258  4.592593  4.484848  4.457143  3.250000  2.954545  3.677419  3.600000  3.282051  3.500000 
dram[11]:  4.631579  4.425000  5.833333  4.500000  4.853659  5.263158  6.526316  4.840000  4.054054  3.488889  3.583333  3.421053  3.928571  3.689655  3.705882  3.848485 
dram[12]:  4.341464  5.437500  4.350000  4.300000  4.466667  4.651163  6.473684  6.368421  4.257143  3.829268  4.062500  4.333333  3.468750  3.055556  4.166667  4.000000 
dram[13]:  5.468750  5.406250  3.804348  3.739130  4.853659  6.250000  4.555555  4.206897  3.921053  4.216216  4.607143  4.000000  3.562500  4.148148  3.555556  4.032258 
dram[14]:  6.444445  6.692307  4.166667  3.840909  5.500000  5.378378  3.757576  4.206897  4.411765  4.727273  3.823529  3.694444  4.269231  4.000000  4.266667  3.657143 
dram[15]:  5.303030  5.343750  4.045455  4.526316  4.604651  4.974359  3.787879  3.935484  4.200000  4.457143  4.366667  4.466667  3.666667  4.458333  4.233333  4.703704 
average row locality = 38043/8528 = 4.460952
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       120       120       134       135       138       138        91        89       105       105        99        99        74        74        93        98 
dram[1]:       120       119       132       133       139       139        89        90       105       106        99        98        72        74        96        98 
dram[2]:       120       122       132       134       140       139        88        89       106       106       100        98        73        77        95        93 
dram[3]:       119       121       133       131       139       142        88        88       107       106        97        98        75        78        95        94 
dram[4]:       122       122       130       132       139       140        88        88       107       108        97        97        76        78        95        94 
dram[5]:       122       123       131       133       138       138        87        88       108       109        98        97        76        78        94        93 
dram[6]:       120       121       134       132       138       139        87        88       107       108        98       100        77        78        95        93 
dram[7]:       122       123       131       132       136       138        89        88       106       107        98        99        76        72        96        97 
dram[8]:       121       122       134       134       135       136        89        87       106       108        99        99        74        72        96        98 
dram[9]:       119       123       135       133       139       137        88        87       104       107        99       100        73        74        96        95 
dram[10]:       121       123       133       131       136       140        89        88       104       108        97        98        77        74        96        94 
dram[11]:       124       125       133       131       139       142        88        85       106       109        97        98        74        73        94        95 
dram[12]:       126       122       132       132       141       142        87        85       105       109        98        98        75        76        93        92 
dram[13]:       123       121       133       132       139       142        87        86       105       108        97        96        78        76        96        93 
dram[14]:       122       122       133       131       138       141        88        86       106       108        98        99        75        72        96        96 
dram[15]:       123       119       136       134       138       138        89        86       103       108        99       100        74        71        95        95 
total reads: 27380
bank skew: 142/71 = 2.00
chip skew: 1715/1708 = 1.00
number of total write accesses:
dram[0]:        52        52        40        42        54        60        38        36        48        46        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        38        36        48        46        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        38        36        46        46        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        38        36        46        46        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        38        36        46        47        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        38        36        46        48        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        38        36        46        48        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        38        36        46        48        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        38        36        46        48        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        38        36        44        48        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        36        36        44        48        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        36        36        44        48        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        36        36        44        48        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        36        36        44        48        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        36        36        44        48        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        36        36        44        48        32        34        36        36        32        32 
total reads: 10663
bank skew: 61/32 = 1.91
chip skew: 670/664 = 1.01
average mf latency per bank:
dram[0]:        685      1015      1591      1330       254       610       288       338     14158     12852       909       913       336       407       327     52761
dram[1]:        722       980      1471      1309       618       241       289       329     15205     13696       887       941       342       410       340     53087
dram[2]:        730       977      1517      1398       258       255       285       338      6939     12352       892       943       348       405       413     55073
dram[3]:        675      1038      1572      1385       246       245       289       323      6046     13895       879       954       348       397       406     54727
dram[4]:        781       857      1162      1209       253       253       293       326      7086     14439       867       906       377       397       434     36381
dram[5]:        683       957      1362      1174       252       252       290       319      6858     12690       852       910       384       374       413     54714
dram[6]:        729       917      1287      1198       244       253       302       320      6474     11790       966      1029       373       352       456     54882
dram[7]:        731       910      1191      1239       243       257       315       320      7738     13834       933      1111       415       361       421     53008
dram[8]:        659       991      1200      1114       242       254       318       320      7711     12524       888       919       405       335       434     52790
dram[9]:        800       863      1189      1387       799       248       322       322      6293     12117       882       989       384       319       427     18189
dram[10]:        863       962      1314      1298       839       262       330       311      7518     14705       939       961      1409       344       354       334
dram[11]:        966       903      1139      1213       786       260       325       305      7243     13293       925      1015       401       334       344       341
dram[12]:        908       903      1208      1214       817       255       316       298      7161     11214       977       987       382       327       344       333
dram[13]:        928      1004      1344      1146       835       258       323       287      7885     12924       923      1019       379       317     53587       331
dram[14]:        988       871      1081      1228       815       263       321       288      7738     13807      1032       973       404       324     53617       345
dram[15]:        870      1019      1192      1057       841       252       325       294      6518     12180       940       997       391       337     54051       335
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       320       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       336       327
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       319       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       351       320
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       314       348
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549523 n_act=495 n_pre=479 n_req=2382 n_rd=3424 n_write=1340 bw_util=0.01716
n_activity=22986 dram_eff=0.4145
bk0: 240a 553889i bk1: 240a 553802i bk2: 268a 553718i bk3: 270a 553633i bk4: 276a 553494i bk5: 276a 553407i bk6: 182a 554054i bk7: 178a 554053i bk8: 210a 554007i bk9: 210a 553964i bk10: 198a 554128i bk11: 198a 554028i bk12: 148a 554229i bk13: 148a 554192i bk14: 186a 554296i bk15: 196a 554265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00630694
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549491 n_act=514 n_pre=498 n_req=2379 n_rd=3418 n_write=1340 bw_util=0.01714
n_activity=22978 dram_eff=0.4141
bk0: 240a 553732i bk1: 238a 553647i bk2: 264a 553897i bk3: 266a 553889i bk4: 278a 553598i bk5: 278a 553341i bk6: 178a 554190i bk7: 180a 554174i bk8: 210a 553974i bk9: 212a 553930i bk10: 198a 553983i bk11: 196a 553971i bk12: 144a 554215i bk13: 148a 554202i bk14: 192a 554274i bk15: 196a 554178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00582969
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549501 n_act=510 n_pre=494 n_req=2378 n_rd=3424 n_write=1332 bw_util=0.01713
n_activity=22802 dram_eff=0.4172
bk0: 240a 553842i bk1: 244a 553716i bk2: 264a 553937i bk3: 268a 553810i bk4: 280a 553454i bk5: 278a 553294i bk6: 176a 554193i bk7: 178a 554002i bk8: 212a 553975i bk9: 212a 553841i bk10: 200a 554058i bk11: 196a 554038i bk12: 146a 554366i bk13: 154a 554234i bk14: 190a 554215i bk15: 186a 554243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00638438
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549485 n_act=521 n_pre=505 n_req=2375 n_rd=3422 n_write=1328 bw_util=0.01711
n_activity=23015 dram_eff=0.4128
bk0: 238a 553917i bk1: 242a 553803i bk2: 266a 553884i bk3: 262a 553712i bk4: 278a 553588i bk5: 284a 553423i bk6: 176a 554184i bk7: 176a 554220i bk8: 214a 553937i bk9: 212a 553897i bk10: 194a 554120i bk11: 196a 554076i bk12: 150a 554264i bk13: 156a 554135i bk14: 190a 554233i bk15: 188a 554191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00496343
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549503 n_act=508 n_pre=492 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01714
n_activity=22777 dram_eff=0.4178
bk0: 244a 553821i bk1: 244a 553698i bk2: 260a 553821i bk3: 264a 553719i bk4: 278a 553538i bk5: 280a 553423i bk6: 176a 554193i bk7: 176a 554070i bk8: 214a 553993i bk9: 216a 553876i bk10: 194a 554093i bk11: 194a 554090i bk12: 152a 554117i bk13: 156a 554101i bk14: 190a 554196i bk15: 188a 554195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00495623
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549453 n_act=533 n_pre=517 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01714
n_activity=23025 dram_eff=0.4133
bk0: 244a 553852i bk1: 246a 553721i bk2: 262a 553838i bk3: 266a 553801i bk4: 276a 553640i bk5: 276a 553544i bk6: 174a 554180i bk7: 176a 554061i bk8: 216a 553932i bk9: 218a 553896i bk10: 196a 554097i bk11: 194a 554071i bk12: 152a 554220i bk13: 156a 554251i bk14: 188a 554236i bk15: 186a 554162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00448798
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549375 n_act=570 n_pre=554 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01715
n_activity=23047 dram_eff=0.4132
bk0: 240a 553821i bk1: 242a 553649i bk2: 268a 553763i bk3: 264a 553688i bk4: 276a 553487i bk5: 278a 553367i bk6: 174a 554053i bk7: 176a 554025i bk8: 214a 553855i bk9: 216a 553930i bk10: 196a 554095i bk11: 200a 554053i bk12: 154a 554262i bk13: 156a 554087i bk14: 190a 554214i bk15: 186a 554163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00533443
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549423 n_act=553 n_pre=537 n_req=2374 n_rd=3420 n_write=1328 bw_util=0.0171
n_activity=23023 dram_eff=0.4125
bk0: 244a 553786i bk1: 246a 553784i bk2: 262a 553754i bk3: 264a 553749i bk4: 272a 553664i bk5: 276a 553490i bk6: 178a 554133i bk7: 176a 554071i bk8: 212a 553954i bk9: 214a 553852i bk10: 196a 554162i bk11: 198a 554175i bk12: 152a 554167i bk13: 144a 554144i bk14: 192a 554290i bk15: 194a 554214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00475452
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549511 n_act=507 n_pre=491 n_req=2376 n_rd=3420 n_write=1332 bw_util=0.01712
n_activity=22760 dram_eff=0.4176
bk0: 242a 553775i bk1: 244a 553740i bk2: 268a 553770i bk3: 268a 553752i bk4: 270a 553690i bk5: 272a 553578i bk6: 178a 554053i bk7: 174a 554095i bk8: 212a 553972i bk9: 216a 553913i bk10: 198a 554156i bk11: 198a 554067i bk12: 148a 554212i bk13: 144a 554192i bk14: 192a 554281i bk15: 196a 554095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00626192
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549441 n_act=544 n_pre=528 n_req=2374 n_rd=3418 n_write=1330 bw_util=0.0171
n_activity=22988 dram_eff=0.4131
bk0: 238a 553704i bk1: 246a 553712i bk2: 270a 553869i bk3: 266a 553861i bk4: 278a 553446i bk5: 274a 553448i bk6: 176a 554185i bk7: 174a 554189i bk8: 208a 553935i bk9: 214a 553805i bk10: 198a 554020i bk11: 200a 553930i bk12: 146a 554240i bk13: 148a 554155i bk14: 192a 554200i bk15: 190a 554252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00514533
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549387 n_act=570 n_pre=554 n_req=2375 n_rd=3418 n_write=1332 bw_util=0.01711
n_activity=22941 dram_eff=0.4141
bk0: 242a 553701i bk1: 246a 553648i bk2: 266a 553772i bk3: 262a 553658i bk4: 272a 553332i bk5: 280a 553327i bk6: 178a 554198i bk7: 176a 554189i bk8: 208a 553992i bk9: 216a 553864i bk10: 194a 554050i bk11: 196a 553863i bk12: 154a 554200i bk13: 148a 554203i bk14: 192a 554170i bk15: 188a 554092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00637358
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549421 n_act=549 n_pre=533 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01714
n_activity=23237 dram_eff=0.4095
bk0: 248a 553683i bk1: 250a 553647i bk2: 266a 553756i bk3: 262a 553819i bk4: 278a 553521i bk5: 284a 553421i bk6: 176a 554294i bk7: 170a 554260i bk8: 212a 554050i bk9: 218a 553734i bk10: 194a 554150i bk11: 196a 554117i bk12: 148a 554315i bk13: 146a 554330i bk14: 188a 554296i bk15: 190a 554187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00497244
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549427 n_act=546 n_pre=530 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01714
n_activity=23076 dram_eff=0.4124
bk0: 252a 553659i bk1: 244a 553708i bk2: 264a 553850i bk3: 264a 553826i bk4: 282a 553275i bk5: 284a 553388i bk6: 174a 554254i bk7: 170a 554148i bk8: 210a 554043i bk9: 218a 553818i bk10: 196a 554134i bk11: 196a 554076i bk12: 150a 554189i bk13: 152a 554158i bk14: 186a 554256i bk15: 184a 554290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00569462
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549425 n_act=546 n_pre=530 n_req=2380 n_rd=3424 n_write=1336 bw_util=0.01715
n_activity=23129 dram_eff=0.4116
bk0: 246a 553806i bk1: 242a 553676i bk2: 266a 553757i bk3: 264a 553833i bk4: 278a 553436i bk5: 284a 553457i bk6: 174a 554234i bk7: 172a 554183i bk8: 210a 554012i bk9: 216a 553885i bk10: 194a 554225i bk11: 192a 554046i bk12: 156a 554267i bk13: 152a 554225i bk14: 192a 554062i bk15: 186a 554147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00465187
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549461 n_act=529 n_pre=513 n_req=2379 n_rd=3422 n_write=1336 bw_util=0.01714
n_activity=22877 dram_eff=0.416
bk0: 244a 553865i bk1: 244a 553828i bk2: 266a 553747i bk3: 262a 553845i bk4: 276a 553535i bk5: 282a 553417i bk6: 176a 554077i bk7: 172a 554151i bk8: 212a 553964i bk9: 216a 553819i bk10: 196a 553948i bk11: 198a 553927i bk12: 150a 554356i bk13: 144a 554288i bk14: 192a 554169i bk15: 192a 554082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00495803
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=555261 n_nop=549461 n_act=534 n_pre=518 n_req=2374 n_rd=3416 n_write=1332 bw_util=0.0171
n_activity=22904 dram_eff=0.4146
bk0: 246a 553761i bk1: 238a 553691i bk2: 272a 553693i bk3: 268a 553775i bk4: 276a 553492i bk5: 276a 553479i bk6: 178a 554141i bk7: 172a 554204i bk8: 206a 553955i bk9: 216a 553788i bk10: 198a 554186i bk11: 200a 554114i bk12: 148a 554283i bk13: 142a 554264i bk14: 190a 554288i bk15: 190a 554245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00548751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60342, Miss = 1712, Miss_rate = 0.028, Pending_hits = 367, Reservation_fails = 141
L2_cache_bank[1]: Access = 62185, Miss = 1709, Miss_rate = 0.027, Pending_hits = 363, Reservation_fails = 221
L2_cache_bank[2]: Access = 54385, Miss = 1712, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 204
L2_cache_bank[3]: Access = 54317, Miss = 1711, Miss_rate = 0.032, Pending_hits = 386, Reservation_fails = 68
L2_cache_bank[4]: Access = 55334, Miss = 1713, Miss_rate = 0.031, Pending_hits = 374, Reservation_fails = 198
L2_cache_bank[5]: Access = 54516, Miss = 1713, Miss_rate = 0.031, Pending_hits = 348, Reservation_fails = 252
L2_cache_bank[6]: Access = 53143, Miss = 1715, Miss_rate = 0.032, Pending_hits = 368, Reservation_fails = 271
L2_cache_bank[7]: Access = 56071, Miss = 1710, Miss_rate = 0.030, Pending_hits = 392, Reservation_fails = 393
L2_cache_bank[8]: Access = 54994, Miss = 1710, Miss_rate = 0.031, Pending_hits = 379, Reservation_fails = 375
L2_cache_bank[9]: Access = 37821, Miss = 1709, Miss_rate = 0.045, Pending_hits = 376, Reservation_fails = 223
L2_cache_bank[10]: Access = 25654, Miss = 1709, Miss_rate = 0.067, Pending_hits = 359, Reservation_fails = 120
L2_cache_bank[11]: Access = 23849, Miss = 1713, Miss_rate = 0.072, Pending_hits = 347, Reservation_fails = 221
L2_cache_bank[12]: Access = 21911, Miss = 1713, Miss_rate = 0.078, Pending_hits = 343, Reservation_fails = 213
L2_cache_bank[13]: Access = 55921, Miss = 1712, Miss_rate = 0.031, Pending_hits = 344, Reservation_fails = 172
L2_cache_bank[14]: Access = 56795, Miss = 1711, Miss_rate = 0.030, Pending_hits = 353, Reservation_fails = 63
L2_cache_bank[15]: Access = 53687, Miss = 1708, Miss_rate = 0.032, Pending_hits = 349, Reservation_fails = 101
L2_total_cache_accesses = 780925
L2_total_cache_misses = 27380
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 5820
L2_total_cache_reservation_fails = 3236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1042039
icnt_total_pkts_simt_to_mem=1770557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9867
	minimum = 6
	maximum = 62
Network latency average = 14.2274
	minimum = 6
	maximum = 47
Slowest packet = 734643
Flit latency average = 15.5214
	minimum = 6
	maximum = 47
Slowest flit = 1530094
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.121031
	minimum = 0.00382798 (at node 27)
	maximum = 0.150546 (at node 11)
Accepted packet rate average = 0.121031
	minimum = 0.00382798 (at node 27)
	maximum = 0.150546 (at node 11)
Injected flit rate average = 0.187732
	minimum = 0.0191399 (at node 27)
	maximum = 0.295511 (at node 11)
Accepted flit rate average= 0.187732
	minimum = 0.00382798 (at node 27)
	maximum = 0.294089 (at node 21)
Injected packet length average = 1.55111
Accepted packet length average = 1.55111
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9407 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.4211 (19 samples)
Network latency average = 12.0606 (19 samples)
	minimum = 6 (19 samples)
	maximum = 80.6316 (19 samples)
Flit latency average = 11.3405 (19 samples)
	minimum = 6 (19 samples)
	maximum = 77.5789 (19 samples)
Fragmentation average = 9.86839e-05 (19 samples)
	minimum = 0 (19 samples)
	maximum = 10.3158 (19 samples)
Injected packet rate average = 0.0338327 (19 samples)
	minimum = 0.01869 (19 samples)
	maximum = 0.0591897 (19 samples)
Accepted packet rate average = 0.0338327 (19 samples)
	minimum = 0.01869 (19 samples)
	maximum = 0.0591897 (19 samples)
Injected flit rate average = 0.0743123 (19 samples)
	minimum = 0.035691 (19 samples)
	maximum = 0.160019 (19 samples)
Accepted flit rate average = 0.0743123 (19 samples)
	minimum = 0.034953 (19 samples)
	maximum = 0.150801 (19 samples)
Injected packet size average = 2.19646 (19 samples)
Accepted packet size average = 2.19646 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 123731 (inst/sec)
gpgpu_simulation_rate = 2163 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,729240)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1072,729240), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 14.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 1073
gpu_sim_insn = 17120
gpu_ipc =      15.9553
gpu_tot_sim_cycle = 730313
gpu_tot_sim_insn = 41714669
gpu_tot_ipc =      57.1189
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8203
gpu_stall_icnt2sh    = 85486
gpu_total_sim_rate=123782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744711
	L1I_total_cache_misses = 2621
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144788, Miss = 56673, Miss_rate = 0.391, Pending_hits = 4469, Reservation_fails = 117158
	L1D_cache_core[1]: Access = 97224, Miss = 40908, Miss_rate = 0.421, Pending_hits = 4212, Reservation_fails = 90686
	L1D_cache_core[2]: Access = 145332, Miss = 56803, Miss_rate = 0.391, Pending_hits = 4532, Reservation_fails = 121907
	L1D_cache_core[3]: Access = 144566, Miss = 56779, Miss_rate = 0.393, Pending_hits = 4199, Reservation_fails = 115238
	L1D_cache_core[4]: Access = 97998, Miss = 40891, Miss_rate = 0.417, Pending_hits = 4057, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 146060, Miss = 57233, Miss_rate = 0.392, Pending_hits = 4172, Reservation_fails = 120534
	L1D_cache_core[6]: Access = 99857, Miss = 42560, Miss_rate = 0.426, Pending_hits = 3905, Reservation_fails = 91378
	L1D_cache_core[7]: Access = 144678, Miss = 56316, Miss_rate = 0.389, Pending_hits = 4625, Reservation_fails = 116684
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 135820, Miss = 51895, Miss_rate = 0.382, Pending_hits = 3500, Reservation_fails = 99092
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146186, Miss = 56914, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 1907624
	L1D_total_cache_misses = 755480
	L1D_total_cache_miss_rate = 0.3960
	L1D_total_cache_pending_hits = 60893
	L1D_total_cache_reservation_fails = 1466602
	L1D_cache_data_port_util = 0.178
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 75506
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336897
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1129705
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2742090
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2621
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15708, 15694, 15673, 15673, 15673, 15673, 15638, 15638, 11014, 11014, 11014, 11014, 10742, 10742, 10742, 10742, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 159725568
gpgpu_n_tot_w_icount = 4991424
gpgpu_n_stall_shd_mem = 1914825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65107
gpgpu_n_mem_write_global = 715655
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5484908
gpgpu_n_store_insn = 2629726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2211022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1914825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2602116	W0_Idle:923355	W0_Scoreboard:3715327	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1170226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520856 {8:65107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37395512 {40:572222,72:78129,136:65304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1480 {8:185,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8854552 {136:65107,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725240 {8:715655,}
traffic_breakdown_memtocore[INST_ACC_R] = 25160 {136:185,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 199 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 730312 
mrq_lat_table:27250 	5778 	2488 	1290 	833 	324 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	760639 	19958 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129091 	62697 	147247 	439917 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34145 	23731 	6905 	334 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	362746 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1437 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  6.142857  5.212121  4.142857  6.321429  5.818182  4.950000  4.161290  4.310345  4.636364  6.040000  4.156250  3.638889  5.000000  3.928571  4.884615  4.482759 
dram[1]:  4.358974  4.384615  8.600000  6.730769  5.243243  4.761905  4.379310  5.478261  3.923077  4.470588  3.325000  3.611111  3.600000  4.230769  4.642857  4.814815 
dram[2]:  5.483871  6.000000  6.615385  6.285714  5.542857  4.853659  4.666667  4.310345  4.222222  4.108108  3.350000  3.421053  4.954545  4.035714  4.233333  3.787879 
dram[3]:  6.760000  5.965517  5.406250  4.552631  5.361111  5.714286  5.478261  5.391304  3.731707  3.800000  4.093750  3.611111  3.700000  3.166667  3.628572  4.200000 
dram[4]:  6.370370  4.702703  4.473684  4.461538  5.676471  5.351351  6.000000  4.275862  4.636364  4.428571  5.038462  3.794118  3.138889  3.562500  5.080000  5.040000 
dram[5]:  4.648649  5.303030  4.071429  3.760870  7.384615  7.538462  4.310345  4.000000  3.850000  4.243243  4.400000  4.607143  3.562500  3.352941  4.344828  3.787879 
dram[6]:  4.358974  3.931818  3.625000  3.739130  6.857143  6.354839  4.629630  4.592593  4.026316  4.727273  3.666667  4.125000  3.382353  3.352941  3.628572  3.289474 
dram[7]:  4.410256  4.166667  4.071429  3.739130  6.129032  6.322581  4.096774  3.542857  4.606061  5.344828  3.666667  3.638889  3.166667  3.312500  4.923077  4.607143 
dram[8]:  5.516129  5.117647  5.176471  4.833333  5.727273  6.689655  3.628572  3.514286  4.903226  6.240000  4.156250  3.638889  4.000000  3.312500  4.923077  4.333333 
dram[9]:  5.451613  5.147059  5.531250  5.088235  5.472222  5.848485  4.064516  4.241379  3.609756  4.428571  3.325000  3.300000  3.666667  3.375000  3.878788  3.848485 
dram[10]:  4.942857  4.605263  5.147059  4.275000  4.850000  5.351351  4.032258  4.592593  4.484848  4.457143  3.250000  2.954545  3.677419  3.600000  3.282051  3.459460 
dram[11]:  4.631579  4.425000  5.833333  4.500000  4.853659  5.263158  6.526316  4.840000  4.054054  3.488889  3.583333  3.421053  3.928571  3.689655  3.705882  3.794118 
dram[12]:  4.341464  5.437500  4.350000  4.300000  4.466667  4.651163  6.473684  6.368421  4.257143  3.829268  4.062500  4.333333  3.468750  3.055556  4.166667  3.937500 
dram[13]:  5.363636  5.406250  3.804348  3.739130  4.853659  6.250000  4.555555  4.206897  3.921053  4.216216  4.607143  4.000000  3.562500  4.148148  3.555556  3.968750 
dram[14]:  6.444445  6.692307  4.166667  3.840909  5.500000  5.378378  3.757576  4.206897  4.411765  4.727273  3.823529  3.694444  4.269231  4.000000  4.266667  3.611111 
dram[15]:  5.303030  5.343750  4.045455  4.526316  4.604651  4.974359  3.787879  3.935484  4.200000  4.457143  4.366667  4.466667  3.666667  4.458333  4.233333  4.607143 
average row locality = 38061/8537 = 4.458358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       120       120       134       135       138       138        91        89       105       105        99        99        74        74        95        98 
dram[1]:       120       119       132       133       139       139        89        90       105       106        99        98        72        74        98        98 
dram[2]:       120       122       132       134       140       139        88        89       106       106       100        98        73        77        95        93 
dram[3]:       119       121       133       131       139       142        88        88       107       106        97        98        75        78        95        94 
dram[4]:       122       122       130       132       139       140        88        88       107       108        97        97        76        78        95        94 
dram[5]:       122       123       131       133       138       138        87        88       108       109        98        97        76        78        94        93 
dram[6]:       120       121       134       132       138       139        87        88       107       108        98       100        77        78        95        93 
dram[7]:       122       123       131       132       136       138        89        88       106       107        98        99        76        72        96        97 
dram[8]:       121       122       134       134       135       136        89        87       106       108        99        99        74        72        96        98 
dram[9]:       119       123       135       133       139       137        88        87       104       107        99       100        73        74        96        95 
dram[10]:       121       123       133       131       136       140        89        88       104       108        97        98        77        74        96        96 
dram[11]:       124       125       133       131       139       142        88        85       106       109        97        98        74        73        94        97 
dram[12]:       126       122       132       132       141       142        87        85       105       109        98        98        75        76        93        94 
dram[13]:       125       121       133       132       139       142        87        86       105       108        97        96        78        76        96        95 
dram[14]:       122       122       133       131       138       141        88        86       106       108        98        99        75        72        96        98 
dram[15]:       123       119       136       134       138       138        89        86       103       108        99       100        74        71        95        97 
total reads: 27398
bank skew: 142/71 = 2.00
chip skew: 1716/1709 = 1.00
number of total write accesses:
dram[0]:        52        52        40        42        54        60        38        36        48        46        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        38        36        48        46        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        38        36        46        46        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        38        36        46        46        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        38        36        46        47        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        38        36        46        48        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        38        36        46        48        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        38        36        46        48        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        38        36        46        48        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        38        36        44        48        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        36        36        44        48        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        36        36        44        48        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        36        36        44        48        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        36        36        44        48        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        36        36        44        48        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        36        36        44        48        32        34        36        36        32        32 
total reads: 10663
bank skew: 61/32 = 1.91
chip skew: 670/664 = 1.01
average mf latency per bank:
dram[0]:        685      1015      1591      1330       254       610       288       338     14158     12852       909       913       336       407       329     52761
dram[1]:        722       980      1471      1309       618       241       289       329     15205     13696       887       941       342       410       341     53087
dram[2]:        730       977      1517      1398       258       255       285       338      6939     12352       892       943       348       405       416     55073
dram[3]:        675      1038      1572      1385       246       245       289       323      6046     13895       879       954       348       397       407     54727
dram[4]:        781       857      1162      1209       253       253       293       326      7086     14439       867       906       377       397       434     36381
dram[5]:        683       957      1362      1174       252       252       290       319      6858     12690       852       910       384       374       413     54714
dram[6]:        729       917      1287      1198       244       253       302       320      6474     11790       966      1029       373       352       456     54882
dram[7]:        731       910      1191      1239       243       257       315       320      7738     13834       933      1111       415       361       421     53008
dram[8]:        659       991      1200      1114       242       254       318       320      7711     12524       888       919       405       335       434     52790
dram[9]:        800       863      1189      1387       799       248       322       322      6293     12117       882       989       384       319       427     18189
dram[10]:        863       962      1314      1298       839       262       330       311      7518     14705       939       961      1409       344       354       334
dram[11]:        966       903      1139      1213       786       260       325       305      7243     13293       925      1015       401       334       344       341
dram[12]:        908       903      1208      1214       817       255       316       298      7161     11214       977       987       382       327       344       334
dram[13]:        917      1004      1344      1146       835       258       323       287      7885     12924       923      1019       379       317     53587       331
dram[14]:        988       871      1081      1228       815       263       321       288      7738     13807      1032       973       404       324     53617       346
dram[15]:        870      1019      1192      1057       841       252       325       294      6518     12180       940       997       391       337     54051       335
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       320       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       336       327
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       319       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       351       320
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       314       348
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550334 n_act=496 n_pre=480 n_req=2384 n_rd=3428 n_write=1340 bw_util=0.01715
n_activity=23007 dram_eff=0.4145
bk0: 240a 554705i bk1: 240a 554618i bk2: 268a 554534i bk3: 270a 554449i bk4: 276a 554310i bk5: 276a 554223i bk6: 182a 554871i bk7: 178a 554870i bk8: 210a 554825i bk9: 210a 554782i bk10: 198a 554946i bk11: 198a 554846i bk12: 148a 555047i bk13: 148a 555010i bk14: 190a 555096i bk15: 196a 555081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00630307
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550302 n_act=515 n_pre=499 n_req=2381 n_rd=3422 n_write=1340 bw_util=0.01713
n_activity=22999 dram_eff=0.4141
bk0: 240a 554548i bk1: 238a 554463i bk2: 264a 554713i bk3: 266a 554705i bk4: 278a 554414i bk5: 278a 554157i bk6: 178a 555007i bk7: 180a 554991i bk8: 210a 554792i bk9: 212a 554748i bk10: 198a 554801i bk11: 196a 554789i bk12: 144a 555033i bk13: 148a 555020i bk14: 196a 555074i bk15: 196a 554994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00583012
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550318 n_act=510 n_pre=494 n_req=2378 n_rd=3424 n_write=1332 bw_util=0.01711
n_activity=22802 dram_eff=0.4172
bk0: 240a 554659i bk1: 244a 554533i bk2: 264a 554754i bk3: 268a 554627i bk4: 280a 554271i bk5: 278a 554111i bk6: 176a 555010i bk7: 178a 554819i bk8: 212a 554792i bk9: 212a 554658i bk10: 200a 554875i bk11: 196a 554855i bk12: 146a 555183i bk13: 154a 555051i bk14: 190a 555032i bk15: 186a 555060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00637501
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550302 n_act=521 n_pre=505 n_req=2375 n_rd=3422 n_write=1328 bw_util=0.01708
n_activity=23015 dram_eff=0.4128
bk0: 238a 554734i bk1: 242a 554620i bk2: 266a 554701i bk3: 262a 554529i bk4: 278a 554405i bk5: 284a 554240i bk6: 176a 555001i bk7: 176a 555037i bk8: 214a 554754i bk9: 212a 554714i bk10: 194a 554937i bk11: 196a 554893i bk12: 150a 555081i bk13: 156a 554952i bk14: 190a 555050i bk15: 188a 555008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00495614
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550320 n_act=508 n_pre=492 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01711
n_activity=22777 dram_eff=0.4178
bk0: 244a 554638i bk1: 244a 554515i bk2: 260a 554638i bk3: 264a 554536i bk4: 278a 554355i bk5: 280a 554240i bk6: 176a 555010i bk7: 176a 554887i bk8: 214a 554810i bk9: 216a 554693i bk10: 194a 554910i bk11: 194a 554907i bk12: 152a 554934i bk13: 156a 554918i bk14: 190a 555013i bk15: 188a 555012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00494895
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550270 n_act=533 n_pre=517 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01711
n_activity=23025 dram_eff=0.4133
bk0: 244a 554669i bk1: 246a 554538i bk2: 262a 554655i bk3: 266a 554618i bk4: 276a 554457i bk5: 276a 554361i bk6: 174a 554997i bk7: 176a 554878i bk8: 216a 554749i bk9: 218a 554713i bk10: 196a 554914i bk11: 194a 554888i bk12: 152a 555037i bk13: 156a 555068i bk14: 188a 555053i bk15: 186a 554979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00448139
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550192 n_act=570 n_pre=554 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01713
n_activity=23047 dram_eff=0.4132
bk0: 240a 554638i bk1: 242a 554466i bk2: 268a 554580i bk3: 264a 554505i bk4: 276a 554304i bk5: 278a 554184i bk6: 174a 554870i bk7: 176a 554842i bk8: 214a 554672i bk9: 216a 554747i bk10: 196a 554912i bk11: 200a 554870i bk12: 154a 555079i bk13: 156a 554904i bk14: 190a 555031i bk15: 186a 554980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00532659
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550240 n_act=553 n_pre=537 n_req=2374 n_rd=3420 n_write=1328 bw_util=0.01708
n_activity=23023 dram_eff=0.4125
bk0: 244a 554603i bk1: 246a 554601i bk2: 262a 554571i bk3: 264a 554566i bk4: 272a 554481i bk5: 276a 554307i bk6: 178a 554950i bk7: 176a 554888i bk8: 212a 554771i bk9: 214a 554669i bk10: 196a 554979i bk11: 198a 554992i bk12: 152a 554984i bk13: 144a 554961i bk14: 192a 555107i bk15: 194a 555031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00474754
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550328 n_act=507 n_pre=491 n_req=2376 n_rd=3420 n_write=1332 bw_util=0.01709
n_activity=22760 dram_eff=0.4176
bk0: 242a 554592i bk1: 244a 554557i bk2: 268a 554587i bk3: 268a 554569i bk4: 270a 554507i bk5: 272a 554395i bk6: 178a 554870i bk7: 174a 554912i bk8: 212a 554789i bk9: 216a 554730i bk10: 198a 554973i bk11: 198a 554884i bk12: 148a 555029i bk13: 144a 555009i bk14: 192a 555098i bk15: 196a 554912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00625272
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550258 n_act=544 n_pre=528 n_req=2374 n_rd=3418 n_write=1330 bw_util=0.01708
n_activity=22988 dram_eff=0.4131
bk0: 238a 554521i bk1: 246a 554529i bk2: 270a 554686i bk3: 266a 554678i bk4: 278a 554263i bk5: 274a 554265i bk6: 176a 555002i bk7: 174a 555006i bk8: 208a 554752i bk9: 214a 554622i bk10: 198a 554837i bk11: 200a 554747i bk12: 146a 555057i bk13: 148a 554972i bk14: 192a 555017i bk15: 190a 555069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00513777
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550198 n_act=571 n_pre=555 n_req=2377 n_rd=3422 n_write=1332 bw_util=0.0171
n_activity=22962 dram_eff=0.4141
bk0: 242a 554517i bk1: 246a 554464i bk2: 266a 554588i bk3: 262a 554474i bk4: 272a 554148i bk5: 280a 554144i bk6: 178a 555015i bk7: 176a 555006i bk8: 208a 554809i bk9: 216a 554681i bk10: 194a 554867i bk11: 196a 554681i bk12: 154a 555018i bk13: 148a 555021i bk14: 192a 554988i bk15: 192a 554892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00637321
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550232 n_act=550 n_pre=534 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01713
n_activity=23258 dram_eff=0.4095
bk0: 248a 554499i bk1: 250a 554463i bk2: 266a 554573i bk3: 262a 554636i bk4: 278a 554338i bk5: 284a 554238i bk6: 176a 555111i bk7: 170a 555077i bk8: 212a 554867i bk9: 218a 554551i bk10: 194a 554967i bk11: 196a 554934i bk12: 148a 555132i bk13: 146a 555147i bk14: 188a 555114i bk15: 194a 554988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00496513
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550238 n_act=547 n_pre=531 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01713
n_activity=23097 dram_eff=0.4123
bk0: 252a 554475i bk1: 244a 554524i bk2: 264a 554666i bk3: 264a 554642i bk4: 282a 554091i bk5: 284a 554204i bk6: 174a 555071i bk7: 170a 554965i bk8: 210a 554860i bk9: 218a 554635i bk10: 196a 554952i bk11: 196a 554894i bk12: 150a 555007i bk13: 152a 554976i bk14: 186a 555074i bk15: 188a 555090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00569165
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550230 n_act=548 n_pre=532 n_req=2384 n_rd=3432 n_write=1336 bw_util=0.01715
n_activity=23173 dram_eff=0.4115
bk0: 250a 554607i bk1: 242a 554491i bk2: 266a 554572i bk3: 264a 554649i bk4: 278a 554253i bk5: 284a 554274i bk6: 174a 555051i bk7: 172a 555000i bk8: 210a 554829i bk9: 216a 554702i bk10: 194a 555042i bk11: 192a 554863i bk12: 156a 555084i bk13: 152a 555043i bk14: 192a 554881i bk15: 190a 554948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00464503
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550272 n_act=530 n_pre=514 n_req=2381 n_rd=3426 n_write=1336 bw_util=0.01713
n_activity=22898 dram_eff=0.4159
bk0: 244a 554681i bk1: 244a 554644i bk2: 266a 554564i bk3: 262a 554662i bk4: 276a 554352i bk5: 282a 554234i bk6: 176a 554894i bk7: 172a 554968i bk8: 212a 554781i bk9: 216a 554636i bk10: 196a 554765i bk11: 198a 554744i bk12: 150a 555173i bk13: 144a 555105i bk14: 192a 554987i bk15: 196a 554882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00496513
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=556078 n_nop=550272 n_act=535 n_pre=519 n_req=2376 n_rd=3420 n_write=1332 bw_util=0.01709
n_activity=22925 dram_eff=0.4146
bk0: 246a 554577i bk1: 238a 554508i bk2: 272a 554510i bk3: 268a 554592i bk4: 276a 554309i bk5: 276a 554296i bk6: 178a 554958i bk7: 172a 555021i bk8: 206a 554772i bk9: 216a 554605i bk10: 198a 555003i bk11: 200a 554931i bk12: 148a 555100i bk13: 142a 555081i bk14: 190a 555105i bk15: 194a 555045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00548844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60346, Miss = 1714, Miss_rate = 0.028, Pending_hits = 367, Reservation_fails = 141
L2_cache_bank[1]: Access = 62189, Miss = 1711, Miss_rate = 0.028, Pending_hits = 363, Reservation_fails = 221
L2_cache_bank[2]: Access = 54387, Miss = 1712, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 204
L2_cache_bank[3]: Access = 54318, Miss = 1711, Miss_rate = 0.031, Pending_hits = 386, Reservation_fails = 68
L2_cache_bank[4]: Access = 55334, Miss = 1713, Miss_rate = 0.031, Pending_hits = 374, Reservation_fails = 198
L2_cache_bank[5]: Access = 54516, Miss = 1713, Miss_rate = 0.031, Pending_hits = 348, Reservation_fails = 252
L2_cache_bank[6]: Access = 53143, Miss = 1715, Miss_rate = 0.032, Pending_hits = 368, Reservation_fails = 271
L2_cache_bank[7]: Access = 56071, Miss = 1710, Miss_rate = 0.030, Pending_hits = 392, Reservation_fails = 393
L2_cache_bank[8]: Access = 54994, Miss = 1710, Miss_rate = 0.031, Pending_hits = 379, Reservation_fails = 375
L2_cache_bank[9]: Access = 37821, Miss = 1709, Miss_rate = 0.045, Pending_hits = 376, Reservation_fails = 223
L2_cache_bank[10]: Access = 25658, Miss = 1711, Miss_rate = 0.067, Pending_hits = 359, Reservation_fails = 120
L2_cache_bank[11]: Access = 23853, Miss = 1715, Miss_rate = 0.072, Pending_hits = 347, Reservation_fails = 221
L2_cache_bank[12]: Access = 21915, Miss = 1715, Miss_rate = 0.078, Pending_hits = 343, Reservation_fails = 213
L2_cache_bank[13]: Access = 55927, Miss = 1716, Miss_rate = 0.031, Pending_hits = 344, Reservation_fails = 172
L2_cache_bank[14]: Access = 56799, Miss = 1713, Miss_rate = 0.030, Pending_hits = 353, Reservation_fails = 63
L2_cache_bank[15]: Access = 53691, Miss = 1710, Miss_rate = 0.032, Pending_hits = 349, Reservation_fails = 101
L2_total_cache_accesses = 780962
L2_total_cache_misses = 27398
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 5820
L2_total_cache_reservation_fails = 3236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1042160
icnt_total_pkts_simt_to_mem=1770658
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2432
	minimum = 6
	maximum = 54
Network latency average = 13.1216
	minimum = 6
	maximum = 54
Slowest packet = 1561894
Flit latency average = 13.6982
	minimum = 6
	maximum = 50
Slowest flit = 2812732
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00222469
	minimum = 0 (at node 0)
	maximum = 0.0344828 (at node 14)
Accepted packet rate average = 0.00222469
	minimum = 0 (at node 0)
	maximum = 0.0344828 (at node 14)
Injected flit rate average = 0.00667408
	minimum = 0 (at node 0)
	maximum = 0.0941286 (at node 14)
Accepted flit rate average= 0.00667408
	minimum = 0 (at node 0)
	maximum = 0.112768 (at node 14)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8559 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.6 (20 samples)
Network latency average = 12.1137 (20 samples)
	minimum = 6 (20 samples)
	maximum = 79.3 (20 samples)
Flit latency average = 11.4584 (20 samples)
	minimum = 6 (20 samples)
	maximum = 76.2 (20 samples)
Fragmentation average = 9.37497e-05 (20 samples)
	minimum = 0 (20 samples)
	maximum = 9.8 (20 samples)
Injected packet rate average = 0.0322523 (20 samples)
	minimum = 0.0177555 (20 samples)
	maximum = 0.0579543 (20 samples)
Accepted packet rate average = 0.0322523 (20 samples)
	minimum = 0.0177555 (20 samples)
	maximum = 0.0579543 (20 samples)
Injected flit rate average = 0.0709304 (20 samples)
	minimum = 0.0339064 (20 samples)
	maximum = 0.156724 (20 samples)
Accepted flit rate average = 0.0709304 (20 samples)
	minimum = 0.0332054 (20 samples)
	maximum = 0.148899 (20 samples)
Injected packet size average = 2.19924 (20 samples)
Accepted packet size average = 2.19924 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 123782 (inst/sec)
gpgpu_simulation_rate = 2167 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,730313)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,730313)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 731313  inst.: 41736109 (ipc=21.4) sim_rate=123479 (inst/sec) elapsed = 0:0:05:38 / Sun Jul 29 09:47:48 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3949,730313), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3994,730313), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 0.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 3995
gpu_sim_insn = 74850
gpu_ipc =      18.7359
gpu_tot_sim_cycle = 734308
gpu_tot_sim_insn = 41789519
gpu_tot_ipc =      56.9101
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8203
gpu_stall_icnt2sh    = 85486
gpu_total_sim_rate=123637

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2746371
	L1I_total_cache_misses = 2825
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144832, Miss = 56698, Miss_rate = 0.391, Pending_hits = 4488, Reservation_fails = 117158
	L1D_cache_core[1]: Access = 97249, Miss = 40923, Miss_rate = 0.421, Pending_hits = 4222, Reservation_fails = 90686
	L1D_cache_core[2]: Access = 145332, Miss = 56803, Miss_rate = 0.391, Pending_hits = 4532, Reservation_fails = 121907
	L1D_cache_core[3]: Access = 144566, Miss = 56779, Miss_rate = 0.393, Pending_hits = 4199, Reservation_fails = 115238
	L1D_cache_core[4]: Access = 97998, Miss = 40891, Miss_rate = 0.417, Pending_hits = 4057, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 146060, Miss = 57233, Miss_rate = 0.392, Pending_hits = 4172, Reservation_fails = 120534
	L1D_cache_core[6]: Access = 99857, Miss = 42560, Miss_rate = 0.426, Pending_hits = 3905, Reservation_fails = 91378
	L1D_cache_core[7]: Access = 144678, Miss = 56316, Miss_rate = 0.389, Pending_hits = 4625, Reservation_fails = 116684
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 135820, Miss = 51895, Miss_rate = 0.382, Pending_hits = 3500, Reservation_fails = 99092
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146186, Miss = 56914, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 1907693
	L1D_total_cache_misses = 755520
	L1D_total_cache_miss_rate = 0.3960
	L1D_total_cache_pending_hits = 60922
	L1D_total_cache_reservation_fails = 1466602
	L1D_cache_data_port_util = 0.178
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 75913
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336897
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75440
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1129705
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2743546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2825
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15813, 15795, 15778, 15774, 15778, 15774, 15743, 15739, 11119, 11115, 11119, 11115, 10847, 10843, 10847, 10843, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 159810272
gpgpu_n_tot_w_icount = 4994071
gpgpu_n_stall_shd_mem = 1914831
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65122
gpgpu_n_mem_write_global = 715680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5485721
gpgpu_n_store_insn = 2630526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2223846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1914831
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2602341	W0_Idle:929186	W0_Scoreboard:3722540	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1172619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520976 {8:65122,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37398912 {40:572222,72:78129,136:65329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1608 {8:201,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8856592 {136:65122,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725440 {8:715680,}
traffic_breakdown_memtocore[INST_ACC_R] = 27336 {136:201,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 199 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 734307 
mrq_lat_table:27285 	5787 	2515 	1292 	833 	324 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	760681 	19958 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129142 	62704 	147247 	439917 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34158 	23735 	6905 	334 	7 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	362771 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1440 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.965517  5.212121  4.142857  6.321429  5.818182  4.950000  4.290323  4.310345  4.636364  6.040000  4.156250  3.638889  5.000000  3.928571  4.884615  4.482759 
dram[1]:  4.358974  4.384615  8.600000  6.730769  5.243243  4.761905  4.517241  5.478261  3.923077  4.470588  3.325000  3.611111  3.600000  4.230769  4.642857  4.814815 
dram[2]:  5.483871  6.000000  6.615385  6.285714  5.542857  4.853659  4.740741  4.310345  4.222222  4.108108  3.350000  3.421053  4.954545  4.035714  4.233333  3.787879 
dram[3]:  6.760000  5.800000  5.406250  4.552631  5.361111  5.714286  5.478261  5.391304  3.731707  3.800000  4.093750  3.611111  3.700000  3.166667  3.628572  4.200000 
dram[4]:  6.370370  4.631579  4.473684  4.461538  5.676471  5.351351  6.000000  4.275862  4.636364  4.428571  5.038462  3.794118  3.138889  3.562500  5.080000  5.040000 
dram[5]:  4.648649  5.205883  4.071429  3.760870  7.384615  7.538462  4.310345  4.000000  3.850000  4.243243  4.400000  4.607143  3.562500  3.352941  4.344828  3.787879 
dram[6]:  4.358974  3.888889  3.625000  3.739130  6.857143  6.354839  4.629630  4.740741  4.026316  4.727273  3.666667  4.125000  3.382353  3.352941  3.628572  3.289474 
dram[7]:  4.410256  4.093023  4.071429  3.739130  6.129032  6.322581  4.096774  3.657143  4.606061  5.344828  3.666667  3.638889  3.166667  3.312500  4.923077  4.517241 
dram[8]:  5.516129  5.117647  5.176471  4.833333  5.727273  6.689655  3.628572  3.628572  4.903226  6.240000  4.156250  3.638889  4.000000  3.312500  4.923077  4.258065 
dram[9]:  5.451613  5.147059  5.531250  5.088235  5.472222  5.848485  4.129032  4.379310  3.609756  4.428571  3.325000  3.300000  3.666667  3.375000  3.878788  3.794118 
dram[10]:  4.942857  4.605263  5.147059  4.275000  4.850000  5.351351  4.096774  4.740741  4.484848  4.457143  3.250000  2.954545  3.677419  3.600000  3.282051  3.394737 
dram[11]:  4.631579  4.425000  5.833333  4.500000  4.853659  5.263158  6.631579  5.000000  4.054054  3.488889  3.583333  3.421053  3.928571  3.689655  3.705882  3.794118 
dram[12]:  4.341464  5.437500  4.350000  4.300000  4.466667  4.651163  6.526316  6.578948  4.257143  3.829268  4.062500  4.333333  3.468750  3.055556  4.166667  3.937500 
dram[13]:  5.363636  5.406250  3.804348  3.739130  4.853659  6.250000  4.555555  4.344828  3.921053  4.216216  4.607143  4.000000  3.562500  4.148148  3.555556  3.968750 
dram[14]:  6.444445  6.692307  4.166667  3.840909  5.500000  5.378378  3.757576  4.344828  4.411765  4.727273  3.823529  3.694444  4.269231  4.000000  4.266667  3.611111 
dram[15]:  5.303030  5.343750  4.045455  4.526316  4.604651  4.974359  3.787879  4.064516  4.200000  4.457143  4.366667  4.466667  3.666667  4.458333  4.233333  4.607143 
average row locality = 38134/8547 = 4.461682
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       121       120       134       135       138       138        93        89       105       105        99        99        74        74        95        98 
dram[1]:       120       119       132       133       139       139        91        90       105       106        99        98        72        74        98        98 
dram[2]:       120       122       132       134       140       139        89        89       106       106       100        98        73        77        95        93 
dram[3]:       119       122       133       131       139       142        88        88       107       106        97        98        75        78        95        94 
dram[4]:       122       124       130       132       139       140        88        88       107       108        97        97        76        78        95        94 
dram[5]:       122       125       131       133       138       138        87        88       108       109        98        97        76        78        94        93 
dram[6]:       120       123       134       132       138       139        87        90       107       108        98       100        77        78        95        93 
dram[7]:       122       124       131       132       136       138        89        90       106       107        98        99        76        72        96        99 
dram[8]:       121       122       134       134       135       136        89        89       106       108        99        99        74        72        96       100 
dram[9]:       119       123       135       133       139       137        90        89       104       107        99       100        73        74        96        97 
dram[10]:       121       123       133       131       136       140        91        90       104       108        97        98        77        74        96        97 
dram[11]:       124       125       133       131       139       142        90        87       106       109        97        98        74        73        94        97 
dram[12]:       126       122       132       132       141       142        88        87       105       109        98        98        75        76        93        94 
dram[13]:       125       121       133       132       139       142        87        88       105       108        97        96        78        76        96        95 
dram[14]:       122       122       133       131       138       141        88        88       106       108        98        99        75        72        96        98 
dram[15]:       123       119       136       134       138       138        89        88       103       108        99       100        74        71        95        97 
total reads: 27446
bank skew: 142/71 = 2.00
chip skew: 1719/1712 = 1.00
number of total write accesses:
dram[0]:        52        52        40        42        54        60        40        36        48        46        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        40        36        48        46        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        39        36        46        46        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        38        36        46        46        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        38        36        46        47        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        38        36        46        48        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        38        38        46        48        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        38        38        46        48        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        38        38        46        48        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        38        38        44        48        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        36        38        44        48        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        36        38        44        48        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        36        38        44        48        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        36        38        44        48        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        36        38        44        48        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        36        38        44        48        32        34        36        36        32        32 
total reads: 10688
bank skew: 61/32 = 1.91
chip skew: 672/664 = 1.01
average mf latency per bank:
dram[0]:        683      1015      1591      1330       254       610       282       338     14158     12852       909       913       336       407       329     52761
dram[1]:        722       980      1471      1309       618       241       283       329     15205     13696       887       941       342       410       341     53087
dram[2]:        730       977      1517      1398       258       255       282       338      6939     12352       892       943       348       405       416     55073
dram[3]:        675      1032      1572      1385       246       245       289       323      6046     13895       879       954       348       397       407     54727
dram[4]:        781       847      1162      1209       253       253       293       326      7086     14439       867       906       377       397       434     36381
dram[5]:        683       946      1362      1174       252       252       290       319      6858     12690       852       910       384       374       413     54714
dram[6]:        729       906      1287      1198       244       253       302       314      6474     11790       966      1029       373       352       456     54882
dram[7]:        731       905      1191      1239       243       257       315       314      7738     13834       933      1111       415       361       421     52202
dram[8]:        659       991      1200      1114       242       254       318       313      7711     12524       888       919       405       335       434     51993
dram[9]:        800       863      1189      1387       799       248       321       315      6293     12117       882       989       384       319       427     17911
dram[10]:        863       962      1314      1298       839       262       329       305      7518     14705       939       961      1409       344       354       333
dram[11]:        966       903      1139      1213       786       260       323       299      7243     13293       925      1015       401       334       344       341
dram[12]:        908       903      1208      1214       817       255       316       291      7161     11214       977       987       382       327       344       334
dram[13]:        917      1004      1344      1146       835       258       323       282      7885     12924       923      1019       379       317     53587       331
dram[14]:        988       871      1081      1228       815       263       321       282      7738     13807      1032       973       404       324     53617       346
dram[15]:        870      1019      1192      1057       841       252       325       288      6518     12180       940       997       391       337     54051       335
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       320       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       336       327
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       319       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       351       320
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       314       348
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553364 n_act=497 n_pre=481 n_req=2389 n_rd=3434 n_write=1344 bw_util=0.01709
n_activity=23066 dram_eff=0.4143
bk0: 242a 557736i bk1: 240a 557660i bk2: 268a 557576i bk3: 270a 557491i bk4: 276a 557352i bk5: 276a 557265i bk6: 186a 557877i bk7: 178a 557912i bk8: 210a 557867i bk9: 210a 557824i bk10: 198a 557988i bk11: 198a 557888i bk12: 148a 558089i bk13: 148a 558052i bk14: 190a 558138i bk15: 196a 558123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00627951
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553336 n_act=515 n_pre=499 n_req=2385 n_rd=3426 n_write=1344 bw_util=0.01706
n_activity=23043 dram_eff=0.414
bk0: 240a 557590i bk1: 238a 557505i bk2: 264a 557755i bk3: 266a 557747i bk4: 278a 557456i bk5: 278a 557199i bk6: 182a 558013i bk7: 180a 558033i bk8: 210a 557834i bk9: 212a 557790i bk10: 198a 557843i bk11: 196a 557831i bk12: 144a 558075i bk13: 148a 558062i bk14: 196a 558116i bk15: 196a 558036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00580913
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553356 n_act=510 n_pre=494 n_req=2380 n_rd=3426 n_write=1334 bw_util=0.01703
n_activity=22824 dram_eff=0.4171
bk0: 240a 557701i bk1: 244a 557575i bk2: 264a 557796i bk3: 268a 557669i bk4: 280a 557313i bk5: 278a 557153i bk6: 178a 558034i bk7: 178a 557861i bk8: 212a 557834i bk9: 212a 557700i bk10: 200a 557917i bk11: 196a 557897i bk12: 146a 558225i bk13: 154a 558093i bk14: 190a 558074i bk15: 186a 558102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00634569
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553340 n_act=522 n_pre=506 n_req=2376 n_rd=3424 n_write=1328 bw_util=0.017
n_activity=23030 dram_eff=0.4127
bk0: 238a 557777i bk1: 244a 557651i bk2: 266a 557742i bk3: 262a 557570i bk4: 278a 557446i bk5: 284a 557281i bk6: 176a 558042i bk7: 176a 558078i bk8: 214a 557795i bk9: 212a 557756i bk10: 194a 557979i bk11: 196a 557936i bk12: 150a 558124i bk13: 156a 557995i bk14: 190a 558093i bk15: 188a 558051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00492917
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553356 n_act=509 n_pre=493 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01703
n_activity=22800 dram_eff=0.4177
bk0: 244a 557680i bk1: 248a 557542i bk2: 260a 557679i bk3: 264a 557578i bk4: 278a 557397i bk5: 280a 557282i bk6: 176a 558052i bk7: 176a 557929i bk8: 214a 557852i bk9: 216a 557735i bk10: 194a 557952i bk11: 194a 557949i bk12: 152a 557976i bk13: 156a 557960i bk14: 190a 558055i bk15: 188a 558054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00492202
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553306 n_act=534 n_pre=518 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01703
n_activity=23048 dram_eff=0.4132
bk0: 244a 557712i bk1: 250a 557565i bk2: 262a 557696i bk3: 266a 557659i bk4: 276a 557498i bk5: 276a 557402i bk6: 174a 558039i bk7: 176a 557920i bk8: 216a 557791i bk9: 218a 557755i bk10: 196a 557956i bk11: 194a 557930i bk12: 152a 558079i bk13: 156a 558110i bk14: 188a 558096i bk15: 186a 558022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.004457
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553220 n_act=571 n_pre=555 n_req=2387 n_rd=3438 n_write=1336 bw_util=0.01708
n_activity=23114 dram_eff=0.4131
bk0: 240a 557681i bk1: 246a 557493i bk2: 268a 557621i bk3: 264a 557546i bk4: 276a 557345i bk5: 278a 557225i bk6: 174a 557911i bk7: 180a 557847i bk8: 214a 557714i bk9: 216a 557789i bk10: 196a 557954i bk11: 200a 557912i bk12: 154a 558122i bk13: 156a 557947i bk14: 190a 558074i bk15: 186a 558023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00530834
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553264 n_act=555 n_pre=539 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01703
n_activity=23103 dram_eff=0.4122
bk0: 244a 557644i bk1: 248a 557631i bk2: 262a 557611i bk3: 264a 557608i bk4: 272a 557523i bk5: 276a 557349i bk6: 178a 557992i bk7: 180a 557894i bk8: 212a 557813i bk9: 214a 557711i bk10: 196a 558021i bk11: 198a 558034i bk12: 152a 558026i bk13: 144a 558004i bk14: 192a 558150i bk15: 198a 558056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00473244
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553356 n_act=508 n_pre=492 n_req=2382 n_rd=3428 n_write=1336 bw_util=0.01704
n_activity=22825 dram_eff=0.4174
bk0: 242a 557633i bk1: 244a 557598i bk2: 268a 557628i bk3: 268a 557610i bk4: 270a 557548i bk5: 272a 557436i bk6: 178a 557911i bk7: 178a 557918i bk8: 212a 557831i bk9: 216a 557773i bk10: 198a 558016i bk11: 198a 557927i bk12: 148a 558072i bk13: 144a 558052i bk14: 192a 558141i bk15: 200a 557937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00624553
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553282 n_act=545 n_pre=529 n_req=2382 n_rd=3430 n_write=1334 bw_util=0.01704
n_activity=23067 dram_eff=0.4131
bk0: 238a 557562i bk1: 246a 557570i bk2: 270a 557728i bk3: 266a 557720i bk4: 278a 557305i bk5: 274a 557307i bk6: 180a 558034i bk7: 178a 558012i bk8: 208a 557794i bk9: 214a 557664i bk10: 198a 557879i bk11: 200a 557789i bk12: 146a 558099i bk13: 148a 558014i bk14: 192a 558060i bk15: 194a 558094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0051438
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553224 n_act=572 n_pre=556 n_req=2384 n_rd=3432 n_write=1336 bw_util=0.01706
n_activity=23036 dram_eff=0.414
bk0: 242a 557558i bk1: 246a 557505i bk2: 266a 557630i bk3: 262a 557516i bk4: 272a 557190i bk5: 280a 557186i bk6: 182a 558049i bk7: 180a 558012i bk8: 208a 557851i bk9: 216a 557723i bk10: 194a 557909i bk11: 196a 557723i bk12: 154a 558060i bk13: 148a 558063i bk14: 192a 558031i bk15: 194a 557923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00634747
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553262 n_act=550 n_pre=534 n_req=2387 n_rd=3438 n_write=1336 bw_util=0.01708
n_activity=23316 dram_eff=0.4095
bk0: 248a 557541i bk1: 250a 557505i bk2: 266a 557615i bk3: 262a 557678i bk4: 278a 557380i bk5: 284a 557280i bk6: 180a 558143i bk7: 174a 558083i bk8: 212a 557909i bk9: 218a 557593i bk10: 194a 558009i bk11: 196a 557976i bk12: 148a 558174i bk13: 146a 558189i bk14: 188a 558156i bk15: 194a 558030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00495243
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0x8056fc00, atomic=0 1 entries : 0x7f9e44d06930 :  mf: uid=6207266, sid00:w12, part=12, addr=0x8056fc00, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (734307), 

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553270 n_act=547 n_pre=531 n_req=2386 n_rd=3436 n_write=1336 bw_util=0.01707
n_activity=23149 dram_eff=0.4123
bk0: 252a 557517i bk1: 244a 557566i bk2: 264a 557708i bk3: 264a 557684i bk4: 282a 557133i bk5: 284a 557246i bk6: 176a 558109i bk7: 174a 557971i bk8: 210a 557902i bk9: 218a 557677i bk10: 196a 557994i bk11: 196a 557936i bk12: 150a 558049i bk13: 152a 558018i bk14: 186a 558116i bk15: 188a 558132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00566962
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents
MSHR: tag=0x8056fd00, atomic=0 1 entries : 0x7f9e452f4990 :  mf: uid=6207267, sid00:w14, part=13, addr=0x8056fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (734307), 

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553265 n_act=548 n_pre=532 n_req=2388 n_rd=3435 n_write=1340 bw_util=0.01708
n_activity=23211 dram_eff=0.4114
bk0: 250a 557649i bk1: 242a 557533i bk2: 266a 557614i bk3: 264a 557691i bk4: 278a 557295i bk5: 284a 557316i bk6: 174a 558093i bk7: 175a 558008i bk8: 210a 557871i bk9: 216a 557744i bk10: 194a 558084i bk11: 192a 557905i bk12: 156a 558126i bk13: 152a 558085i bk14: 192a 557923i bk15: 190a 557990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00463049
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553306 n_act=530 n_pre=514 n_req=2385 n_rd=3430 n_write=1340 bw_util=0.01706
n_activity=22942 dram_eff=0.4158
bk0: 244a 557723i bk1: 244a 557686i bk2: 266a 557606i bk3: 262a 557704i bk4: 276a 557394i bk5: 282a 557276i bk6: 176a 557936i bk7: 176a 557974i bk8: 212a 557823i bk9: 216a 557678i bk10: 196a 557807i bk11: 198a 557786i bk12: 150a 558215i bk13: 144a 558147i bk14: 192a 558029i bk15: 196a 557924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00494885
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=559120 n_nop=553306 n_act=535 n_pre=519 n_req=2380 n_rd=3424 n_write=1336 bw_util=0.01703
n_activity=22969 dram_eff=0.4145
bk0: 246a 557619i bk1: 238a 557550i bk2: 272a 557552i bk3: 268a 557634i bk4: 276a 557351i bk5: 276a 557338i bk6: 178a 558000i bk7: 176a 558027i bk8: 206a 557814i bk9: 216a 557647i bk10: 198a 558045i bk11: 200a 557973i bk12: 148a 558142i bk13: 142a 558123i bk14: 190a 558147i bk15: 194a 558087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00546931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60350, Miss = 1717, Miss_rate = 0.028, Pending_hits = 368, Reservation_fails = 141
L2_cache_bank[1]: Access = 62191, Miss = 1713, Miss_rate = 0.028, Pending_hits = 363, Reservation_fails = 221
L2_cache_bank[2]: Access = 54388, Miss = 1713, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 204
L2_cache_bank[3]: Access = 54320, Miss = 1712, Miss_rate = 0.032, Pending_hits = 387, Reservation_fails = 68
L2_cache_bank[4]: Access = 55338, Miss = 1715, Miss_rate = 0.031, Pending_hits = 376, Reservation_fails = 198
L2_cache_bank[5]: Access = 54520, Miss = 1715, Miss_rate = 0.031, Pending_hits = 350, Reservation_fails = 252
L2_cache_bank[6]: Access = 53149, Miss = 1719, Miss_rate = 0.032, Pending_hits = 370, Reservation_fails = 271
L2_cache_bank[7]: Access = 56077, Miss = 1715, Miss_rate = 0.031, Pending_hits = 392, Reservation_fails = 393
L2_cache_bank[8]: Access = 54998, Miss = 1714, Miss_rate = 0.031, Pending_hits = 379, Reservation_fails = 375
L2_cache_bank[9]: Access = 37828, Miss = 1715, Miss_rate = 0.045, Pending_hits = 377, Reservation_fails = 223
L2_cache_bank[10]: Access = 25663, Miss = 1716, Miss_rate = 0.067, Pending_hits = 359, Reservation_fails = 120
L2_cache_bank[11]: Access = 23857, Miss = 1719, Miss_rate = 0.072, Pending_hits = 347, Reservation_fails = 221
L2_cache_bank[12]: Access = 21918, Miss = 1718, Miss_rate = 0.078, Pending_hits = 343, Reservation_fails = 213
L2_cache_bank[13]: Access = 55929, Miss = 1718, Miss_rate = 0.031, Pending_hits = 344, Reservation_fails = 172
L2_cache_bank[14]: Access = 56801, Miss = 1715, Miss_rate = 0.030, Pending_hits = 353, Reservation_fails = 63
L2_cache_bank[15]: Access = 53693, Miss = 1712, Miss_rate = 0.032, Pending_hits = 349, Reservation_fails = 101
L2_total_cache_accesses = 781020
L2_total_cache_misses = 27446
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 5829
L2_total_cache_reservation_fails = 3236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 121
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1042346
icnt_total_pkts_simt_to_mem=1770816
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.09483
	minimum = 6
	maximum = 22
Network latency average = 8.56897
	minimum = 6
	maximum = 22
Slowest packet = 1562000
Flit latency average = 6.89535
	minimum = 6
	maximum = 18
Slowest flit = 2813062
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000936655
	minimum = 0 (at node 2)
	maximum = 0.00851064 (at node 0)
Accepted packet rate average = 0.000936655
	minimum = 0 (at node 2)
	maximum = 0.00851064 (at node 0)
Injected flit rate average = 0.00277767
	minimum = 0 (at node 2)
	maximum = 0.0245307 (at node 0)
Accepted flit rate average= 0.00277767
	minimum = 0 (at node 2)
	maximum = 0.0260325 (at node 0)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5815 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.4286 (21 samples)
Network latency average = 11.9449 (21 samples)
	minimum = 6 (21 samples)
	maximum = 76.5714 (21 samples)
Flit latency average = 11.2411 (21 samples)
	minimum = 6 (21 samples)
	maximum = 73.4286 (21 samples)
Fragmentation average = 8.92855e-05 (21 samples)
	minimum = 0 (21 samples)
	maximum = 9.33333 (21 samples)
Injected packet rate average = 0.0307611 (21 samples)
	minimum = 0.01691 (21 samples)
	maximum = 0.0555999 (21 samples)
Accepted packet rate average = 0.0307611 (21 samples)
	minimum = 0.01691 (21 samples)
	maximum = 0.0555999 (21 samples)
Injected flit rate average = 0.067685 (21 samples)
	minimum = 0.0322918 (21 samples)
	maximum = 0.150429 (21 samples)
Accepted flit rate average = 0.067685 (21 samples)
	minimum = 0.0316241 (21 samples)
	maximum = 0.143048 (21 samples)
Injected packet size average = 2.20035 (21 samples)
Accepted packet size average = 2.20035 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 38 sec (338 sec)
gpgpu_simulation_rate = 123637 (inst/sec)
gpgpu_simulation_rate = 2172 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,734308)
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,734308)
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,734308)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,0,0) tid=(314,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 737808  inst.: 42108399 (ipc=91.1) sim_rate=124213 (inst/sec) elapsed = 0:0:05:39 / Sun Jul 29 09:47:49 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,0,0) tid=(442,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,0,0) tid=(474,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5834,734308), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,0,0) tid=(314,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6964,734308), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,0,0) tid=(506,0,0)
GPGPU-Sim uArch: cycles simulated: 742308  inst.: 42481999 (ipc=86.6) sim_rate=124947 (inst/sec) elapsed = 0:0:05:40 / Sun Jul 29 09:47:50 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8054,734308), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 3.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 8055
gpu_sim_insn = 692480
gpu_ipc =      85.9690
gpu_tot_sim_cycle = 742363
gpu_tot_sim_insn = 42481999
gpu_tot_ipc =      57.2254
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8203
gpu_stall_icnt2sh    = 85486
gpu_total_sim_rate=124947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760961
	L1I_total_cache_misses = 3007
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144832, Miss = 56698, Miss_rate = 0.391, Pending_hits = 4488, Reservation_fails = 117158
	L1D_cache_core[1]: Access = 97249, Miss = 40923, Miss_rate = 0.421, Pending_hits = 4222, Reservation_fails = 90686
	L1D_cache_core[2]: Access = 146636, Miss = 57239, Miss_rate = 0.390, Pending_hits = 4536, Reservation_fails = 121907
	L1D_cache_core[3]: Access = 145870, Miss = 57215, Miss_rate = 0.392, Pending_hits = 4203, Reservation_fails = 115238
	L1D_cache_core[4]: Access = 98650, Miss = 41109, Miss_rate = 0.417, Pending_hits = 4059, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 146060, Miss = 57233, Miss_rate = 0.392, Pending_hits = 4172, Reservation_fails = 120534
	L1D_cache_core[6]: Access = 99857, Miss = 42560, Miss_rate = 0.426, Pending_hits = 3905, Reservation_fails = 91378
	L1D_cache_core[7]: Access = 144678, Miss = 56316, Miss_rate = 0.389, Pending_hits = 4625, Reservation_fails = 116684
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 135820, Miss = 51895, Miss_rate = 0.382, Pending_hits = 3500, Reservation_fails = 99092
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146186, Miss = 56914, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 1910953
	L1D_total_cache_misses = 756610
	L1D_total_cache_miss_rate = 0.3959
	L1D_total_cache_pending_hits = 60932
	L1D_total_cache_reservation_fails = 1466602
	L1D_cache_data_port_util = 0.178
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 76321
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1075349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336897
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1129705
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2757954
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3007
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15813, 15795, 15778, 15774, 15778, 15774, 15743, 15739, 11119, 11115, 11119, 11115, 10847, 10843, 10847, 10843, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 160642272
gpgpu_n_tot_w_icount = 5020071
gpgpu_n_stall_shd_mem = 1916091
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65212
gpgpu_n_mem_write_global = 716680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5517721
gpgpu_n_store_insn = 2662526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1916091
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2602872	W0_Idle:934631	W0_Scoreboard:3732298	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1198619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 521696 {8:65212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37534912 {40:572222,72:78129,136:66329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1720 {8:215,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8868832 {136:65212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5733440 {8:716680,}
traffic_breakdown_memtocore[INST_ACC_R] = 29240 {136:215,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 199 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 742362 
mrq_lat_table:28091 	5962 	3340 	1427 	964 	348 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	761746 	19983 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129983 	62963 	147251 	439917 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34208 	23751 	6914 	346 	10 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	363771 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1456 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.965517  5.117647  4.142857  6.321429  5.818182  4.950000  5.064516  5.137931  5.735294  7.346154  4.156250  3.638889  5.000000  3.928571  4.884615  4.482759 
dram[1]:  4.358974  4.384615  8.600000  6.730769  5.243243  4.761905  5.344828  6.521739  4.875000  5.485714  3.325000  3.611111  3.600000  4.230769  4.642857  4.814815 
dram[2]:  5.483871  6.000000  6.615385  6.285714  5.542857  4.853659  5.629630  5.137931  5.243243  5.052631  3.350000  3.421053  4.954545  4.035714  4.233333  3.787879 
dram[3]:  6.760000  5.800000  5.406250  4.552631  5.361111  5.714286  6.521739  6.434783  4.642857  4.682927  4.093750  3.611111  3.700000  3.166667  3.628572  4.200000 
dram[4]:  6.370370  4.631579  4.473684  4.461538  5.676471  5.351351  7.142857  5.103448  5.735294  5.416667  5.038462  3.794118  3.138889  3.562500  5.080000  5.040000 
dram[5]:  4.648649  5.205883  4.071429  3.760870  7.384615  7.538462  5.137931  4.903226  4.780488  5.184210  4.400000  4.607143  3.562500  3.352941  4.344828  3.787879 
dram[6]:  4.358974  3.888889  3.625000  3.739130  6.857143  6.354839  5.518518  5.777778  5.000000  5.705883  3.666667  4.125000  3.382353  3.352941  3.628572  3.289474 
dram[7]:  4.410256  4.093023  4.071429  3.739130  6.129032  6.322581  4.870968  4.457143  5.705883  6.433333  3.666667  3.638889  3.166667  3.312500  4.923077  4.517241 
dram[8]:  5.516129  5.117647  5.176471  4.833333  5.727273  6.689655  4.314286  4.428571  6.062500  7.461538  4.156250  3.638889  4.000000  3.312500  4.923077  4.258065 
dram[9]:  5.451613  5.147059  5.531250  5.088235  5.472222  5.848485  4.903226  5.344828  4.476191  5.361111  3.325000  3.300000  3.666667  3.375000  3.878788  3.794118 
dram[10]:  4.942857  4.605263  5.147059  4.275000  4.850000  5.351351  4.870968  5.777778  5.529412  5.388889  3.250000  2.954545  3.677419  3.600000  3.282051  3.394737 
dram[11]:  4.631579  4.425000  5.833333  4.500000  4.853659  5.263158  7.894737  6.120000  5.000000  4.239130  3.583333  3.421053  3.928571  3.689655  3.705882  3.794118 
dram[12]:  4.341464  5.437500  4.350000  4.300000  4.466667  4.651163  7.789474  8.052631  5.250000  4.642857  4.062500  4.333333  3.468750  3.055556  4.166667  3.937500 
dram[13]:  5.363636  5.406250  3.804348  3.739130  4.853659  6.250000  5.444445  5.310345  4.846154  5.105263  4.607143  4.000000  3.562500  4.148148  3.555556  3.968750 
dram[14]:  6.285714  6.692307  4.166667  3.840909  5.500000  5.378378  4.484848  5.310345  5.428571  5.705883  3.823529  3.694444  4.269231  4.000000  4.266667  3.611111 
dram[15]:  5.205883  5.343750  4.045455  4.526316  4.604651  4.974359  4.515152  4.967742  5.194445  5.388889  4.366667  4.466667  3.666667  4.458333  4.233333  4.607143 
average row locality = 40230/8582 = 4.687718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       121       122       134       135       138       138       105       101       127       127        99        99        74        74        95        98 
dram[1]:       120       119       132       133       139       139       103       102       127       128        99        98        72        74        98        98 
dram[2]:       120       122       132       134       140       139       101       101       128       128       100        98        73        77        95        93 
dram[3]:       119       122       133       131       139       142       100       100       129       128        97        98        75        78        95        94 
dram[4]:       122       124       130       132       139       140       100       100       129       130        97        97        76        78        95        94 
dram[5]:       122       125       131       133       138       138        99       102       130       131        98        97        76        78        94        93 
dram[6]:       120       123       134       132       138       139        99       104       129       128        98       100        77        78        95        93 
dram[7]:       122       124       131       132       136       138       101       104       128       127        98        99        76        72        96        99 
dram[8]:       121       122       134       134       135       136       101       103       128       128        99        99        74        72        96       100 
dram[9]:       119       123       135       133       139       137       102       103       126       127        99       100        73        74        96        97 
dram[10]:       121       123       133       131       136       140       103       104       126       128        97        98        77        74        96        97 
dram[11]:       124       125       133       131       139       142       102       101       128       129        97        98        74        73        94        97 
dram[12]:       126       122       132       132       141       142       100       101       127       129        98        98        75        76        93        94 
dram[13]:       125       121       133       132       139       142        99       102       127       128        97        96        78        76        96        95 
dram[14]:       124       122       133       131       138       141       100       102       128       128        98        99        75        72        96        98 
dram[15]:       125       119       136       134       138       138       101       102       125       128        99       100        74        71        95        97 
total reads: 28542
bank skew: 142/71 = 2.00
chip skew: 1787/1780 = 1.00
number of total write accesses:
dram[0]:        52        52        40        42        54        60        52        48        68        64        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        52        48        68        64        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        51        48        66        64        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        50        48        66        64        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        50        48        66        65        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        48        52        62        66        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        48        52        62        66        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        48        52        62        66        32        34        36        36        32        32 
total reads: 11688
bank skew: 68/32 = 2.12
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        683      1003      1591      1330       254       610       255       301     11134     10185       909       913       336       407       329     52761
dram[1]:        722       980      1471      1309       618       241       255       293     11954     10867       887       941       342       410       341     53087
dram[2]:        730       977      1517      1398       258       255       254       300      5462      9803       892       943       348       405       416     55073
dram[3]:        675      1032      1572      1385       246       245       259       287      4768     11024       879       954       348       397       407     54727
dram[4]:        781       847      1162      1209       253       253       264       290      5584     11502       867       906       377       397       434     36381
dram[5]:        683       946      1362      1174       252       252       260       280      5413     10138       852       910       384       374       413     54714
dram[6]:        729       906      1287      1198       244       253       270       276      5104      9502       966      1029       373       352       456     54882
dram[7]:        731       905      1191      1239       243       257       281       276      6087     11132       933      1111       415       361       421     52202
dram[8]:        659       991      1200      1114       242       254       284       275      6065     10093       888       919       405       335       434     51993
dram[9]:        800       863      1189      1387       799       248       287       277      4979      9753       882       989       384       319       427     17911
dram[10]:        863       962      1314      1298       839       262       293       269      5943     11847       939       961      1409       344       354       333
dram[11]:        966       903      1139      1213       786       260       289       263      5743     10725       925      1015       401       334       344       341
dram[12]:        908       903      1208      1214       817       255       282       257      5670      9050       977       987       382       327       344       334
dram[13]:        917      1004      1344      1146       835       258       288       250      6241     10415       923      1019       379       317     53587       331
dram[14]:        977       871      1081      1228       815       263       287       250      6134     11125      1032       973       404       324     53617       346
dram[15]:        860      1019      1192      1057       841       252       290       254      5149      9816       940       997       391       337     54051       335
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       320       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       336       327
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       319       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       351       320
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       314       348
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559227 n_act=500 n_pre=484 n_req=2521 n_rd=3574 n_write=1468 bw_util=0.01784
n_activity=24382 dram_eff=0.4136
bk0: 242a 563869i bk1: 244a 563778i bk2: 268a 563708i bk3: 270a 563624i bk4: 276a 563485i bk5: 276a 563398i bk6: 210a 563751i bk7: 202a 563733i bk8: 254a 563551i bk9: 254a 563535i bk10: 198a 564119i bk11: 198a 564020i bk12: 148a 564221i bk13: 148a 564184i bk14: 190a 564271i bk15: 196a 564256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00720562
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559205 n_act=517 n_pre=501 n_req=2515 n_rd=3562 n_write=1468 bw_util=0.0178
n_activity=24397 dram_eff=0.4123
bk0: 240a 563723i bk1: 238a 563638i bk2: 264a 563888i bk3: 266a 563880i bk4: 278a 563590i bk5: 278a 563334i bk6: 206a 563903i bk7: 204a 563920i bk8: 254a 563502i bk9: 256a 563535i bk10: 198a 563974i bk11: 196a 563962i bk12: 144a 564206i bk13: 148a 564193i bk14: 196a 564248i bk15: 196a 564169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00628922
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559225 n_act=512 n_pre=496 n_req=2510 n_rd=3562 n_write=1458 bw_util=0.01776
n_activity=24175 dram_eff=0.4153
bk0: 240a 563834i bk1: 244a 563708i bk2: 264a 563929i bk3: 268a 563802i bk4: 280a 563446i bk5: 278a 563286i bk6: 202a 563941i bk7: 202a 563741i bk8: 256a 563552i bk9: 256a 563435i bk10: 200a 564049i bk11: 196a 564029i bk12: 146a 564357i bk13: 154a 564226i bk14: 190a 564207i bk15: 186a 564235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00694379
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559209 n_act=524 n_pre=508 n_req=2506 n_rd=3560 n_write=1452 bw_util=0.01773
n_activity=24364 dram_eff=0.4114
bk0: 238a 563909i bk1: 244a 563784i bk2: 266a 563875i bk3: 262a 563704i bk4: 278a 563581i bk5: 284a 563416i bk6: 200a 563934i bk7: 200a 563996i bk8: 258a 563462i bk9: 256a 563491i bk10: 194a 564110i bk11: 196a 564067i bk12: 150a 564255i bk13: 156a 564126i bk14: 190a 564225i bk15: 188a 564183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00541527
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8058c480, atomic=0 1 entries : 0x7f9e44c1c030 :  mf: uid=6226525, sid03:w15, part=4, addr=0x8058c480, load , size=128, unknown  status = IN_PARTITION_DRAM (742362), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559226 n_act=511 n_pre=495 n_req=2511 n_rd=3565 n_write=1456 bw_util=0.01777
n_activity=24136 dram_eff=0.4161
bk0: 244a 563813i bk1: 248a 563675i bk2: 260a 563812i bk3: 264a 563711i bk4: 278a 563531i bk5: 280a 563416i bk6: 200a 563926i bk7: 200a 563801i bk8: 257a 563583i bk9: 260a 563428i bk10: 194a 564083i bk11: 194a 564081i bk12: 152a 564108i bk13: 156a 564092i bk14: 190a 564187i bk15: 188a 564186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00542943
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559167 n_act=536 n_pre=520 n_req=2515 n_rd=3570 n_write=1460 bw_util=0.0178
n_activity=24393 dram_eff=0.4124
bk0: 244a 563845i bk1: 250a 563698i bk2: 262a 563829i bk3: 266a 563792i bk4: 276a 563631i bk5: 276a 563537i bk6: 198a 563922i bk7: 204a 563756i bk8: 260a 563506i bk9: 262a 563495i bk10: 196a 564086i bk11: 194a 564061i bk12: 152a 564210i bk13: 156a 564242i bk14: 188a 564228i bk15: 186a 564155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00501368
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559085 n_act=573 n_pre=557 n_req=2519 n_rd=3574 n_write=1464 bw_util=0.01783
n_activity=24443 dram_eff=0.4122
bk0: 240a 563814i bk1: 246a 563626i bk2: 268a 563754i bk3: 264a 563680i bk4: 276a 563479i bk5: 278a 563359i bk6: 198a 563761i bk7: 208a 563704i bk8: 258a 563420i bk9: 256a 563515i bk10: 196a 564085i bk11: 200a 564043i bk12: 154a 564254i bk13: 156a 564079i bk14: 190a 564206i bk15: 186a 564156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00586286
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559129 n_act=557 n_pre=541 n_req=2513 n_rd=3566 n_write=1460 bw_util=0.01778
n_activity=24475 dram_eff=0.4107
bk0: 244a 563777i bk1: 248a 563764i bk2: 262a 563744i bk3: 264a 563741i bk4: 272a 563657i bk5: 276a 563483i bk6: 202a 563854i bk7: 208a 563733i bk8: 256a 563534i bk9: 254a 563470i bk10: 196a 564152i bk11: 198a 564165i bk12: 152a 564157i bk13: 144a 564135i bk14: 192a 564283i bk15: 198a 564189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00538697
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559221 n_act=510 n_pre=494 n_req=2514 n_rd=3564 n_write=1464 bw_util=0.01779
n_activity=24143 dram_eff=0.4165
bk0: 242a 563766i bk1: 244a 563731i bk2: 268a 563761i bk3: 268a 563744i bk4: 270a 563682i bk5: 272a 563570i bk6: 202a 563791i bk7: 206a 563749i bk8: 256a 563523i bk9: 256a 563464i bk10: 198a 564147i bk11: 198a 564058i bk12: 148a 564203i bk13: 144a 564183i bk14: 192a 564273i bk15: 200a 564070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00674919
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559151 n_act=547 n_pre=531 n_req=2512 n_rd=3566 n_write=1458 bw_util=0.01778
n_activity=24390 dram_eff=0.412
bk0: 238a 563695i bk1: 246a 563703i bk2: 270a 563861i bk3: 266a 563853i bk4: 278a 563438i bk5: 274a 563440i bk6: 204a 563926i bk7: 206a 563839i bk8: 252a 563551i bk9: 254a 563381i bk10: 198a 564011i bk11: 200a 563922i bk12: 146a 564232i bk13: 148a 564147i bk14: 192a 564193i bk15: 194a 564227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00577264
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559093 n_act=574 n_pre=558 n_req=2514 n_rd=3568 n_write=1460 bw_util=0.01779
n_activity=24361 dram_eff=0.4128
bk0: 242a 563691i bk1: 246a 563638i bk2: 266a 563763i bk3: 262a 563649i bk4: 272a 563323i bk5: 280a 563319i bk6: 206a 563925i bk7: 208a 563862i bk8: 252a 563598i bk9: 256a 563441i bk10: 194a 564041i bk11: 196a 563856i bk12: 154a 564193i bk13: 148a 564196i bk14: 192a 564164i bk15: 194a 564056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00687303
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559131 n_act=552 n_pre=536 n_req=2517 n_rd=3574 n_write=1460 bw_util=0.01781
n_activity=24640 dram_eff=0.4086
bk0: 248a 563674i bk1: 250a 563638i bk2: 266a 563748i bk3: 262a 563811i bk4: 278a 563513i bk5: 284a 563413i bk6: 204a 564037i bk7: 202a 563927i bk8: 256a 563649i bk9: 258a 563314i bk10: 194a 564141i bk11: 196a 564108i bk12: 148a 564306i bk13: 146a 564322i bk14: 188a 564289i bk15: 194a 564163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00561342
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559139 n_act=549 n_pre=533 n_req=2516 n_rd=3572 n_write=1460 bw_util=0.0178
n_activity=24490 dram_eff=0.4109
bk0: 252a 563649i bk1: 244a 563699i bk2: 264a 563841i bk3: 264a 563818i bk4: 282a 563267i bk5: 284a 563380i bk6: 200a 563985i bk7: 202a 563810i bk8: 254a 563639i bk9: 258a 563399i bk10: 196a 564125i bk11: 196a 564068i bk12: 150a 564181i bk13: 152a 564150i bk14: 186a 564248i bk15: 188a 564264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0062733
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559133 n_act=550 n_pre=534 n_req=2518 n_rd=3572 n_write=1464 bw_util=0.01782
n_activity=24557 dram_eff=0.4101
bk0: 250a 563782i bk1: 242a 563666i bk2: 266a 563747i bk3: 264a 563824i bk4: 278a 563429i bk5: 284a 563450i bk6: 198a 563978i bk7: 204a 563849i bk8: 254a 563634i bk9: 256a 563461i bk10: 194a 564215i bk11: 192a 564036i bk12: 156a 564258i bk13: 152a 564217i bk14: 192a 564055i bk15: 190a 564122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052932
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559169 n_act=533 n_pre=517 n_req=2517 n_rd=3570 n_write=1464 bw_util=0.01781
n_activity=24327 dram_eff=0.4139
bk0: 248a 563841i bk1: 244a 563818i bk2: 266a 563738i bk3: 262a 563837i bk4: 276a 563528i bk5: 282a 563410i bk6: 200a 563845i bk7: 204a 563815i bk8: 256a 563561i bk9: 256a 563440i bk10: 196a 563938i bk11: 198a 563917i bk12: 150a 564347i bk13: 144a 564279i bk14: 192a 564161i bk15: 196a 564057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00577441
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565253 n_nop=559169 n_act=538 n_pre=522 n_req=2512 n_rd=3564 n_write=1460 bw_util=0.01778
n_activity=24308 dram_eff=0.4134
bk0: 250a 563731i bk1: 238a 563682i bk2: 272a 563684i bk3: 268a 563766i bk4: 276a 563483i bk5: 276a 563470i bk6: 202a 563894i bk7: 204a 563868i bk8: 250a 563548i bk9: 256a 563387i bk10: 198a 564177i bk11: 200a 564106i bk12: 148a 564276i bk13: 142a 564257i bk14: 190a 564281i bk15: 194a 564221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00635998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60422, Miss = 1787, Miss_rate = 0.030, Pending_hits = 369, Reservation_fails = 141
L2_cache_bank[1]: Access = 62259, Miss = 1781, Miss_rate = 0.029, Pending_hits = 363, Reservation_fails = 221
L2_cache_bank[2]: Access = 54456, Miss = 1781, Miss_rate = 0.033, Pending_hits = 372, Reservation_fails = 204
L2_cache_bank[3]: Access = 54388, Miss = 1780, Miss_rate = 0.033, Pending_hits = 387, Reservation_fails = 68
L2_cache_bank[4]: Access = 55406, Miss = 1783, Miss_rate = 0.032, Pending_hits = 376, Reservation_fails = 198
L2_cache_bank[5]: Access = 54590, Miss = 1785, Miss_rate = 0.033, Pending_hits = 350, Reservation_fails = 252
L2_cache_bank[6]: Access = 53217, Miss = 1787, Miss_rate = 0.034, Pending_hits = 370, Reservation_fails = 271
L2_cache_bank[7]: Access = 56145, Miss = 1783, Miss_rate = 0.032, Pending_hits = 392, Reservation_fails = 393
L2_cache_bank[8]: Access = 55066, Miss = 1782, Miss_rate = 0.032, Pending_hits = 379, Reservation_fails = 375
L2_cache_bank[9]: Access = 37896, Miss = 1783, Miss_rate = 0.047, Pending_hits = 377, Reservation_fails = 223
L2_cache_bank[10]: Access = 25731, Miss = 1784, Miss_rate = 0.069, Pending_hits = 359, Reservation_fails = 120
L2_cache_bank[11]: Access = 23925, Miss = 1787, Miss_rate = 0.075, Pending_hits = 347, Reservation_fails = 221
L2_cache_bank[12]: Access = 21986, Miss = 1786, Miss_rate = 0.081, Pending_hits = 343, Reservation_fails = 213
L2_cache_bank[13]: Access = 55999, Miss = 1786, Miss_rate = 0.032, Pending_hits = 344, Reservation_fails = 172
L2_cache_bank[14]: Access = 56873, Miss = 1785, Miss_rate = 0.031, Pending_hits = 355, Reservation_fails = 63
L2_cache_bank[15]: Access = 53765, Miss = 1782, Miss_rate = 0.033, Pending_hits = 351, Reservation_fails = 101
L2_total_cache_accesses = 782124
L2_total_cache_misses = 28542
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 5834
L2_total_cache_reservation_fails = 3236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1043866
icnt_total_pkts_simt_to_mem=1775920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.87319
	minimum = 6
	maximum = 147
Network latency average = 9.42754
	minimum = 6
	maximum = 123
Slowest packet = 1562327
Flit latency average = 7.88919
	minimum = 6
	maximum = 119
Slowest flit = 2814099
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00884243
	minimum = 0 (at node 0)
	maximum = 0.0549969 (at node 3)
Accepted packet rate average = 0.00884243
	minimum = 0 (at node 0)
	maximum = 0.0549969 (at node 3)
Injected flit rate average = 0.0265273
	minimum = 0 (at node 0)
	maximum = 0.253631 (at node 3)
Accepted flit rate average= 0.0265273
	minimum = 0 (at node 0)
	maximum = 0.0763501 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3675 (22 samples)
	minimum = 6 (22 samples)
	maximum = 88.2273 (22 samples)
Network latency average = 11.8304 (22 samples)
	minimum = 6 (22 samples)
	maximum = 78.6818 (22 samples)
Flit latency average = 11.0887 (22 samples)
	minimum = 6 (22 samples)
	maximum = 75.5 (22 samples)
Fragmentation average = 8.5227e-05 (22 samples)
	minimum = 0 (22 samples)
	maximum = 8.90909 (22 samples)
Injected packet rate average = 0.0297648 (22 samples)
	minimum = 0.0161414 (22 samples)
	maximum = 0.0555725 (22 samples)
Accepted packet rate average = 0.0297648 (22 samples)
	minimum = 0.0161414 (22 samples)
	maximum = 0.0555725 (22 samples)
Injected flit rate average = 0.0658142 (22 samples)
	minimum = 0.030824 (22 samples)
	maximum = 0.15512 (22 samples)
Accepted flit rate average = 0.0658142 (22 samples)
	minimum = 0.0301867 (22 samples)
	maximum = 0.140017 (22 samples)
Injected packet size average = 2.21115 (22 samples)
Accepted packet size average = 2.21115 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 40 sec (340 sec)
gpgpu_simulation_rate = 124947 (inst/sec)
gpgpu_simulation_rate = 2183 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,742363)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,742363)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(13,0,0) tid=(26,17,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(4,0,0) tid=(26,9,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(7,0,0) tid=(22,29,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (746,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(747,742363)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (752,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(753,742363)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (758,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(759,742363)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (764,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(765,742363)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (770,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(771,742363)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (776,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(777,742363)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (782,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(783,742363)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (794,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(795,742363)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (806,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(807,742363)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (812,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(813,742363)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (818,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(819,742363)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (824,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(825,742363)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (830,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(831,742363)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(11,1,0) tid=(14,13,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,1,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 743363  inst.: 42974545 (ipc=492.5) sim_rate=126025 (inst/sec) elapsed = 0:0:05:41 / Sun Jul 29 09:47:51 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(10,1,0) tid=(24,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1156,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1157,742363)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1174,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1175,742363)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1188,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1189,742363)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1199,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1200,742363)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1202,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1210,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1214,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1216,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1233,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1235,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1242,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(15,1,0) tid=(22,7,0)
GPGPU-Sim uArch: cycles simulated: 743863  inst.: 43217763 (ipc=490.5) sim_rate=126367 (inst/sec) elapsed = 0:0:05:42 / Sun Jul 29 09:47:52 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1572,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1595,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1599,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1613,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,0,0) tid=(2,5,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,0,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 748363  inst.: 43431191 (ipc=158.2) sim_rate=126621 (inst/sec) elapsed = 0:0:05:43 / Sun Jul 29 09:47:53 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,1,0) tid=(4,18,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(1,1,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 752863  inst.: 43632653 (ipc=109.6) sim_rate=126839 (inst/sec) elapsed = 0:0:05:44 / Sun Jul 29 09:47:54 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,1,0) tid=(4,14,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,1,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 757363  inst.: 43831603 (ipc=90.0) sim_rate=127048 (inst/sec) elapsed = 0:0:05:45 / Sun Jul 29 09:47:55 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,0,0) tid=(20,3,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,0,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 761863  inst.: 44030047 (ipc=79.4) sim_rate=127254 (inst/sec) elapsed = 0:0:05:46 / Sun Jul 29 09:47:56 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(1,1,0) tid=(0,15,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,0,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 766363  inst.: 44342515 (ipc=77.5) sim_rate=127788 (inst/sec) elapsed = 0:0:05:47 / Sun Jul 29 09:47:57 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,0,0) tid=(28,13,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,0,0) tid=(4,27,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(0,1,0) tid=(24,28,0)
GPGPU-Sim uArch: cycles simulated: 769863  inst.: 44616331 (ipc=77.6) sim_rate=128207 (inst/sec) elapsed = 0:0:05:48 / Sun Jul 29 09:47:58 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(1,1,0) tid=(16,22,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,1,0) tid=(2,17,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,0,0) tid=(30,21,0)
GPGPU-Sim uArch: cycles simulated: 775363  inst.: 44896385 (ipc=73.2) sim_rate=128642 (inst/sec) elapsed = 0:0:05:49 / Sun Jul 29 09:47:59 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,1,0) tid=(22,21,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35081,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37015,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38731,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,1,0) tid=(26,29,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41100,742363), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 41101
gpu_sim_insn = 2604928
gpu_ipc =      63.3787
gpu_tot_sim_cycle = 783464
gpu_tot_sim_insn = 45086927
gpu_tot_ipc =      57.5482
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8289
gpu_stall_icnt2sh    = 86330
gpu_total_sim_rate=129188

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2816658
	L1I_total_cache_misses = 4048
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144832, Miss = 56698, Miss_rate = 0.391, Pending_hits = 4488, Reservation_fails = 117158
	L1D_cache_core[1]: Access = 97249, Miss = 40923, Miss_rate = 0.421, Pending_hits = 4222, Reservation_fails = 90686
	L1D_cache_core[2]: Access = 146636, Miss = 57239, Miss_rate = 0.390, Pending_hits = 4536, Reservation_fails = 121907
	L1D_cache_core[3]: Access = 145870, Miss = 57215, Miss_rate = 0.392, Pending_hits = 4203, Reservation_fails = 115238
	L1D_cache_core[4]: Access = 98650, Miss = 41109, Miss_rate = 0.417, Pending_hits = 4059, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 156106, Miss = 61586, Miss_rate = 0.395, Pending_hits = 5550, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108097, Miss = 45964, Miss_rate = 0.425, Pending_hits = 5222, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 152918, Miss = 59715, Miss_rate = 0.391, Pending_hits = 6187, Reservation_fails = 139319
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146186, Miss = 56914, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 1947525
	L1D_total_cache_misses = 772072
	L1D_total_cache_miss_rate = 0.3964
	L1D_total_cache_pending_hits = 66853
	L1D_total_cache_reservation_fails = 1555060
	L1D_cache_data_port_util = 0.176
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 78881
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1090350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 411898
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78408
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 705279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1143162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812610
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4048
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15855, 15837, 15820, 15816, 15820, 15816, 15785, 15781, 11161, 11157, 11161, 11157, 10889, 10885, 10889, 10885, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 
gpgpu_n_tot_thrd_icount = 163796192
gpgpu_n_tot_w_icount = 5118631
gpgpu_n_stall_shd_mem = 2016417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66792
gpgpu_n_mem_write_global = 730760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5930521
gpgpu_n_store_insn = 2867326
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2315238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2016417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2768684	W0_Idle:968039	W0_Scoreboard:3768264	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1258651
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 534336 {8:66792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38794432 {40:576318,72:82225,136:72217,}
traffic_breakdown_coretomem[INST_ACC_R] = 1992 {8:249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9083712 {136:66792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5846080 {8:730760,}
traffic_breakdown_memtocore[INST_ACC_R] = 33864 {136:249,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 199 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 783463 
mrq_lat_table:28301 	6020 	3354 	1448 	964 	348 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	777235 	20154 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	131741 	65522 	156451 	442094 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35049 	24396 	6980 	374 	10 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	377851 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1536 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.965517  5.117647  4.142857  6.321429  5.818182  4.950000  5.064516  5.137931  5.735294  7.346154  4.151515  3.648649  5.000000  3.928571  4.925926  4.533333 
dram[1]:  4.358974  4.384615  8.600000  6.730769  5.243243  4.761905  5.344828  6.521739  4.875000  5.485714  3.292683  3.621622  3.600000  4.230769  4.689655  4.857143 
dram[2]:  5.483871  6.000000  6.615385  6.285714  5.542857  4.853659  5.629630  5.137931  5.243243  5.052631  3.317073  3.435897  4.954545  4.035714  4.290323  3.852941 
dram[3]:  6.760000  5.800000  5.406250  4.552631  5.361111  5.714286  6.521739  6.434783  4.642857  4.682927  4.030303  3.621622  3.700000  3.166667  3.694444  4.258065 
dram[4]:  6.370370  4.631579  4.473684  4.461538  5.676471  5.351351  7.142857  5.103448  5.735294  5.416667  4.925926  3.800000  3.138889  3.562500  5.115385  5.076923 
dram[5]:  4.648649  5.205883  4.071429  3.760870  7.384615  7.538462  5.137931  4.903226  4.780488  5.184210  4.322581  4.586207  3.562500  3.352941  4.400000  3.852941 
dram[6]:  4.358974  3.888889  3.625000  3.739130  6.857143  6.354839  5.518518  5.777778  5.000000  5.705883  3.621622  4.121212  3.382353  3.352941  3.694444  3.358974 
dram[7]:  4.410256  4.093023  4.071429  3.739130  6.129032  6.322581  4.870968  4.457143  5.705883  6.433333  3.621622  3.648649  3.166667  3.312500  4.962963  4.566667 
dram[8]:  5.375000  5.117647  5.176471  4.833333  5.727273  6.689655  4.314286  4.428571  6.062500  7.461538  4.090909  3.648649  4.000000  3.312500  4.962963  4.375000 
dram[9]:  5.343750  5.147059  5.531250  5.088235  5.472222  5.848485  4.903226  5.344828  4.476191  5.361111  3.292683  3.317073  3.666667  3.375000  3.941176  3.914286 
dram[10]:  4.942857  4.605263  5.147059  4.275000  4.850000  5.351351  4.870968  5.777778  5.529412  5.388889  3.219512  2.977778  3.677419  3.600000  3.350000  3.512820 
dram[11]:  4.631579  4.425000  5.833333  4.500000  4.853659  5.263158  7.894737  6.120000  5.000000  4.239130  3.540540  3.435897  3.928571  3.689655  3.771429  3.914286 
dram[12]:  4.341464  5.437500  4.350000  4.300000  4.466667  4.651163  7.789474  8.052631  5.250000  4.642857  4.000000  4.322581  3.468750  3.055556  4.225806  4.000000 
dram[13]:  5.363636  5.406250  3.804348  3.739130  4.853659  6.250000  5.444445  5.310345  4.846154  5.105263  4.517241  4.000000  3.562500  4.148148  3.621622  4.030303 
dram[14]:  6.285714  6.692307  4.166667  3.840909  5.500000  5.378378  4.484848  5.310345  5.428571  5.705883  3.771429  3.702703  4.269231  4.000000  4.322581  3.675676 
dram[15]:  5.205883  5.343750  4.045455  4.526316  4.604651  4.974359  4.515152  4.967742  5.194445  5.388889  4.354839  4.451613  3.666667  4.458333  4.290323  4.655172 
average row locality = 40533/8648 = 4.686980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       121       122       134       135       138       138       105       101       127       127       103       103        74        74       101       104 
dram[1]:       120       119       132       133       139       139       103       102       127       128       101       102        72        74       104       104 
dram[2]:       120       122       132       134       140       139       101       101       128       128       102       102        73        77       101        99 
dram[3]:       119       122       133       131       139       142       100       100       129       128        99       102        75        78       101       100 
dram[4]:       122       124       130       132       139       140       100       100       129       130        99       101        76        78       101       100 
dram[5]:       122       125       131       133       138       138        99       102       130       131       100       101        76        78       100        99 
dram[6]:       120       123       134       132       138       139        99       104       129       128       100       104        77        78       101        99 
dram[7]:       122       124       131       132       136       138       101       104       128       127       100       103        76        72       102       105 
dram[8]:       122       122       134       134       135       136       101       103       128       128       101       103        74        72       102       108 
dram[9]:       121       123       135       133       139       137       102       103       126       127       101       104        73        74       102       105 
dram[10]:       121       123       133       131       136       140       103       104       126       128        99       102        77        74       102       105 
dram[11]:       124       125       133       131       139       142       102       101       128       129        99       102        74        73       100       105 
dram[12]:       126       122       132       132       141       142       100       101       127       129       100       102        75        76        99       100 
dram[13]:       125       121       133       132       139       142        99       102       127       128        99       100        78        76       102       101 
dram[14]:       124       122       133       131       138       141       100       102       128       128       100       103        75        72       102       104 
dram[15]:       125       119       136       134       138       138       101       102       125       128       103       104        74        71       101       103 
total reads: 28845
bank skew: 142/71 = 2.00
chip skew: 1807/1798 = 1.01
number of total write accesses:
dram[0]:        52        52        40        42        54        60        52        48        68        64        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        52        48        68        64        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        51        48        66        64        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        50        48        66        64        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        50        48        66        65        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        48        52        62        66        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        48        52        62        66        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        48        52        62        66        32        34        36        36        32        32 
total reads: 11688
bank skew: 68/32 = 2.12
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        683      1003      1591      1330       254       610       255       301     11134     10185      1608      1561       336       407       368     50499
dram[1]:        722       980      1471      1309       618       241       255       293     11954     10867      1212      1743       342       410       380     50810
dram[2]:        730       977      1517      1398       258       255       254       300      5462      9803      1225      1770       348       405       445     52614
dram[3]:        675      1032      1572      1385       246       245       259       287      4768     11024      1300      1605       348       397       435     52306
dram[4]:        781       847      1162      1209       253       253       264       290      5584     11502      1273      1578       377       397       467     34796
dram[5]:        683       946      1362      1174       252       252       260       280      5413     10138      1186      1597       384       374       452     52279
dram[6]:        729       906      1287      1198       244       253       270       276      5104      9502      1370      1845       373       352       487     52431
dram[7]:        731       905      1191      1239       243       257       281       276      6087     11132      1230      1788       415       361       451     49984
dram[8]:        655       991      1200      1114       242       254       284       275      6065     10093      1106      1736       405       335       479     49117
dram[9]:        791       863      1189      1387       799       248       287       277      4979      9753      1191      1799       384       319       476     16954
dram[10]:        863       962      1314      1298       839       262       293       269      5943     11847      1335      1619      1409       344       409       400
dram[11]:        966       903      1139      1213       786       260       289       263      5743     10725      1338      1584       401       334       412       418
dram[12]:        908       903      1208      1214       817       255       282       257      5670      9050      1310      1746       382       327       397       365
dram[13]:        917      1004      1344      1146       835       258       288       250      6241     10415      1365      1845       379       317     51253       371
dram[14]:        977       871      1081      1228       815       263       287       250      6134     11125      1388      1630       404       324     51276       381
dram[15]:        860      1019      1192      1057       841       252       290       254      5149      9816      1569      1791       391       337     51674       372
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       320       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       336       327
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       319       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       351       320
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       314       348
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590474 n_act=504 n_pre=488 n_req=2541 n_rd=3614 n_write=1468 bw_util=0.01704
n_activity=24562 dram_eff=0.4138
bk0: 242a 595162i bk1: 244a 595072i bk2: 268a 595002i bk3: 270a 594918i bk4: 276a 594780i bk5: 276a 594693i bk6: 210a 595047i bk7: 202a 595029i bk8: 254a 594847i bk9: 254a 594832i bk10: 206a 595392i bk11: 206a 595291i bk12: 148a 595515i bk13: 148a 595479i bk14: 202a 595530i bk15: 208a 595518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00683264
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590456 n_act=521 n_pre=505 n_req=2533 n_rd=3598 n_write=1468 bw_util=0.01698
n_activity=24562 dram_eff=0.4125
bk0: 240a 595016i bk1: 238a 594932i bk2: 264a 595183i bk3: 266a 595175i bk4: 278a 594885i bk5: 278a 594629i bk6: 206a 595198i bk7: 204a 595216i bk8: 254a 594798i bk9: 256a 594832i bk10: 202a 595255i bk11: 204a 595231i bk12: 144a 595500i bk13: 148a 595488i bk14: 208a 595510i bk15: 208a 595432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00596264
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590476 n_act=516 n_pre=500 n_req=2528 n_rd=3598 n_write=1458 bw_util=0.01695
n_activity=24331 dram_eff=0.4156
bk0: 240a 595127i bk1: 244a 595002i bk2: 264a 595224i bk3: 268a 595097i bk4: 280a 594741i bk5: 278a 594582i bk6: 202a 595237i bk7: 202a 595037i bk8: 256a 594848i bk9: 256a 594731i bk10: 204a 595327i bk11: 204a 595298i bk12: 146a 595651i bk13: 154a 595521i bk14: 202a 595468i bk15: 198a 595495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00662311
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590460 n_act=528 n_pre=512 n_req=2524 n_rd=3596 n_write=1452 bw_util=0.01692
n_activity=24526 dram_eff=0.4116
bk0: 238a 595202i bk1: 244a 595079i bk2: 266a 595170i bk3: 262a 594999i bk4: 278a 594876i bk5: 284a 594711i bk6: 200a 595229i bk7: 200a 595292i bk8: 258a 594758i bk9: 256a 594787i bk10: 198a 595391i bk11: 204a 595336i bk12: 150a 595549i bk13: 156a 595421i bk14: 202a 595483i bk15: 200a 595446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00513454
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590476 n_act=515 n_pre=499 n_req=2529 n_rd=3602 n_write=1456 bw_util=0.01696
n_activity=24304 dram_eff=0.4162
bk0: 244a 595107i bk1: 248a 594970i bk2: 260a 595107i bk3: 264a 595006i bk4: 278a 594826i bk5: 280a 594711i bk6: 200a 595221i bk7: 200a 595096i bk8: 258a 594876i bk9: 260a 594724i bk10: 198a 595362i bk11: 202a 595350i bk12: 152a 595401i bk13: 156a 595387i bk14: 202a 595448i bk15: 200a 595449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00516136
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590418 n_act=540 n_pre=524 n_req=2533 n_rd=3606 n_write=1460 bw_util=0.01698
n_activity=24555 dram_eff=0.4126
bk0: 244a 595138i bk1: 250a 594992i bk2: 262a 595124i bk3: 266a 595087i bk4: 276a 594926i bk5: 276a 594832i bk6: 198a 595218i bk7: 204a 595052i bk8: 260a 594802i bk9: 262a 594791i bk10: 200a 595365i bk11: 202a 595330i bk12: 152a 595504i bk13: 156a 595536i bk14: 200a 595489i bk15: 198a 595413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00480934
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590336 n_act=577 n_pre=561 n_req=2537 n_rd=3610 n_write=1464 bw_util=0.01701
n_activity=24609 dram_eff=0.4124
bk0: 240a 595106i bk1: 246a 594920i bk2: 268a 595048i bk3: 264a 594974i bk4: 276a 594775i bk5: 278a 594655i bk6: 198a 595057i bk7: 208a 595001i bk8: 258a 594717i bk9: 256a 594812i bk10: 200a 595366i bk11: 208a 595312i bk12: 154a 595547i bk13: 156a 595373i bk14: 202a 595466i bk15: 198a 595416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00558044
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590380 n_act=561 n_pre=545 n_req=2531 n_rd=3602 n_write=1460 bw_util=0.01697
n_activity=24643 dram_eff=0.4108
bk0: 244a 595069i bk1: 248a 595058i bk2: 262a 595038i bk3: 264a 595036i bk4: 272a 594952i bk5: 276a 594779i bk6: 202a 595150i bk7: 208a 595029i bk8: 256a 594831i bk9: 254a 594767i bk10: 200a 595433i bk11: 206a 595434i bk12: 152a 595450i bk13: 144a 595429i bk14: 204a 595544i bk15: 210a 595451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00512281
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590464 n_act=515 n_pre=499 n_req=2535 n_rd=3606 n_write=1464 bw_util=0.017
n_activity=24342 dram_eff=0.4166
bk0: 244a 595047i bk1: 244a 595023i bk2: 268a 595055i bk3: 268a 595038i bk4: 270a 594977i bk5: 272a 594866i bk6: 202a 595088i bk7: 206a 595046i bk8: 256a 594820i bk9: 256a 594761i bk10: 202a 595428i bk11: 206a 595327i bk12: 148a 595496i bk13: 144a 595476i bk14: 204a 595535i bk15: 216a 595325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00641692
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590392 n_act=552 n_pre=536 n_req=2534 n_rd=3610 n_write=1458 bw_util=0.01699
n_activity=24592 dram_eff=0.4122
bk0: 242a 594972i bk1: 246a 594994i bk2: 270a 595152i bk3: 266a 595146i bk4: 278a 594732i bk5: 274a 594735i bk6: 204a 595221i bk7: 206a 595134i bk8: 252a 594848i bk9: 254a 594678i bk10: 202a 595294i bk11: 208a 595193i bk12: 146a 595527i bk13: 148a 595443i bk14: 204a 595456i bk15: 210a 595480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0054983
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590340 n_act=578 n_pre=562 n_req=2534 n_rd=3608 n_write=1460 bw_util=0.01699
n_activity=24538 dram_eff=0.4131
bk0: 242a 594984i bk1: 246a 594932i bk2: 266a 595058i bk3: 262a 594944i bk4: 272a 594618i bk5: 280a 594615i bk6: 206a 595221i bk7: 208a 595158i bk8: 252a 594894i bk9: 256a 594737i bk10: 198a 595321i bk11: 204a 595125i bk12: 154a 595486i bk13: 148a 595490i bk14: 204a 595423i bk15: 210a 595310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00652588
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590378 n_act=556 n_pre=540 n_req=2537 n_rd=3614 n_write=1460 bw_util=0.01701
n_activity=24820 dram_eff=0.4089
bk0: 248a 594967i bk1: 250a 594932i bk2: 266a 595042i bk3: 262a 595106i bk4: 278a 594808i bk5: 284a 594708i bk6: 204a 595332i bk7: 202a 595222i bk8: 256a 594944i bk9: 258a 594610i bk10: 198a 595420i bk11: 204a 595377i bk12: 148a 595599i bk13: 146a 595618i bk14: 200a 595552i bk15: 210a 595418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00535749
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590390 n_act=553 n_pre=537 n_req=2534 n_rd=3608 n_write=1460 bw_util=0.01699
n_activity=24656 dram_eff=0.4111
bk0: 252a 594941i bk1: 244a 594993i bk2: 264a 595136i bk3: 264a 595113i bk4: 282a 594562i bk5: 284a 594675i bk6: 200a 595281i bk7: 202a 595106i bk8: 254a 594936i bk9: 258a 594696i bk10: 200a 595404i bk11: 204a 595337i bk12: 150a 595474i bk13: 152a 595444i bk14: 198a 595511i bk15: 200a 595524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00596599
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590384 n_act=554 n_pre=538 n_req=2536 n_rd=3608 n_write=1464 bw_util=0.017
n_activity=24725 dram_eff=0.4103
bk0: 250a 595075i bk1: 242a 594960i bk2: 266a 595041i bk3: 264a 595119i bk4: 278a 594724i bk5: 284a 594746i bk6: 198a 595274i bk7: 204a 595145i bk8: 254a 594930i bk9: 256a 594758i bk10: 198a 595494i bk11: 200a 595307i bk12: 156a 595551i bk13: 152a 595511i bk14: 204a 595318i bk15: 202a 595382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00502726
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590420 n_act=537 n_pre=521 n_req=2535 n_rd=3606 n_write=1464 bw_util=0.017
n_activity=24491 dram_eff=0.414
bk0: 248a 595133i bk1: 244a 595113i bk2: 266a 595033i bk3: 262a 595132i bk4: 276a 594823i bk5: 282a 594706i bk6: 200a 595141i bk7: 204a 595111i bk8: 256a 594857i bk9: 256a 594736i bk10: 200a 595216i bk11: 206a 595186i bk12: 150a 595640i bk13: 144a 595574i bk14: 204a 595420i bk15: 208a 595319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00550836
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=596548 n_nop=590416 n_act=542 n_pre=526 n_req=2532 n_rd=3604 n_write=1460 bw_util=0.01698
n_activity=24487 dram_eff=0.4136
bk0: 250a 595023i bk1: 238a 594977i bk2: 272a 594979i bk3: 268a 595061i bk4: 276a 594778i bk5: 276a 594766i bk6: 202a 595190i bk7: 204a 595164i bk8: 250a 594844i bk9: 256a 594684i bk10: 206a 595448i bk11: 208a 595377i bk12: 148a 595569i bk13: 142a 595551i bk14: 202a 595543i bk15: 206a 595482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00602801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61608, Miss = 1807, Miss_rate = 0.029, Pending_hits = 387, Reservation_fails = 141
L2_cache_bank[1]: Access = 63249, Miss = 1799, Miss_rate = 0.028, Pending_hits = 379, Reservation_fails = 221
L2_cache_bank[2]: Access = 55437, Miss = 1799, Miss_rate = 0.032, Pending_hits = 387, Reservation_fails = 204
L2_cache_bank[3]: Access = 55307, Miss = 1798, Miss_rate = 0.033, Pending_hits = 407, Reservation_fails = 68
L2_cache_bank[4]: Access = 56330, Miss = 1801, Miss_rate = 0.032, Pending_hits = 396, Reservation_fails = 198
L2_cache_bank[5]: Access = 55454, Miss = 1803, Miss_rate = 0.033, Pending_hits = 368, Reservation_fails = 252
L2_cache_bank[6]: Access = 54265, Miss = 1805, Miss_rate = 0.033, Pending_hits = 388, Reservation_fails = 271
L2_cache_bank[7]: Access = 57004, Miss = 1801, Miss_rate = 0.032, Pending_hits = 414, Reservation_fails = 393
L2_cache_bank[8]: Access = 56034, Miss = 1803, Miss_rate = 0.032, Pending_hits = 404, Reservation_fails = 442
L2_cache_bank[9]: Access = 38931, Miss = 1805, Miss_rate = 0.046, Pending_hits = 400, Reservation_fails = 262
L2_cache_bank[10]: Access = 26682, Miss = 1804, Miss_rate = 0.068, Pending_hits = 379, Reservation_fails = 120
L2_cache_bank[11]: Access = 24828, Miss = 1807, Miss_rate = 0.073, Pending_hits = 365, Reservation_fails = 221
L2_cache_bank[12]: Access = 22904, Miss = 1804, Miss_rate = 0.079, Pending_hits = 360, Reservation_fails = 213
L2_cache_bank[13]: Access = 57051, Miss = 1804, Miss_rate = 0.032, Pending_hits = 360, Reservation_fails = 172
L2_cache_bank[14]: Access = 57727, Miss = 1803, Miss_rate = 0.031, Pending_hits = 370, Reservation_fails = 63
L2_cache_bank[15]: Access = 55007, Miss = 1802, Miss_rate = 0.033, Pending_hits = 367, Reservation_fails = 101
L2_total_cache_accesses = 797818
L2_total_cache_misses = 28845
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 6131
L2_total_cache_reservation_fails = 3342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 148
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 611
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1066016
icnt_total_pkts_simt_to_mem=1827454
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.3584
	minimum = 6
	maximum = 122
Network latency average = 10.7041
	minimum = 6
	maximum = 104
Slowest packet = 1564397
Flit latency average = 10.2546
	minimum = 6
	maximum = 100
Slowest flit = 2820195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0246348
	minimum = 4.86606e-05 (at node 0)
	maximum = 0.107272 (at node 5)
Accepted packet rate average = 0.0246348
	minimum = 4.86606e-05 (at node 0)
	maximum = 0.107272 (at node 5)
Injected flit rate average = 0.0578308
	minimum = 4.86606e-05 (at node 0)
	maximum = 0.368872 (at node 5)
Accepted flit rate average= 0.0578308
	minimum = 0.000243303 (at node 0)
	maximum = 0.150191 (at node 5)
Injected packet length average = 2.34752
Accepted packet length average = 2.34752
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3671 (23 samples)
	minimum = 6 (23 samples)
	maximum = 89.6957 (23 samples)
Network latency average = 11.7815 (23 samples)
	minimum = 6 (23 samples)
	maximum = 79.7826 (23 samples)
Flit latency average = 11.0525 (23 samples)
	minimum = 6 (23 samples)
	maximum = 76.5652 (23 samples)
Fragmentation average = 8.15215e-05 (23 samples)
	minimum = 0 (23 samples)
	maximum = 8.52174 (23 samples)
Injected packet rate average = 0.0295417 (23 samples)
	minimum = 0.0154417 (23 samples)
	maximum = 0.0578203 (23 samples)
Accepted packet rate average = 0.0295417 (23 samples)
	minimum = 0.0154417 (23 samples)
	maximum = 0.0578203 (23 samples)
Injected flit rate average = 0.0654671 (23 samples)
	minimum = 0.029486 (23 samples)
	maximum = 0.164414 (23 samples)
Accepted flit rate average = 0.0654671 (23 samples)
	minimum = 0.0288848 (23 samples)
	maximum = 0.140459 (23 samples)
Injected packet size average = 2.21609 (23 samples)
Accepted packet size average = 2.21609 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 49 sec (349 sec)
gpgpu_simulation_rate = 129188 (inst/sec)
gpgpu_simulation_rate = 2244 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,783464)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,783464)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,4,0) tid=(26,28,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,6,0) tid=(26,31,0)
GPGPU-Sim uArch: cycles simulated: 783964  inst.: 45286671 (ipc=399.5) sim_rate=129390 (inst/sec) elapsed = 0:0:05:50 / Sun Jul 29 09:48:00 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(0,6,0) tid=(26,25,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (721,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(722,783464)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (727,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(728,783464)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (733,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(734,783464)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (739,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(740,783464)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (745,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(746,783464)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (781,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(782,783464)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (787,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(788,783464)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (793,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(794,783464)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (799,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(800,783464)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,783464)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,11,0) tid=(26,26,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (961,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(962,783464)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,9,0) tid=(26,22,0)
GPGPU-Sim uArch: cycles simulated: 784464  inst.: 45580463 (ipc=493.5) sim_rate=129858 (inst/sec) elapsed = 0:0:05:51 / Sun Jul 29 09:48:01 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,10,0) tid=(26,22,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1136,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1137,783464)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1139,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1140,783464)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1147,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1147,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1148,783464)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1148,783464)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1168,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1169,783464)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1201,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1201,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1202,783464)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1203,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1209,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1225,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,13,0) tid=(26,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1365,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 784964  inst.: 45836399 (ipc=499.6) sim_rate=130217 (inst/sec) elapsed = 0:0:05:52 / Sun Jul 29 09:48:02 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1551,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1555,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1555,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1568,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1582,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1609,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,1,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 789464  inst.: 45999215 (ipc=152.0) sim_rate=130309 (inst/sec) elapsed = 0:0:05:53 / Sun Jul 29 09:48:03 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,1,0) tid=(26,6,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,1,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 794464  inst.: 46166543 (ipc=98.1) sim_rate=130413 (inst/sec) elapsed = 0:0:05:54 / Sun Jul 29 09:48:04 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,1,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 799964  inst.: 46349647 (ipc=76.5) sim_rate=130562 (inst/sec) elapsed = 0:0:05:55 / Sun Jul 29 09:48:05 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(26,18,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,0,0) tid=(26,16,0)
GPGPU-Sim uArch: cycles simulated: 804964  inst.: 46515407 (ipc=66.4) sim_rate=130661 (inst/sec) elapsed = 0:0:05:56 / Sun Jul 29 09:48:06 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(0,0,0) tid=(26,18,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,1,0) tid=(26,26,0)
GPGPU-Sim uArch: cycles simulated: 810964  inst.: 46716271 (ipc=59.2) sim_rate=130857 (inst/sec) elapsed = 0:0:05:57 / Sun Jul 29 09:48:07 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,0,0) tid=(26,22,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(0,0,0) tid=(26,24,0)
GPGPU-Sim uArch: cycles simulated: 816964  inst.: 46914639 (ipc=54.6) sim_rate=131046 (inst/sec) elapsed = 0:0:05:58 / Sun Jul 29 09:48:08 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,1,0) tid=(26,7,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,1,0) tid=(26,7,0)
GPGPU-Sim uArch: cycles simulated: 822464  inst.: 47098415 (ipc=51.6) sim_rate=131193 (inst/sec) elapsed = 0:0:05:59 / Sun Jul 29 09:48:09 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,1,0) tid=(26,13,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,0,0) tid=(26,15,0)
GPGPU-Sim uArch: cycles simulated: 828464  inst.: 47297391 (ipc=49.1) sim_rate=131381 (inst/sec) elapsed = 0:0:06:00 / Sun Jul 29 09:48:10 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,0,0) tid=(26,25,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(1,1,0) tid=(26,25,0)
GPGPU-Sim uArch: cycles simulated: 833964  inst.: 47479887 (ipc=47.4) sim_rate=131523 (inst/sec) elapsed = 0:0:06:01 / Sun Jul 29 09:48:11 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,1,0) tid=(26,25,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,0,0) tid=(26,29,0)
GPGPU-Sim uArch: cycles simulated: 839964  inst.: 47678479 (ipc=45.9) sim_rate=131708 (inst/sec) elapsed = 0:0:06:02 / Sun Jul 29 09:48:12 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57589,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57648,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57867,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57888,783464), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 57889
gpu_sim_insn = 2621440
gpu_ipc =      45.2839
gpu_tot_sim_cycle = 841353
gpu_tot_sim_insn = 47708367
gpu_tot_ipc =      56.7043
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88064
gpu_total_sim_rate=131791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2863504
	L1I_total_cache_misses = 5198
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200692, Miss = 59804, Miss_rate = 0.298, Pending_hits = 4595, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153109, Miss = 44033, Miss_rate = 0.288, Pending_hits = 4310, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202496, Miss = 60357, Miss_rate = 0.298, Pending_hits = 4655, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201730, Miss = 60329, Miss_rate = 0.299, Pending_hits = 4297, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98650, Miss = 41109, Miss_rate = 0.417, Pending_hits = 4059, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 156106, Miss = 61586, Miss_rate = 0.395, Pending_hits = 5550, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108097, Miss = 45964, Miss_rate = 0.425, Pending_hits = 5222, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 152918, Miss = 59715, Miss_rate = 0.391, Pending_hits = 6187, Reservation_fails = 139319
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146186, Miss = 56914, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 2170965
	L1D_total_cache_misses = 784520
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 67261
	L1D_total_cache_reservation_fails = 1556275
	L1D_cache_data_port_util = 0.201
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81441
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1300719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1143169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2858306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5198
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16351, 16333, 16316, 16312, 16316, 16312, 16281, 16277, 11657, 11653, 11657, 11653, 11385, 11381, 11385, 11381, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 166429920
gpgpu_n_tot_w_icount = 5200935
gpgpu_n_stall_shd_mem = 2221744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67455
gpgpu_n_mem_write_global = 742760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344217
gpgpu_n_store_insn = 3072126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2397158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2221744
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3065820	W0_Idle:1061368	W0_Scoreboard:3788755	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1340955
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 539640 {8:67455,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39914432 {40:579518,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9173880 {136:67455,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942080 {8:742760,}
traffic_breakdown_memtocore[INST_ACC_R] = 39168 {136:288,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 198 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 841352 
mrq_lat_table:28515 	6065 	3372 	1456 	967 	348 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	789831 	20221 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138684 	70881 	156851 	442094 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35448 	24522 	7053 	439 	10 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	389851 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1650 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.900000  5.028572  4.142857  6.321429  5.818182  4.950000  5.064516  5.137931  5.735294  7.346154  4.151515  3.648649  4.956522  3.931035  5.074074  4.666667 
dram[1]:  4.350000  4.325000  8.600000  6.730769  5.243243  4.761905  5.344828  6.521739  4.875000  5.485714  3.292683  3.621622  3.580645  4.222222  4.827586  5.000000 
dram[2]:  5.437500  5.866667  6.615385  6.285714  5.542857  4.853659  5.629630  5.137931  5.243243  5.052631  3.317073  3.435897  4.869565  4.034483  4.419355  3.970588 
dram[3]:  6.653846  5.677419  5.406250  4.552631  5.361111  5.714286  6.521739  6.434783  4.642857  4.682927  4.030303  3.621622  3.677419  3.135135  3.805556  4.387097 
dram[4]:  6.285714  4.564103  4.473684  4.461538  5.676471  5.351351  7.142857  5.103448  5.735294  5.416667  4.925926  3.800000  3.138889  3.562500  5.269231  5.230769 
dram[5]:  4.631579  5.114286  4.071429  3.760870  7.384615  7.538462  5.137931  4.903226  4.780488  5.184210  4.322581  4.586207  3.484848  3.342857  4.500000  3.882353 
dram[6]:  4.350000  3.847826  3.625000  3.739130  6.857143  6.354839  5.518518  5.777778  5.000000  5.705883  3.621622  4.121212  3.400000  3.371428  3.694444  3.358974 
dram[7]:  4.400000  4.045455  4.071429  3.739130  6.129032  6.322581  4.870968  4.457143  5.705883  6.433333  3.621622  3.648649  3.189189  3.333333  5.037037  4.600000 
dram[8]:  5.333333  5.028572  5.176471  4.833333  5.727273  6.689655  4.314286  4.428571  6.062500  7.461538  4.090909  3.648649  4.000000  3.333333  5.111111  4.468750 
dram[9]:  5.303030  5.057143  5.531250  5.088235  5.472222  5.848485  4.903226  5.344828  4.476191  5.361111  3.292683  3.317073  3.677419  3.393939  4.058824  4.000000 
dram[10]:  4.837838  4.538462  5.147059  4.275000  4.850000  5.351351  4.870968  5.777778  5.529412  5.388889  3.219512  2.977778  3.687500  3.612903  3.450000  3.615385 
dram[11]:  4.550000  4.365854  5.833333  4.500000  4.853659  5.263158  7.894737  6.120000  5.000000  4.239130  3.540540  3.435897  3.896552  3.600000  3.885714  4.000000 
dram[12]:  4.333333  5.333333  4.350000  4.300000  4.466667  4.651163  7.789474  8.052631  5.250000  4.642857  4.000000  4.322581  3.468750  3.055556  4.354839  4.090909 
dram[13]:  5.323529  5.303030  3.804348  3.739130  4.853659  6.250000  5.444445  5.310345  4.846154  5.105263  4.517241  4.000000  3.515152  4.107143  3.675676  4.060606 
dram[14]:  6.206897  6.592593  4.166667  3.840909  5.500000  5.378378  4.484848  5.310345  5.428571  5.705883  3.771429  3.702703  4.259259  3.964286  4.322581  3.675676 
dram[15]:  5.171429  5.303030  4.045455  4.526316  4.604651  4.974359  4.515152  4.967742  5.194445  5.388889  4.354839  4.451613  3.677419  4.400000  4.387097  4.689655 
average row locality = 40821/8710 = 4.686682
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       134       135       138       138       105       101       127       127       103       103        78        78       105       108 
dram[1]:       124       121       132       133       139       139       103       102       127       128       101       102        75        78       108       108 
dram[2]:       124       124       132       134       140       139       101       101       128       128       102       102        76        81       105       103 
dram[3]:       123       124       133       131       139       142       100       100       129       128        99       102        78        80       105       104 
dram[4]:       126       126       130       132       139       140       100       100       129       130        99       101        76        78       105       104 
dram[5]:       126       127       131       133       138       138        99       102       130       131       100       101        77        81       103       100 
dram[6]:       124       125       134       132       138       139        99       104       129       128       100       104        81        82       101        99 
dram[7]:       126       126       131       132       136       138       101       104       128       127       100       103        80        76       104       106 
dram[8]:       126       124       134       134       135       136       101       103       128       128       101       103        78        76       106       111 
dram[9]:       125       125       135       133       139       137       102       103       126       127       101       104        77        78       106       108 
dram[10]:       127       125       133       131       136       140       103       104       126       128        99       102        81        78       106       109 
dram[11]:       130       127       133       131       139       142       102       101       128       129        99       102        77        74       104       108 
dram[12]:       130       124       132       132       141       142       100       101       127       129       100       102        75        76       103       103 
dram[13]:       129       123       133       132       139       142        99       102       127       128        99       100        80        79       104       102 
dram[14]:       128       126       133       131       138       141       100       102       128       128       100       103        79        75       102       104 
dram[15]:       129       123       136       134       138       138       101       102       125       128       103       104        78        74       104       104 
total reads: 29133
bank skew: 142/74 = 1.92
chip skew: 1829/1815 = 1.01
number of total write accesses:
dram[0]:        52        52        40        42        54        60        52        48        68        64        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        52        48        68        64        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        51        48        66        64        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        50        48        66        64        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        50        48        66        65        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        48        52        62        66        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        48        52        62        66        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        48        52        62        66        32        34        36        36        32        32 
total reads: 11688
bank skew: 68/32 = 2.12
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        677       996      1591      1330       254       610       255       301     11134     10185      1608      1561       588       789       694     49328
dram[1]:        716       974      1471      1309       618       241       255       293     11954     10867      1212      1743       603       727       648     49687
dram[2]:        723       970      1517      1398       258       255       254       300      5462      9803      1225      1770       613       719       723     51341
dram[3]:        668      1025      1572      1385       246       245       259       287      4768     11024      1300      1605       541       585       765     51052
dram[4]:        772       842      1162      1209       253       253       264       290      5584     11502      1273      1578       377       397       748     34119
dram[5]:        678       942      1362      1174       252       252       260       280      5413     10138      1186      1597       447       622       685     51948
dram[6]:        721       902      1287      1198       244       253       270       276      5104      9502      1370      1845       736       659       504     52437
dram[7]:        723       901      1191      1239       243       257       281       276      6087     11132      1230      1788       723       764       622     49681
dram[8]:        649       985      1200      1114       242       254       284       275      6065     10093      1106      1736       722       671       747     48307
dram[9]:        781       857      1189      1387       799       248       287       277      4979      9753      1191      1799       771       649       746     16814
dram[10]:        843       957      1314      1298       839       262       293       269      5943     11847      1335      1619      1690       748       728       611
dram[11]:        943       897      1139      1213       786       260       289       263      5743     10725      1338      1584       667       404       685       634
dram[12]:        897       897      1208      1214       817       255       282       257      5670      9050      1310      1746       382       327       672       597
dram[13]:        906       997      1344      1146       835       258       288       250      6241     10415      1365      1845       570       508     50672       436
dram[14]:        965       862      1081      1228       815       263       287       250      6134     11125      1388      1630       717       583     51281       391
dram[15]:        850      1006      1192      1057       841       252       290       254      5149      9816      1569      1791       707       601     50758       436
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634500 n_act=508 n_pre=492 n_req=2563 n_rd=3658 n_write=1468 bw_util=0.016
n_activity=24752 dram_eff=0.4142
bk0: 250a 639217i bk1: 248a 639133i bk2: 268a 639078i bk3: 270a 638994i bk4: 276a 638856i bk5: 276a 638770i bk6: 210a 639124i bk7: 202a 639106i bk8: 254a 638925i bk9: 254a 638911i bk10: 206a 639471i bk11: 206a 639371i bk12: 156a 639570i bk13: 156a 639528i bk14: 210a 639589i bk15: 216a 639569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00639062
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634484 n_act=525 n_pre=509 n_req=2554 n_rd=3640 n_write=1468 bw_util=0.01595
n_activity=24733 dram_eff=0.4131
bk0: 248a 639063i bk1: 242a 638993i bk2: 264a 639258i bk3: 266a 639250i bk4: 278a 638961i bk5: 278a 638706i bk6: 206a 639275i bk7: 204a 639293i bk8: 254a 638875i bk9: 256a 638910i bk10: 202a 639335i bk11: 204a 639312i bk12: 150a 639556i bk13: 156a 639542i bk14: 216a 639570i bk15: 216a 639496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00555863
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634504 n_act=520 n_pre=504 n_req=2549 n_rd=3640 n_write=1458 bw_util=0.01592
n_activity=24509 dram_eff=0.416
bk0: 248a 639182i bk1: 248a 639063i bk2: 264a 639300i bk3: 268a 639173i bk4: 280a 638817i bk5: 278a 638659i bk6: 202a 639315i bk7: 202a 639116i bk8: 256a 638927i bk9: 256a 638810i bk10: 204a 639406i bk11: 204a 639378i bk12: 152a 639709i bk13: 162a 639555i bk14: 210a 639527i bk15: 206a 639555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00620331
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634492 n_act=532 n_pre=516 n_req=2543 n_rd=3634 n_write=1452 bw_util=0.01588
n_activity=24685 dram_eff=0.4121
bk0: 246a 639258i bk1: 248a 639142i bk2: 266a 639247i bk3: 262a 639076i bk4: 278a 638953i bk5: 284a 638789i bk6: 200a 639307i bk7: 200a 639370i bk8: 258a 638836i bk9: 256a 638865i bk10: 198a 639469i bk11: 204a 639415i bk12: 156a 639599i bk13: 160a 639464i bk14: 210a 639539i bk15: 208a 639507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481092
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634522 n_act=517 n_pre=501 n_req=2543 n_rd=3630 n_write=1456 bw_util=0.01588
n_activity=24424 dram_eff=0.4165
bk0: 252a 639163i bk1: 252a 639032i bk2: 260a 639183i bk3: 264a 639082i bk4: 278a 638902i bk5: 280a 638787i bk6: 200a 639298i bk7: 200a 639173i bk8: 258a 638953i bk9: 260a 638802i bk10: 198a 639440i bk11: 202a 639429i bk12: 152a 639481i bk13: 156a 639467i bk14: 210a 639512i bk15: 208a 639504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00481716
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634460 n_act=544 n_pre=528 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.0159
n_activity=24691 dram_eff=0.4126
bk0: 252a 639191i bk1: 254a 639052i bk2: 262a 639200i bk3: 266a 639164i bk4: 276a 639004i bk5: 276a 638910i bk6: 198a 639297i bk7: 204a 639131i bk8: 260a 638881i bk9: 262a 638871i bk10: 200a 639445i bk11: 202a 639410i bk12: 154a 639572i bk13: 162a 639594i bk14: 206a 639545i bk15: 200a 639484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00448155
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634378 n_act=581 n_pre=565 n_req=2551 n_rd=3638 n_write=1464 bw_util=0.01593
n_activity=24746 dram_eff=0.4123
bk0: 248a 639160i bk1: 250a 638981i bk2: 268a 639123i bk3: 264a 639050i bk4: 276a 638851i bk5: 278a 638734i bk6: 198a 639136i bk7: 208a 639080i bk8: 258a 638796i bk9: 256a 638891i bk10: 200a 639445i bk11: 208a 639392i bk12: 162a 639603i bk13: 164a 639425i bk14: 202a 639542i bk15: 198a 639494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00520116
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634416 n_act=565 n_pre=549 n_req=2548 n_rd=3636 n_write=1460 bw_util=0.01591
n_activity=24805 dram_eff=0.4109
bk0: 252a 639124i bk1: 252a 639119i bk2: 262a 639113i bk3: 264a 639111i bk4: 272a 639027i bk5: 276a 638856i bk6: 202a 639228i bk7: 208a 639107i bk8: 256a 638910i bk9: 254a 638846i bk10: 200a 639512i bk11: 206a 639513i bk12: 160a 639507i bk13: 152a 639485i bk14: 208a 639613i bk15: 212a 639526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00477502
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634492 n_act=519 n_pre=503 n_req=2556 n_rd=3648 n_write=1464 bw_util=0.01596
n_activity=24524 dram_eff=0.4169
bk0: 252a 639103i bk1: 248a 639085i bk2: 268a 639131i bk3: 268a 639114i bk4: 270a 639054i bk5: 272a 638943i bk6: 202a 639165i bk7: 206a 639123i bk8: 256a 638898i bk9: 256a 638839i bk10: 202a 639506i bk11: 206a 639406i bk12: 156a 639548i bk13: 152a 639521i bk14: 212a 639597i bk15: 222a 639392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00598633
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634420 n_act=556 n_pre=540 n_req=2555 n_rd=3652 n_write=1458 bw_util=0.01595
n_activity=24782 dram_eff=0.4124
bk0: 250a 639027i bk1: 250a 639055i bk2: 270a 639227i bk3: 266a 639221i bk4: 278a 638807i bk5: 274a 638811i bk6: 204a 639297i bk7: 206a 639212i bk8: 252a 638926i bk9: 254a 638757i bk10: 202a 639373i bk11: 208a 639275i bk12: 154a 639585i bk13: 156a 639499i bk14: 212a 639516i bk15: 216a 639544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0051278
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634360 n_act=583 n_pre=567 n_req=2558 n_rd=3656 n_write=1460 bw_util=0.01597
n_activity=24729 dram_eff=0.4138
bk0: 254a 639023i bk1: 250a 638991i bk2: 266a 639131i bk3: 262a 639019i bk4: 272a 638693i bk5: 280a 638692i bk6: 206a 639298i bk7: 208a 639236i bk8: 252a 638973i bk9: 256a 638816i bk10: 198a 639401i bk11: 204a 639205i bk12: 162a 639540i bk13: 156a 639537i bk14: 212a 639483i bk15: 218a 639374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00610965
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634408 n_act=561 n_pre=545 n_req=2556 n_rd=3652 n_write=1460 bw_util=0.01596
n_activity=24978 dram_eff=0.4093
bk0: 260a 639007i bk1: 254a 638992i bk2: 266a 639116i bk3: 262a 639181i bk4: 278a 638883i bk5: 284a 638785i bk6: 204a 639409i bk7: 202a 639301i bk8: 256a 639023i bk9: 258a 638689i bk10: 198a 639499i bk11: 204a 639457i bk12: 154a 639651i bk13: 148a 639682i bk14: 208a 639610i bk15: 216a 639476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00500448
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634438 n_act=555 n_pre=539 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.0159
n_activity=24764 dram_eff=0.4114
bk0: 260a 638996i bk1: 248a 639055i bk2: 264a 639213i bk3: 264a 639191i bk4: 282a 638640i bk5: 284a 638753i bk6: 200a 639359i bk7: 202a 639184i bk8: 254a 639014i bk9: 258a 638774i bk10: 200a 639482i bk11: 204a 639415i bk12: 150a 639552i bk13: 152a 639522i bk14: 206a 639569i bk15: 206a 639570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00557892
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634426 n_act=558 n_pre=542 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.01592
n_activity=24843 dram_eff=0.4106
bk0: 258a 639130i bk1: 246a 639021i bk2: 266a 639117i bk3: 264a 639196i bk4: 278a 638801i bk5: 284a 638824i bk6: 198a 639352i bk7: 204a 639223i bk8: 254a 639009i bk9: 256a 638837i bk10: 198a 639573i bk11: 200a 639386i bk12: 160a 639613i bk13: 158a 639566i bk14: 208a 639371i bk15: 204a 639450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00470477
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634460 n_act=541 n_pre=525 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.01592
n_activity=24639 dram_eff=0.414
bk0: 256a 639187i bk1: 252a 639165i bk2: 266a 639107i bk3: 262a 639206i bk4: 276a 638899i bk5: 282a 638784i bk6: 200a 639219i bk7: 204a 639190i bk8: 256a 638937i bk9: 256a 638816i bk10: 200a 639296i bk11: 206a 639266i bk12: 158a 639696i bk13: 150a 639633i bk14: 204a 639498i bk15: 208a 639397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00512936
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=640626 n_nop=634448 n_act=546 n_pre=530 n_req=2551 n_rd=3642 n_write=1460 bw_util=0.01593
n_activity=24660 dram_eff=0.4138
bk0: 258a 639078i bk1: 246a 639030i bk2: 272a 639054i bk3: 268a 639137i bk4: 276a 638855i bk5: 276a 638843i bk6: 202a 639267i bk7: 204a 639243i bk8: 250a 638923i bk9: 256a 638763i bk10: 206a 639527i bk11: 208a 639456i bk12: 156a 639623i bk13: 148a 639607i bk14: 208a 639610i bk15: 208a 639557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00562887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62703, Miss = 1829, Miss_rate = 0.029, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 64294, Miss = 1820, Miss_rate = 0.028, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 56430, Miss = 1820, Miss_rate = 0.032, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 56198, Miss = 1817, Miss_rate = 0.032, Pending_hits = 408, Reservation_fails = 68
L2_cache_bank[4]: Access = 56917, Miss = 1815, Miss_rate = 0.032, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 55992, Miss = 1817, Miss_rate = 0.032, Pending_hits = 372, Reservation_fails = 252
L2_cache_bank[6]: Access = 54851, Miss = 1819, Miss_rate = 0.033, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 57795, Miss = 1818, Miss_rate = 0.031, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57034, Miss = 1824, Miss_rate = 0.032, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 39979, Miss = 1826, Miss_rate = 0.046, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 27807, Miss = 1828, Miss_rate = 0.066, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 25578, Miss = 1826, Miss_rate = 0.071, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23387, Miss = 1817, Miss_rate = 0.078, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 57586, Miss = 1818, Miss_rate = 0.032, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 58218, Miss = 1818, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 55751, Miss = 1821, Miss_rate = 0.033, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 810520
L2_total_cache_misses = 29133
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 6186
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 174
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1081526
icnt_total_pkts_simt_to_mem=1872156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.92269
	minimum = 6
	maximum = 122
Network latency average = 8.55507
	minimum = 6
	maximum = 94
Slowest packet = 1595858
Flit latency average = 7.74686
	minimum = 6
	maximum = 90
Slowest flit = 2893916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141561
	minimum = 3.45489e-05 (at node 5)
	maximum = 0.0547945 (at node 2)
Accepted packet rate average = 0.0141561
	minimum = 3.45489e-05 (at node 5)
	maximum = 0.0547945 (at node 2)
Injected flit rate average = 0.0335525
	minimum = 3.45489e-05 (at node 5)
	maximum = 0.19299 (at node 2)
Accepted flit rate average= 0.0335525
	minimum = 0.000172744 (at node 5)
	maximum = 0.0666793 (at node 2)
Injected packet length average = 2.37018
Accepted packet length average = 2.37018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1819 (24 samples)
	minimum = 6 (24 samples)
	maximum = 91.0417 (24 samples)
Network latency average = 11.647 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.375 (24 samples)
Flit latency average = 10.9147 (24 samples)
	minimum = 6 (24 samples)
	maximum = 77.125 (24 samples)
Fragmentation average = 7.81248e-05 (24 samples)
	minimum = 0 (24 samples)
	maximum = 8.16667 (24 samples)
Injected packet rate average = 0.0289007 (24 samples)
	minimum = 0.0147997 (24 samples)
	maximum = 0.0576942 (24 samples)
Accepted packet rate average = 0.0289007 (24 samples)
	minimum = 0.0147997 (24 samples)
	maximum = 0.0576942 (24 samples)
Injected flit rate average = 0.0641373 (24 samples)
	minimum = 0.0282588 (24 samples)
	maximum = 0.165604 (24 samples)
Accepted flit rate average = 0.0641373 (24 samples)
	minimum = 0.0276885 (24 samples)
	maximum = 0.137385 (24 samples)
Injected packet size average = 2.21923 (24 samples)
Accepted packet size average = 2.21923 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 2 sec (362 sec)
gpgpu_simulation_rate = 131791 (inst/sec)
gpgpu_simulation_rate = 2324 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,841353)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (388,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (394,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (400,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (406,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (608,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1111,841353), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 7.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 1112
gpu_sim_insn = 37040
gpu_ipc =      33.3094
gpu_tot_sim_cycle = 842465
gpu_tot_sim_insn = 47745407
gpu_tot_ipc =      56.6735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88064
gpu_total_sim_rate=131893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864408
	L1I_total_cache_misses = 5406
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200692, Miss = 59804, Miss_rate = 0.298, Pending_hits = 4595, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153109, Miss = 44033, Miss_rate = 0.288, Pending_hits = 4310, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202496, Miss = 60357, Miss_rate = 0.298, Pending_hits = 4655, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201730, Miss = 60329, Miss_rate = 0.299, Pending_hits = 4297, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98650, Miss = 41109, Miss_rate = 0.417, Pending_hits = 4059, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 156106, Miss = 61586, Miss_rate = 0.395, Pending_hits = 5550, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108097, Miss = 45964, Miss_rate = 0.425, Pending_hits = 5222, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 153020, Miss = 59766, Miss_rate = 0.391, Pending_hits = 6188, Reservation_fails = 139571
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146186, Miss = 56914, Miss_rate = 0.389, Pending_hits = 4284, Reservation_fails = 120234
	L1D_total_cache_accesses = 2171067
	L1D_total_cache_misses = 784571
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 67262
	L1D_total_cache_reservation_fails = 1556527
	L1D_cache_data_port_util = 0.201
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81559
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1300719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1143226
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2859002
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5406
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16351, 16333, 16316, 16312, 16316, 16312, 16281, 16277, 11657, 11653, 11657, 11653, 11385, 11381, 11385, 11381, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 166467424
gpgpu_n_tot_w_icount = 5202107
gpgpu_n_stall_shd_mem = 2222092
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67506
gpgpu_n_mem_write_global = 742810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344317
gpgpu_n_store_insn = 3072176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2400892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2222092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3065827	W0_Idle:1065766	W0_Scoreboard:3790050	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1342101
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540048 {8:67506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39916432 {40:579568,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2408 {8:301,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9180816 {136:67506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942480 {8:742810,}
traffic_breakdown_memtocore[INST_ACC_R] = 40936 {136:301,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 198 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 842464 
mrq_lat_table:28516 	6066 	3372 	1456 	967 	348 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	789924 	20229 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138727 	70906 	156897 	442094 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35453 	24529 	7067 	460 	14 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	389901 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1652 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        32        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        31        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        31        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        32        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        32        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        32        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        32        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        32        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        37        33        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.900000  5.028572  4.142857  6.321429  5.818182  4.950000  5.064516  5.137931  5.735294  7.346154  4.151515  3.648649  4.956522  3.931035  5.074074  4.666667 
dram[1]:  4.350000  4.325000  8.600000  6.730769  5.243243  4.761905  5.344828  6.521739  4.875000  5.485714  3.292683  3.621622  3.580645  4.222222  4.827586  5.000000 
dram[2]:  5.437500  5.866667  6.615385  6.285714  5.542857  4.853659  5.629630  5.137931  5.243243  5.052631  3.317073  3.435897  4.869565  4.034483  4.419355  3.970588 
dram[3]:  6.653846  5.677419  5.406250  4.552631  5.361111  5.714286  6.521739  6.434783  4.642857  4.682927  4.030303  3.621622  3.677419  3.135135  3.805556  4.387097 
dram[4]:  6.285714  4.564103  4.473684  4.461538  5.676471  5.351351  7.142857  5.103448  5.735294  5.416667  4.925926  3.800000  3.138889  3.562500  5.269231  5.230769 
dram[5]:  4.631579  5.114286  4.071429  3.760870  7.384615  7.538462  5.137931  4.903226  4.780488  5.184210  4.322581  4.586207  3.484848  3.342857  4.500000  3.882353 
dram[6]:  4.350000  3.847826  3.625000  3.739130  6.857143  6.354839  5.518518  5.777778  5.000000  5.705883  3.621622  4.121212  3.400000  3.371428  3.694444  3.358974 
dram[7]:  4.400000  4.045455  4.071429  3.739130  6.129032  6.322581  4.870968  4.457143  5.705883  6.433333  3.621622  3.648649  3.189189  3.333333  5.037037  4.633333 
dram[8]:  5.333333  5.028572  5.176471  4.833333  5.727273  6.689655  4.314286  4.428571  6.062500  7.461538  4.090909  3.648649  4.000000  3.333333  5.111111  4.468750 
dram[9]:  5.303030  5.057143  5.531250  5.088235  5.472222  5.848485  4.903226  5.344828  4.476191  5.361111  3.292683  3.317073  3.677419  3.393939  4.058824  4.000000 
dram[10]:  4.837838  4.538462  5.147059  4.275000  4.850000  5.351351  4.870968  5.777778  5.529412  5.388889  3.219512  2.977778  3.687500  3.612903  3.450000  3.615385 
dram[11]:  4.550000  4.365854  5.833333  4.500000  4.853659  5.263158  7.894737  6.120000  5.000000  4.239130  3.540540  3.435897  3.896552  3.600000  3.885714  4.000000 
dram[12]:  4.255814  5.333333  4.350000  4.300000  4.466667  4.651163  7.789474  8.052631  5.250000  4.642857  4.000000  4.322581  3.468750  3.055556  4.354839  4.090909 
dram[13]:  5.323529  5.303030  3.804348  3.739130  4.853659  6.250000  5.444445  5.310345  4.846154  5.105263  4.517241  4.000000  3.515152  4.107143  3.675676  4.060606 
dram[14]:  6.206897  6.592593  4.166667  3.840909  5.500000  5.378378  4.484848  5.310345  5.428571  5.705883  3.771429  3.702703  4.259259  3.964286  4.322581  3.675676 
dram[15]:  5.171429  5.303030  4.045455  4.526316  4.604651  4.974359  4.515152  4.967742  5.194445  5.388889  4.354839  4.451613  3.677419  4.400000  4.387097  4.689655 
average row locality = 40823/8711 = 4.686374
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       134       135       138       138       105       101       127       127       103       103        78        78       105       108 
dram[1]:       124       121       132       133       139       139       103       102       127       128       101       102        75        78       108       108 
dram[2]:       124       124       132       134       140       139       101       101       128       128       102       102        76        81       105       103 
dram[3]:       123       124       133       131       139       142       100       100       129       128        99       102        78        80       105       104 
dram[4]:       126       126       130       132       139       140       100       100       129       130        99       101        76        78       105       104 
dram[5]:       126       127       131       133       138       138        99       102       130       131       100       101        77        81       103       100 
dram[6]:       124       125       134       132       138       139        99       104       129       128       100       104        81        82       101        99 
dram[7]:       126       126       131       132       136       138       101       104       128       127       100       103        80        76       104       107 
dram[8]:       126       124       134       134       135       136       101       103       128       128       101       103        78        76       106       111 
dram[9]:       125       125       135       133       139       137       102       103       126       127       101       104        77        78       106       108 
dram[10]:       127       125       133       131       136       140       103       104       126       128        99       102        81        78       106       109 
dram[11]:       130       127       133       131       139       142       102       101       128       129        99       102        77        74       104       108 
dram[12]:       131       124       132       132       141       142       100       101       127       129       100       102        75        76       103       103 
dram[13]:       129       123       133       132       139       142        99       102       127       128        99       100        80        79       104       102 
dram[14]:       128       126       133       131       138       141       100       102       128       128       100       103        79        75       102       104 
dram[15]:       129       123       136       134       138       138       101       102       125       128       103       104        78        74       104       104 
total reads: 29135
bank skew: 142/74 = 1.92
chip skew: 1829/1815 = 1.01
number of total write accesses:
dram[0]:        52        52        40        42        54        60        52        48        68        64        34        32        36        36        32        32 
dram[1]:        50        52        40        42        55        61        52        48        68        64        34        32        36        36        32        32 
dram[2]:        50        52        40        42        54        60        51        48        66        64        34        32        36        36        32        32 
dram[3]:        50        52        40        42        54        58        50        48        66        64        34        32        36        36        32        32 
dram[4]:        50        52        40        42        54        58        50        48        66        65        34        32        37        36        32        32 
dram[5]:        50        52        40        40        54        58        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        40        40        54        58        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        40        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        42        40        54        58        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        42        40        58        56        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        42        40        58        58        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        42        40        60        58        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        42        40        60        58        48        52        62        66        32        32        36        36        32        32 
dram[14]:        52        52        42        38        60        58        48        52        62        66        32        34        36        36        32        32 
dram[15]:        52        52        42        38        60        56        48        52        62        66        32        34        36        36        32        32 
total reads: 11688
bank skew: 68/32 = 2.12
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        677       996      1591      1330       254       610       255       301     11134     10185      1608      1561       588       789       700     49330
dram[1]:        716       974      1471      1309       618       241       255       293     11954     10867      1212      1743       603       727       654     49690
dram[2]:        723       970      1517      1398       258       255       254       300      5462      9803      1225      1770       613       719       729     51344
dram[3]:        668      1025      1572      1385       246       245       259       287      4768     11024      1300      1605       541       585       771     51055
dram[4]:        772       842      1162      1209       253       253       264       290      5584     11502      1273      1578       377       397       753     34121
dram[5]:        678       942      1362      1174       252       252       260       280      5413     10138      1186      1597       447       622       690     51950
dram[6]:        721       902      1287      1198       244       253       270       276      5104      9502      1370      1845       736       659       509     52439
dram[7]:        723       901      1191      1239       243       257       281       276      6087     11132      1230      1788       723       764       628     49329
dram[8]:        649       985      1200      1114       242       254       284       275      6065     10093      1106      1736       722       671       752     48313
dram[9]:        781       857      1189      1387       799       248       287       277      4979      9753      1191      1799       771       649       749     16820
dram[10]:        843       957      1314      1298       839       262       293       269      5943     11847      1335      1619      1690       748       731       617
dram[11]:        943       897      1139      1213       786       260       289       263      5743     10725      1338      1584       667       404       687       640
dram[12]:        892       897      1208      1214       817       255       282       257      5670      9050      1310      1746       382       327       675       603
dram[13]:        906       997      1344      1146       835       258       288       250      6241     10415      1365      1845       570       508     50674       442
dram[14]:        965       862      1081      1228       815       263       287       250      6134     11125      1388      1630       717       583     51283       397
dram[15]:        850      1006      1192      1057       841       252       290       254      5149      9816      1569      1791       707       601     50760       442
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635346 n_act=508 n_pre=492 n_req=2563 n_rd=3658 n_write=1468 bw_util=0.01598
n_activity=24752 dram_eff=0.4142
bk0: 250a 640063i bk1: 248a 639979i bk2: 268a 639924i bk3: 270a 639840i bk4: 276a 639702i bk5: 276a 639616i bk6: 210a 639970i bk7: 202a 639952i bk8: 254a 639771i bk9: 254a 639757i bk10: 206a 640317i bk11: 206a 640217i bk12: 156a 640416i bk13: 156a 640374i bk14: 210a 640435i bk15: 216a 640415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0063822
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635330 n_act=525 n_pre=509 n_req=2554 n_rd=3640 n_write=1468 bw_util=0.01593
n_activity=24733 dram_eff=0.4131
bk0: 248a 639909i bk1: 242a 639839i bk2: 264a 640104i bk3: 266a 640096i bk4: 278a 639807i bk5: 278a 639552i bk6: 206a 640121i bk7: 204a 640139i bk8: 254a 639721i bk9: 256a 639756i bk10: 202a 640181i bk11: 204a 640158i bk12: 150a 640402i bk13: 156a 640388i bk14: 216a 640416i bk15: 216a 640342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00555129
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635350 n_act=520 n_pre=504 n_req=2549 n_rd=3640 n_write=1458 bw_util=0.01589
n_activity=24509 dram_eff=0.416
bk0: 248a 640028i bk1: 248a 639909i bk2: 264a 640146i bk3: 268a 640019i bk4: 280a 639663i bk5: 278a 639505i bk6: 202a 640161i bk7: 202a 639962i bk8: 256a 639773i bk9: 256a 639656i bk10: 204a 640252i bk11: 204a 640224i bk12: 152a 640555i bk13: 162a 640401i bk14: 210a 640373i bk15: 206a 640401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00619513
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635338 n_act=532 n_pre=516 n_req=2543 n_rd=3634 n_write=1452 bw_util=0.01586
n_activity=24685 dram_eff=0.4121
bk0: 246a 640104i bk1: 248a 639988i bk2: 266a 640093i bk3: 262a 639922i bk4: 278a 639799i bk5: 284a 639635i bk6: 200a 640153i bk7: 200a 640216i bk8: 258a 639682i bk9: 256a 639711i bk10: 198a 640315i bk11: 204a 640261i bk12: 156a 640445i bk13: 160a 640310i bk14: 210a 640385i bk15: 208a 640353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00480457
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635368 n_act=517 n_pre=501 n_req=2543 n_rd=3630 n_write=1456 bw_util=0.01586
n_activity=24424 dram_eff=0.4165
bk0: 252a 640009i bk1: 252a 639878i bk2: 260a 640029i bk3: 264a 639928i bk4: 278a 639748i bk5: 280a 639633i bk6: 200a 640144i bk7: 200a 640019i bk8: 258a 639799i bk9: 260a 639648i bk10: 198a 640286i bk11: 202a 640275i bk12: 152a 640327i bk13: 156a 640313i bk14: 210a 640358i bk15: 208a 640350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00481081
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635306 n_act=544 n_pre=528 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.01588
n_activity=24691 dram_eff=0.4126
bk0: 252a 640037i bk1: 254a 639898i bk2: 262a 640046i bk3: 266a 640010i bk4: 276a 639850i bk5: 276a 639756i bk6: 198a 640143i bk7: 204a 639977i bk8: 260a 639727i bk9: 262a 639717i bk10: 200a 640291i bk11: 202a 640256i bk12: 154a 640418i bk13: 162a 640440i bk14: 206a 640391i bk15: 200a 640330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00447564
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635224 n_act=581 n_pre=565 n_req=2551 n_rd=3638 n_write=1464 bw_util=0.01591
n_activity=24746 dram_eff=0.4123
bk0: 248a 640006i bk1: 250a 639827i bk2: 268a 639969i bk3: 264a 639896i bk4: 276a 639697i bk5: 278a 639580i bk6: 198a 639982i bk7: 208a 639926i bk8: 258a 639642i bk9: 256a 639737i bk10: 200a 640291i bk11: 208a 640238i bk12: 162a 640449i bk13: 164a 640271i bk14: 202a 640388i bk15: 198a 640340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0051943
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635260 n_act=565 n_pre=549 n_req=2549 n_rd=3638 n_write=1460 bw_util=0.01589
n_activity=24813 dram_eff=0.4109
bk0: 252a 639970i bk1: 252a 639965i bk2: 262a 639959i bk3: 264a 639957i bk4: 272a 639873i bk5: 276a 639702i bk6: 202a 640074i bk7: 208a 639953i bk8: 256a 639756i bk9: 254a 639692i bk10: 200a 640358i bk11: 206a 640359i bk12: 160a 640353i bk13: 152a 640331i bk14: 208a 640459i bk15: 214a 640368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00476872
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635338 n_act=519 n_pre=503 n_req=2556 n_rd=3648 n_write=1464 bw_util=0.01594
n_activity=24524 dram_eff=0.4169
bk0: 252a 639949i bk1: 248a 639931i bk2: 268a 639977i bk3: 268a 639960i bk4: 270a 639900i bk5: 272a 639789i bk6: 202a 640011i bk7: 206a 639969i bk8: 256a 639744i bk9: 256a 639685i bk10: 202a 640352i bk11: 206a 640252i bk12: 156a 640394i bk13: 152a 640367i bk14: 212a 640443i bk15: 222a 640238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00597844
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635266 n_act=556 n_pre=540 n_req=2555 n_rd=3652 n_write=1458 bw_util=0.01593
n_activity=24782 dram_eff=0.4124
bk0: 250a 639873i bk1: 250a 639901i bk2: 270a 640073i bk3: 266a 640067i bk4: 278a 639653i bk5: 274a 639657i bk6: 204a 640143i bk7: 206a 640058i bk8: 252a 639772i bk9: 254a 639603i bk10: 202a 640219i bk11: 208a 640121i bk12: 154a 640431i bk13: 156a 640345i bk14: 212a 640362i bk15: 216a 640390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00512103
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635206 n_act=583 n_pre=567 n_req=2558 n_rd=3656 n_write=1460 bw_util=0.01595
n_activity=24729 dram_eff=0.4138
bk0: 254a 639869i bk1: 250a 639837i bk2: 266a 639977i bk3: 262a 639865i bk4: 272a 639539i bk5: 280a 639538i bk6: 206a 640144i bk7: 208a 640082i bk8: 252a 639819i bk9: 256a 639662i bk10: 198a 640247i bk11: 204a 640051i bk12: 162a 640386i bk13: 156a 640383i bk14: 212a 640329i bk15: 218a 640220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00610159
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635254 n_act=561 n_pre=545 n_req=2556 n_rd=3652 n_write=1460 bw_util=0.01594
n_activity=24978 dram_eff=0.4093
bk0: 260a 639853i bk1: 254a 639838i bk2: 266a 639962i bk3: 262a 640027i bk4: 278a 639729i bk5: 284a 639631i bk6: 204a 640255i bk7: 202a 640147i bk8: 256a 639869i bk9: 258a 639535i bk10: 198a 640345i bk11: 204a 640303i bk12: 154a 640497i bk13: 148a 640528i bk14: 208a 640456i bk15: 216a 640322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00499788
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635280 n_act=556 n_pre=540 n_req=2548 n_rd=3636 n_write=1460 bw_util=0.01589
n_activity=24779 dram_eff=0.4113
bk0: 262a 639831i bk1: 248a 639900i bk2: 264a 640058i bk3: 264a 640036i bk4: 282a 639485i bk5: 284a 639598i bk6: 200a 640204i bk7: 202a 640030i bk8: 254a 639860i bk9: 258a 639620i bk10: 200a 640328i bk11: 204a 640262i bk12: 150a 640399i bk13: 152a 640369i bk14: 206a 640416i bk15: 206a 640417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00557156
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635272 n_act=558 n_pre=542 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.0159
n_activity=24843 dram_eff=0.4106
bk0: 258a 639976i bk1: 246a 639867i bk2: 266a 639963i bk3: 264a 640042i bk4: 278a 639647i bk5: 284a 639670i bk6: 198a 640198i bk7: 204a 640069i bk8: 254a 639855i bk9: 256a 639683i bk10: 198a 640419i bk11: 200a 640232i bk12: 160a 640459i bk13: 158a 640412i bk14: 208a 640217i bk15: 204a 640296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00469857
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635306 n_act=541 n_pre=525 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.0159
n_activity=24639 dram_eff=0.414
bk0: 256a 640033i bk1: 252a 640011i bk2: 266a 639953i bk3: 262a 640052i bk4: 276a 639745i bk5: 282a 639630i bk6: 200a 640065i bk7: 204a 640036i bk8: 256a 639783i bk9: 256a 639662i bk10: 200a 640142i bk11: 206a 640112i bk12: 158a 640542i bk13: 150a 640479i bk14: 204a 640344i bk15: 208a 640243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00512259
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=641472 n_nop=635294 n_act=546 n_pre=530 n_req=2551 n_rd=3642 n_write=1460 bw_util=0.01591
n_activity=24660 dram_eff=0.4138
bk0: 258a 639924i bk1: 246a 639876i bk2: 272a 639900i bk3: 268a 639983i bk4: 276a 639701i bk5: 276a 639689i bk6: 202a 640113i bk7: 204a 640089i bk8: 250a 639769i bk9: 256a 639609i bk10: 206a 640373i bk11: 208a 640302i bk12: 156a 640469i bk13: 148a 640453i bk14: 208a 640456i bk15: 208a 640403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00562145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62709, Miss = 1829, Miss_rate = 0.029, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 64300, Miss = 1820, Miss_rate = 0.028, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 56436, Miss = 1820, Miss_rate = 0.032, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 56204, Miss = 1817, Miss_rate = 0.032, Pending_hits = 408, Reservation_fails = 68
L2_cache_bank[4]: Access = 56923, Miss = 1815, Miss_rate = 0.032, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 55998, Miss = 1817, Miss_rate = 0.032, Pending_hits = 372, Reservation_fails = 252
L2_cache_bank[6]: Access = 54857, Miss = 1819, Miss_rate = 0.033, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 57803, Miss = 1819, Miss_rate = 0.031, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57043, Miss = 1824, Miss_rate = 0.032, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 39985, Miss = 1826, Miss_rate = 0.046, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 27813, Miss = 1828, Miss_rate = 0.066, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 25584, Miss = 1826, Miss_rate = 0.071, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23394, Miss = 1818, Miss_rate = 0.078, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 57604, Miss = 1818, Miss_rate = 0.032, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 58224, Miss = 1818, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 55757, Miss = 1821, Miss_rate = 0.033, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 810634
L2_total_cache_misses = 29135
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 6186
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1081896
icnt_total_pkts_simt_to_mem=1872320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.9079
	minimum = 6
	maximum = 162
Network latency average = 21.9868
	minimum = 6
	maximum = 162
Slowest packet = 1621137
Flit latency average = 32.4888
	minimum = 6
	maximum = 158
Slowest flit = 2953951
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00661406
	minimum = 0 (at node 0)
	maximum = 0.0926259 (at node 7)
Accepted packet rate average = 0.00661406
	minimum = 0 (at node 0)
	maximum = 0.0926259 (at node 7)
Injected flit rate average = 0.0154908
	minimum = 0 (at node 0)
	maximum = 0.13759 (at node 7)
Accepted flit rate average= 0.0154908
	minimum = 0 (at node 0)
	maximum = 0.283273 (at node 7)
Injected packet length average = 2.34211
Accepted packet length average = 2.34211
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.611 (25 samples)
	minimum = 6 (25 samples)
	maximum = 93.88 (25 samples)
Network latency average = 12.0606 (25 samples)
	minimum = 6 (25 samples)
	maximum = 83.64 (25 samples)
Flit latency average = 11.7777 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.36 (25 samples)
Fragmentation average = 7.49998e-05 (25 samples)
	minimum = 0 (25 samples)
	maximum = 7.84 (25 samples)
Injected packet rate average = 0.0280092 (25 samples)
	minimum = 0.0142078 (25 samples)
	maximum = 0.0590915 (25 samples)
Accepted packet rate average = 0.0280092 (25 samples)
	minimum = 0.0142078 (25 samples)
	maximum = 0.0590915 (25 samples)
Injected flit rate average = 0.0621915 (25 samples)
	minimum = 0.0271285 (25 samples)
	maximum = 0.164484 (25 samples)
Accepted flit rate average = 0.0621915 (25 samples)
	minimum = 0.0265809 (25 samples)
	maximum = 0.14322 (25 samples)
Injected packet size average = 2.2204 (25 samples)
Accepted packet size average = 2.2204 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 2 sec (362 sec)
gpgpu_simulation_rate = 131893 (inst/sec)
gpgpu_simulation_rate = 2327 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,842465)
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,842465)
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,842465)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,842465)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,842465)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,842465)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 844465  inst.: 47940531 (ipc=97.6) sim_rate=132067 (inst/sec) elapsed = 0:0:06:03 / Sun Jul 29 09:48:13 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,0,0) tid=(304,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2237,842465), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2243,842465), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3207,842465), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3211,842465), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3234,842465), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3306,842465), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 3.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 3307
gpu_sim_insn = 265690
gpu_ipc =      80.3417
gpu_tot_sim_cycle = 845772
gpu_tot_sim_insn = 48011097
gpu_tot_ipc =      56.7660
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88066
gpu_total_sim_rate=132261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2869826
	L1I_total_cache_misses = 5833
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200729, Miss = 59826, Miss_rate = 0.298, Pending_hits = 4608, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153146, Miss = 44055, Miss_rate = 0.288, Pending_hits = 4325, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202533, Miss = 60379, Miss_rate = 0.298, Pending_hits = 4670, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201767, Miss = 60351, Miss_rate = 0.299, Pending_hits = 4312, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98672, Miss = 41122, Miss_rate = 0.417, Pending_hits = 4068, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 156106, Miss = 61586, Miss_rate = 0.395, Pending_hits = 5550, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108097, Miss = 45964, Miss_rate = 0.425, Pending_hits = 5222, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 153020, Miss = 59766, Miss_rate = 0.391, Pending_hits = 6188, Reservation_fails = 139571
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146223, Miss = 56936, Miss_rate = 0.389, Pending_hits = 4299, Reservation_fails = 120234
	L1D_total_cache_accesses = 2171274
	L1D_total_cache_misses = 784694
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 67344
	L1D_total_cache_reservation_fails = 1556527
	L1D_cache_data_port_util = 0.201
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83005
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1300721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82474
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1143226
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2863993
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5833
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16452, 16434, 16417, 16414, 16417, 16413, 16382, 16378, 11758, 11754, 11758, 11754, 11486, 11482, 11486, 11482, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 166760384
gpgpu_n_tot_w_icount = 5211262
gpgpu_n_stall_shd_mem = 2222114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67539
gpgpu_n_mem_write_global = 742900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6347202
gpgpu_n_store_insn = 3075056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2446924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2222114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3066529	W0_Idle:1073196	W0_Scoreboard:3807669	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1350676
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540312 {8:67539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39928672 {40:579568,72:85425,136:77907,}
traffic_breakdown_coretomem[INST_ACC_R] = 2656 {8:332,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9185304 {136:67539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5943200 {8:742900,}
traffic_breakdown_memtocore[INST_ACC_R] = 45152 {136:332,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 198 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 845771 
mrq_lat_table:28590 	6077 	3406 	1502 	1006 	352 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790051 	20229 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138817 	70963 	156908 	442094 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35485 	24534 	7067 	460 	14 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	389991 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1657 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        40        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        40        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        40        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        40        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        40        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        40        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        38        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        40        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        40        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        40        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        40        32        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        37        33        40        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.900000  5.028572  4.139535  6.241379  5.818182  4.950000  5.064516  5.137931  5.735294  7.148148  4.151515  3.648649  4.956522  3.931035  5.074074  4.666667 
dram[1]:  4.350000  4.325000  8.380953  6.629630  5.243243  4.761905  5.344828  6.521739  4.875000  5.388889  3.292683  3.621622  3.580645  4.222222  4.827586  5.000000 
dram[2]:  5.437500  5.866667  6.518518  6.206897  5.542857  4.853659  5.629630  5.137931  5.243243  4.974359  3.317073  3.435897  4.869565  4.034483  4.419355  3.970588 
dram[3]:  6.653846  5.677419  5.363636  4.641026  5.361111  5.714286  6.521739  6.434783  4.642857  4.619048  4.030303  3.621622  3.677419  3.135135  3.805556  4.387097 
dram[4]:  6.285714  4.564103  4.461538  4.550000  5.676471  5.351351  7.142857  5.103448  5.735294  5.324324  4.925926  3.800000  3.138889  3.562500  5.269231  5.230769 
dram[5]:  4.631579  5.114286  4.069767  3.851064  7.384615  7.538462  5.137931  4.903226  4.780488  5.102564  4.322581  4.586207  3.484848  3.342857  4.500000  3.882353 
dram[6]:  4.350000  3.847826  3.653061  3.829787  6.857143  6.354839  5.518518  5.777778  5.000000  5.600000  3.621622  4.121212  3.400000  3.371428  3.694444  3.358974 
dram[7]:  4.400000  4.045455  4.069767  3.829787  6.129032  6.322581  4.870968  4.457143  5.705883  6.433333  3.621622  3.648649  3.189189  3.333333  5.037037  4.633333 
dram[8]:  5.333333  5.028572  5.171429  4.918919  5.727273  6.689655  4.314286  4.428571  6.062500  7.461538  4.090909  3.648649  4.000000  3.333333  5.111111  4.468750 
dram[9]:  5.303030  5.057143  5.484848  5.171429  5.472222  5.848485  4.903226  5.344828  4.476191  5.361111  3.292683  3.317073  3.677419  3.393939  4.058824  4.000000 
dram[10]:  4.837838  4.538462  5.142857  4.365854  4.850000  5.351351  4.870968  5.777778  5.529412  5.388889  3.219512  2.977778  3.687500  3.612903  3.450000  3.615385 
dram[11]:  4.550000  4.365854  5.774194  4.589744  4.853659  5.263158  7.894737  6.120000  4.897436  4.239130  3.540540  3.435897  3.896552  3.600000  3.885714  4.000000 
dram[12]:  4.255814  5.333333  4.365854  4.390244  4.466667  4.651163  7.789474  8.052631  5.162162  4.642857  4.000000  4.322581  3.468750  3.055556  4.354839  4.090909 
dram[13]:  5.323529  5.303030  3.808511  3.829787  4.853659  6.250000  5.444445  5.310345  4.775000  5.105263  4.517241  4.000000  3.515152  4.107143  3.675676  4.060606 
dram[14]:  6.206897  6.592593  4.162791  3.933333  5.500000  5.378378  4.484848  5.310345  5.333333  5.705883  3.771429  3.702703  4.259259  3.964286  4.322581  3.675676 
dram[15]:  5.171429  5.303030  4.066667  4.615385  4.604651  4.974359  4.515152  4.967742  5.108108  5.388889  4.354839  4.451613  3.677419  4.400000  4.387097  4.689655 
average row locality = 41031/8755 = 4.686579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       136       137       138       138       105       101       127       129       103       103        78        78       105       108 
dram[1]:       124       121       134       135       139       139       103       102       127       130       101       102        75        78       108       108 
dram[2]:       124       124       134       136       140       139       101       101       128       130       102       102        76        81       105       103 
dram[3]:       123       124       135       135       139       142       100       100       129       130        99       102        78        80       105       104 
dram[4]:       126       126       132       136       139       140       100       100       129       132        99       101        76        78       105       104 
dram[5]:       126       127       133       137       138       138        99       102       130       133       100       101        77        81       103       100 
dram[6]:       124       125       137       136       138       139        99       104       129       130       100       104        81        82       101        99 
dram[7]:       126       126       133       136       136       138       101       104       128       127       100       103        80        76       104       107 
dram[8]:       126       124       137       138       135       136       101       103       128       128       101       103        78        76       106       111 
dram[9]:       125       125       137       137       139       137       102       103       126       127       101       104        77        78       106       108 
dram[10]:       127       125       136       135       136       140       103       104       126       128        99       102        81        78       106       109 
dram[11]:       130       127       135       135       139       142       102       101       129       129        99       102        77        74       104       108 
dram[12]:       131       124       135       136       141       142       100       101       129       129       100       102        75        76       103       103 
dram[13]:       129       123       135       136       139       142        99       102       129       128        99       100        80        79       104       102 
dram[14]:       128       126       135       135       138       141       100       102       130       128       100       103        79        75       102       104 
dram[15]:       129       123       139       138       138       138       101       102       127       128       103       104        78        74       104       104 
total reads: 29253
bank skew: 142/74 = 1.92
chip skew: 1835/1823 = 1.01
number of total write accesses:
dram[0]:        52        52        42        44        54        60        52        48        68        64        34        32        36        36        32        32 
dram[1]:        50        52        42        44        55        61        52        48        68        64        34        32        36        36        32        32 
dram[2]:        50        52        42        44        54        60        51        48        66        64        34        32        36        36        32        32 
dram[3]:        50        52        42        46        54        58        50        48        66        64        34        32        36        36        32        32 
dram[4]:        50        52        42        46        54        58        50        48        66        65        34        32        37        36        32        32 
dram[5]:        50        52        42        44        54        58        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        42        44        54        58        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        42        44        54        58        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        44        44        54        58        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        44        44        58        56        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        44        44        58        58        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        44        44        60        58        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        44        44        60        58        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        44        44        60        58        48        52        62        66        32        32        36        36        32        32 
dram[14]:        52        52        44        42        60        58        48        52        62        66        32        34        36        36        32        32 
dram[15]:        52        52        44        42        60        56        48        52        62        66        32        34        36        36        32        32 
total reads: 11778
bank skew: 68/32 = 2.12
chip skew: 738/732 = 1.01
average mf latency per bank:
dram[0]:        680       996      1558      1303       254       610       255       301     11134     10082      1608      1561       588       789       700     49330
dram[1]:        716       974      1440      1283       618       241       255       293     11954     10758      1212      1743       603       727       654     49690
dram[2]:        723       970      1485      1370       258       255       254       300      5462      9705      1225      1770       613       719       729     51344
dram[3]:        668      1025      1539      1329       246       245       259       287      4768     10914      1300      1605       541       585       771     51055
dram[4]:        772       842      1137      1161       253       253       264       290      5584     11387      1273      1578       377       397       753     34121
dram[5]:        678       942      1333      1126       252       252       260       280      5413     10039      1186      1597       447       622       690     51950
dram[6]:        721       902      1255      1150       244       253       270       276      5104      9408      1370      1845       736       659       509     52439
dram[7]:        723       901      1166      1189       243       257       281       276      6087     11132      1230      1788       723       764       628     49329
dram[8]:        649       985      1171      1070       242       254       284       275      6065     10093      1106      1736       722       671       752     48313
dram[9]:        781       857      1165      1331       799       248       287       277      4979      9753      1191      1799       771       649       749     16820
dram[10]:        843       957      1281      1245       839       262       293       269      5943     11847      1335      1619      1690       748       731       617
dram[11]:        943       897      1116      1163       786       260       289       263      5714     10725      1338      1584       667       404       687       640
dram[12]:        892       897      1178      1165       817       255       282       257      5613      9050      1310      1746       382       327       675       603
dram[13]:        906       997      1317      1099       835       258       288       250      6179     10415      1365      1845       570       508     50674       442
dram[14]:        965       862      1060      1178       815       263       287       250      6072     11125      1388      1630       717       583     51283       397
dram[15]:        850      1006      1163      1015       841       252       290       254      5098      9816      1569      1791       707       601     50760       442
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637838 n_act=511 n_pre=495 n_req=2573 n_rd=3670 n_write=1476 bw_util=0.01598
n_activity=24867 dram_eff=0.4139
bk0: 250a 642582i bk1: 248a 642499i bk2: 272a 642401i bk3: 274a 642315i bk4: 276a 642218i bk5: 276a 642132i bk6: 210a 642486i bk7: 202a 642469i bk8: 254a 642288i bk9: 258a 642259i bk10: 206a 642834i bk11: 206a 642735i bk12: 156a 642935i bk13: 156a 642893i bk14: 210a 642954i bk15: 216a 642934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00648147
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637822 n_act=528 n_pre=512 n_req=2564 n_rd=3652 n_write=1476 bw_util=0.01593
n_activity=24848 dram_eff=0.4127
bk0: 248a 642428i bk1: 242a 642359i bk2: 268a 642581i bk3: 270a 642571i bk4: 278a 642323i bk5: 278a 642068i bk6: 206a 642637i bk7: 204a 642656i bk8: 254a 642239i bk9: 260a 642258i bk10: 202a 642698i bk11: 204a 642675i bk12: 150a 642921i bk13: 156a 642907i bk14: 216a 642935i bk15: 216a 642861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00565071
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637842 n_act=523 n_pre=507 n_req=2559 n_rd=3652 n_write=1466 bw_util=0.01589
n_activity=24624 dram_eff=0.4157
bk0: 248a 642548i bk1: 248a 642429i bk2: 268a 642627i bk3: 272a 642494i bk4: 280a 642179i bk5: 278a 642021i bk6: 202a 642677i bk7: 202a 642479i bk8: 256a 642290i bk9: 260a 642157i bk10: 204a 642768i bk11: 204a 642740i bk12: 152a 643074i bk13: 162a 642921i bk14: 210a 642893i bk15: 206a 642921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00624699
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637822 n_act=535 n_pre=519 n_req=2557 n_rd=3650 n_write=1464 bw_util=0.01588
n_activity=24844 dram_eff=0.4117
bk0: 246a 642624i bk1: 248a 642508i bk2: 270a 642570i bk3: 270a 642361i bk4: 278a 642315i bk5: 284a 642151i bk6: 200a 642669i bk7: 200a 642733i bk8: 258a 642199i bk9: 260a 642212i bk10: 198a 642831i bk11: 204a 642777i bk12: 156a 642964i bk13: 160a 642830i bk14: 210a 642905i bk15: 208a 642873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00489914
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637852 n_act=520 n_pre=504 n_req=2557 n_rd=3646 n_write=1468 bw_util=0.01588
n_activity=24583 dram_eff=0.4161
bk0: 252a 642529i bk1: 252a 642398i bk2: 264a 642510i bk3: 272a 642365i bk4: 278a 642264i bk5: 280a 642149i bk6: 200a 642661i bk7: 200a 642537i bk8: 258a 642317i bk9: 264a 642150i bk10: 198a 642802i bk11: 202a 642791i bk12: 152a 642845i bk13: 156a 642832i bk14: 210a 642877i bk15: 208a 642869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0048479
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637790 n_act=547 n_pre=531 n_req=2561 n_rd=3650 n_write=1472 bw_util=0.01591
n_activity=24848 dram_eff=0.4123
bk0: 252a 642557i bk1: 254a 642418i bk2: 266a 642527i bk3: 274a 642449i bk4: 276a 642366i bk5: 276a 642272i bk6: 198a 642659i bk7: 204a 642494i bk8: 260a 642245i bk9: 266a 642217i bk10: 200a 642807i bk11: 202a 642772i bk12: 154a 642936i bk13: 162a 642959i bk14: 206a 642911i bk15: 200a 642850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.004542
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637706 n_act=584 n_pre=568 n_req=2566 n_rd=3656 n_write=1476 bw_util=0.01594
n_activity=24911 dram_eff=0.412
bk0: 248a 642525i bk1: 250a 642347i bk2: 274a 642442i bk3: 272a 642332i bk4: 276a 642213i bk5: 278a 642097i bk6: 198a 642499i bk7: 208a 642444i bk8: 258a 642160i bk9: 260a 642237i bk10: 200a 642807i bk11: 208a 642755i bk12: 162a 642966i bk13: 164a 642790i bk14: 202a 642907i bk15: 198a 642859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00528269
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8062f700, atomic=0 1 entries : 0x7f9e45abb4e0 :  mf: uid=6692410, sid03:w08, part=7, addr=0x8062f700, load , size=128, unknown  status = IN_PARTITION_DRAM (845771), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637751 n_act=567 n_pre=551 n_req=2561 n_rd=3649 n_write=1472 bw_util=0.0159
n_activity=24943 dram_eff=0.4106
bk0: 252a 642489i bk1: 252a 642485i bk2: 266a 642436i bk3: 271a 642398i bk4: 272a 642389i bk5: 276a 642218i bk6: 202a 642590i bk7: 208a 642471i bk8: 256a 642274i bk9: 254a 642210i bk10: 200a 642876i bk11: 206a 642877i bk12: 160a 642871i bk13: 152a 642849i bk14: 208a 642977i bk15: 214a 642887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00486654
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637826 n_act=521 n_pre=505 n_req=2569 n_rd=3662 n_write=1476 bw_util=0.01596
n_activity=24673 dram_eff=0.4165
bk0: 252a 642468i bk1: 248a 642450i bk2: 274a 642445i bk3: 276a 642396i bk4: 270a 642417i bk5: 272a 642306i bk6: 202a 642528i bk7: 206a 642486i bk8: 256a 642262i bk9: 256a 642203i bk10: 202a 642870i bk11: 206a 642770i bk12: 156a 642912i bk13: 152a 642885i bk14: 212a 642961i bk15: 222a 642756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00603891
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637756 n_act=558 n_pre=542 n_req=2567 n_rd=3664 n_write=1470 bw_util=0.01594
n_activity=24918 dram_eff=0.4121
bk0: 250a 642392i bk1: 250a 642421i bk2: 274a 642550i bk3: 274a 642502i bk4: 278a 642169i bk5: 274a 642173i bk6: 204a 642660i bk7: 206a 642576i bk8: 252a 642290i bk9: 254a 642121i bk10: 202a 642737i bk11: 208a 642639i bk12: 154a 642949i bk13: 156a 642863i bk14: 212a 642880i bk15: 216a 642908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00520039
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637694 n_act=585 n_pre=569 n_req=2571 n_rd=3670 n_write=1472 bw_util=0.01597
n_activity=24878 dram_eff=0.4134
bk0: 254a 642389i bk1: 250a 642357i bk2: 272a 642445i bk3: 270a 642300i bk4: 272a 642055i bk5: 280a 642054i bk6: 206a 642660i bk7: 208a 642598i bk8: 252a 642337i bk9: 256a 642180i bk10: 198a 642765i bk11: 204a 642569i bk12: 162a 642904i bk13: 156a 642901i bk14: 212a 642848i bk15: 218a 642739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00622059
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637740 n_act=564 n_pre=548 n_req=2569 n_rd=3666 n_write=1472 bw_util=0.01596
n_activity=25129 dram_eff=0.4089
bk0: 260a 642372i bk1: 254a 642357i bk2: 270a 642438i bk3: 270a 642462i bk4: 278a 642245i bk5: 284a 642148i bk6: 204a 642772i bk7: 202a 642664i bk8: 258a 642375i bk9: 258a 642051i bk10: 198a 642863i bk11: 204a 642821i bk12: 154a 643016i bk13: 148a 643047i bk14: 208a 642975i bk15: 216a 642841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0051212
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637762 n_act=559 n_pre=543 n_req=2563 n_rd=3654 n_write=1472 bw_util=0.01592
n_activity=24951 dram_eff=0.4109
bk0: 262a 642350i bk1: 248a 642419i bk2: 270a 642526i bk3: 272a 642475i bk4: 282a 642001i bk5: 284a 642114i bk6: 200a 642721i bk7: 202a 642547i bk8: 258a 642362i bk9: 258a 642136i bk10: 200a 642845i bk11: 204a 642781i bk12: 150a 642918i bk13: 152a 642888i bk14: 206a 642935i bk15: 206a 642936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00562742
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637756 n_act=561 n_pre=545 n_req=2564 n_rd=3652 n_write=1476 bw_util=0.01593
n_activity=25002 dram_eff=0.4102
bk0: 258a 642496i bk1: 246a 642387i bk2: 270a 642440i bk3: 272a 642481i bk4: 278a 642163i bk5: 284a 642186i bk6: 198a 642714i bk7: 204a 642586i bk8: 258a 642356i bk9: 256a 642199i bk10: 198a 642936i bk11: 200a 642750i bk12: 160a 642977i bk13: 158a 642931i bk14: 208a 642737i bk15: 204a 642816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00478889
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637790 n_act=544 n_pre=528 n_req=2564 n_rd=3652 n_write=1476 bw_util=0.01593
n_activity=24798 dram_eff=0.4136
bk0: 256a 642553i bk1: 252a 642531i bk2: 270a 642434i bk3: 270a 642487i bk4: 276a 642261i bk5: 282a 642146i bk6: 200a 642582i bk7: 204a 642553i bk8: 260a 642285i bk9: 256a 642178i bk10: 200a 642658i bk11: 206a 642629i bk12: 158a 643060i bk13: 150a 642998i bk14: 204a 642864i bk15: 208a 642763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00523921
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=643990 n_nop=637776 n_act=549 n_pre=533 n_req=2566 n_rd=3660 n_write=1472 bw_util=0.01594
n_activity=24832 dram_eff=0.4133
bk0: 258a 642444i bk1: 246a 642396i bk2: 278a 642364i bk3: 276a 642418i bk4: 276a 642217i bk5: 276a 642205i bk6: 202a 642630i bk7: 204a 642606i bk8: 254a 642271i bk9: 256a 642125i bk10: 206a 642889i bk11: 208a 642819i bk12: 156a 642987i bk13: 148a 642972i bk14: 208a 642976i bk15: 208a 642923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00576406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62719, Miss = 1835, Miss_rate = 0.029, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 64307, Miss = 1826, Miss_rate = 0.028, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 56442, Miss = 1826, Miss_rate = 0.032, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 56217, Miss = 1825, Miss_rate = 0.032, Pending_hits = 409, Reservation_fails = 68
L2_cache_bank[4]: Access = 56939, Miss = 1823, Miss_rate = 0.032, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 56015, Miss = 1825, Miss_rate = 0.033, Pending_hits = 373, Reservation_fails = 252
L2_cache_bank[6]: Access = 54874, Miss = 1828, Miss_rate = 0.033, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 57812, Miss = 1825, Miss_rate = 0.032, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57050, Miss = 1831, Miss_rate = 0.032, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 39991, Miss = 1832, Miss_rate = 0.046, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 27820, Miss = 1835, Miss_rate = 0.066, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 25591, Miss = 1833, Miss_rate = 0.072, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23403, Miss = 1827, Miss_rate = 0.078, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 57613, Miss = 1826, Miss_rate = 0.032, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 58232, Miss = 1826, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 55767, Miss = 1830, Miss_rate = 0.033, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 810792
L2_total_cache_misses = 29253
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 6188
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 217
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1082318
icnt_total_pkts_simt_to_mem=1872838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.79114
	minimum = 6
	maximum = 20
Network latency average = 8.87658
	minimum = 6
	maximum = 15
Slowest packet = 1621270
Flit latency average = 7.35426
	minimum = 6
	maximum = 12
Slowest flit = 2954218
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00308242
	minimum = 0 (at node 5)
	maximum = 0.00937406 (at node 2)
Accepted packet rate average = 0.00308242
	minimum = 0 (at node 5)
	maximum = 0.00937406 (at node 2)
Injected flit rate average = 0.00916921
	minimum = 0 (at node 5)
	maximum = 0.0287269 (at node 2)
Accepted flit rate average= 0.00916921
	minimum = 0 (at node 5)
	maximum = 0.0269126 (at node 2)
Injected packet length average = 2.97468
Accepted packet length average = 2.97468
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4256 (26 samples)
	minimum = 6 (26 samples)
	maximum = 91.0385 (26 samples)
Network latency average = 11.9382 (26 samples)
	minimum = 6 (26 samples)
	maximum = 81 (26 samples)
Flit latency average = 11.6076 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.7308 (26 samples)
Fragmentation average = 7.21152e-05 (26 samples)
	minimum = 0 (26 samples)
	maximum = 7.53846 (26 samples)
Injected packet rate average = 0.0270505 (26 samples)
	minimum = 0.0136613 (26 samples)
	maximum = 0.0571793 (26 samples)
Accepted packet rate average = 0.0270505 (26 samples)
	minimum = 0.0136613 (26 samples)
	maximum = 0.0571793 (26 samples)
Injected flit rate average = 0.0601522 (26 samples)
	minimum = 0.0260851 (26 samples)
	maximum = 0.159262 (26 samples)
Accepted flit rate average = 0.0601522 (26 samples)
	minimum = 0.0255586 (26 samples)
	maximum = 0.138747 (26 samples)
Injected packet size average = 2.2237 (26 samples)
Accepted packet size average = 2.2237 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 3 sec (363 sec)
gpgpu_simulation_rate = 132261 (inst/sec)
gpgpu_simulation_rate = 2329 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,845772)
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,845772)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 850772  inst.: 48231353 (ipc=44.1) sim_rate=132503 (inst/sec) elapsed = 0:0:06:04 / Sun Jul 29 09:48:14 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5624,845772), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8048,845772), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 5.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 8049
gpu_sim_insn = 314944
gpu_ipc =      39.1283
gpu_tot_sim_cycle = 853821
gpu_tot_sim_insn = 48326041
gpu_tot_ipc =      56.5997
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88066
gpu_total_sim_rate=132763

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2876535
	L1I_total_cache_misses = 5996
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200729, Miss = 59826, Miss_rate = 0.298, Pending_hits = 4608, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153146, Miss = 44055, Miss_rate = 0.288, Pending_hits = 4325, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202533, Miss = 60379, Miss_rate = 0.298, Pending_hits = 4670, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201767, Miss = 60351, Miss_rate = 0.299, Pending_hits = 4312, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98672, Miss = 41122, Miss_rate = 0.417, Pending_hits = 4068, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 157333, Miss = 62009, Miss_rate = 0.394, Pending_hits = 5563, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108247, Miss = 46021, Miss_rate = 0.425, Pending_hits = 5224, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 153020, Miss = 59766, Miss_rate = 0.391, Pending_hits = 6188, Reservation_fails = 139571
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146223, Miss = 56936, Miss_rate = 0.389, Pending_hits = 4299, Reservation_fails = 120234
	L1D_total_cache_accesses = 2172651
	L1D_total_cache_misses = 785174
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 67359
	L1D_total_cache_reservation_fails = 1556527
	L1D_cache_data_port_util = 0.200
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83199
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1301603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82668
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1143226
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2870539
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5996
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16452, 16434, 16417, 16414, 16417, 16413, 16382, 16378, 11758, 11754, 11758, 11754, 11486, 11482, 11486, 11482, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 167138112
gpgpu_n_tot_w_icount = 5223066
gpgpu_n_stall_shd_mem = 2222591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67569
gpgpu_n_mem_write_global = 743350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6361602
gpgpu_n_store_insn = 3089456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2222591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3066823	W0_Idle:1078863	W0_Scoreboard:3817278	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1362480
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540552 {8:67569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39989872 {40:579568,72:85425,136:78357,}
traffic_breakdown_coretomem[INST_ACC_R] = 2768 {8:346,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9189384 {136:67569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5946800 {8:743350,}
traffic_breakdown_memtocore[INST_ACC_R] = 47056 {136:346,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 198 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 853820 
mrq_lat_table:28914 	6144 	3749 	1578 	1118 	358 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790521 	20239 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	139184 	71089 	156909 	442094 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35499 	24541 	7070 	466 	14 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	390441 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1671 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        33        36        32        40        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        32        45        32        40        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        32        40        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        36        32        40        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        36        42        32        40        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        35        33        32        40        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        35        33        32        38        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        34        35        32        32        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        34        36        32        32        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        39        32        32        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        38        32        31        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        36        37        40        32        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        38        36        40        32        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        37        40        32        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        36        36        40        32        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        37        33        40        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877     71848     71005     82673     83269    105814    106358    115651    110767    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873     81654     81205    104740    104308    110910    105629    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876     80625     80180    102755    103288    109452    104187    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875     79588     89658    101734    102267    118659    112317    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876     88026     88614    100723    100189    117310    110885    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893     65224     87014     86570     98672     99169    114895    109507    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881     63624     63170     85982     85551     97608     98159    118917    118993    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881     62414     72598     83920     84436    107044    107644    118222    117518    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880     71919     71627     82901     82399    106022    105591    113859    116059    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873     81878     81367    104044    104577    108239    113635    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876     79877     80341    103024    103534    106847    122761    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876     89322     89814    101999    101481    116006    121352    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876     88329     88844     99932    100477    113596    119947    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881     64685     64435     87303     86779     98912     99451    112204    117580    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881     63673     63410     85313     85761     97878     98425    119449    118749    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880     62534     72650     84278     84734    107298    106863    117446    117885    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.900000  5.028572  4.325582  6.517241  6.294117  5.317073  5.064516  5.137931  5.735294  7.148148  4.151515  3.648649  4.956522  3.931035  5.074074  4.666667 
dram[1]:  4.350000  4.325000  8.761905  6.925926  5.657895  5.116279  5.344828  6.521739  4.875000  5.388889  3.292683  3.621622  3.580645  4.222222  4.827586  5.000000 
dram[2]:  5.437500  5.866667  6.814815  6.482759  5.944445  5.214286  5.629630  5.137931  5.243243  4.974359  3.317073  3.435897  4.869565  4.034483  4.419355  3.885714 
dram[3]:  6.653846  5.677419  5.606061  4.846154  5.756757  6.111111  6.521739  6.434783  4.642857  4.619048  4.030303  3.621622  3.677419  3.135135  3.805556  4.312500 
dram[4]:  6.285714  4.564103  4.666667  4.850000  6.085714  5.736842  7.142857  5.103448  5.735294  5.324324  4.925926  3.800000  3.138889  3.562500  5.269231  5.230769 
dram[5]:  4.631579  5.114286  4.255814  4.106383  7.851852  7.925926  5.137931  4.903226  4.780488  5.102564  4.322581  4.586207  3.484848  3.342857  4.500000  3.882353 
dram[6]:  4.350000  3.847826  3.816327  4.085106  7.310345  6.718750  5.518518  5.777778  5.000000  5.600000  3.621622  4.121212  3.400000  3.371428  3.694444  3.358974 
dram[7]:  4.400000  4.045455  4.255814  4.085106  6.562500  6.687500  4.870968  4.457143  5.705883  6.433333  3.621622  3.648649  3.189189  3.333333  5.037037  4.633333 
dram[8]:  5.333333  5.028572  5.400000  5.243243  6.147059  7.066667  4.314286  4.428571  6.062500  7.461538  4.090909  3.648649  4.000000  3.333333  5.111111  4.468750 
dram[9]:  5.303030  5.057143  5.727273  5.514286  5.864865  6.205883  4.903226  5.344828  4.476191  5.361111  3.292683  3.317073  3.677419  3.393939  4.058824  4.000000 
dram[10]:  4.837838  4.538462  5.371428  4.658536  5.219512  5.684210  4.870968  5.777778  5.529412  5.388889  3.219512  2.977778  3.687500  3.612903  3.450000  3.615385 
dram[11]:  4.550000  4.365854  6.032258  4.897436  5.214286  5.589744  7.894737  6.120000  4.897436  4.239130  3.540540  3.435897  3.896552  3.600000  3.885714  4.000000 
dram[12]:  4.255814  5.333333  4.560976  4.682927  4.804348  4.954545  7.789474  8.052631  5.162162  4.642857  4.000000  4.322581  3.468750  3.055556  4.354839  4.090909 
dram[13]:  5.323529  5.303030  3.978723  4.085106  5.214286  6.606061  5.444445  5.310345  4.775000  5.105263  4.517241  4.000000  3.515152  4.107143  3.675676  4.060606 
dram[14]:  6.206897  6.592593  4.348837  4.200000  5.891892  5.710526  4.484848  5.310345  5.333333  5.705883  3.771429  3.702703  4.259259  3.964286  4.322581  3.675676 
dram[15]:  5.171429  5.303030  4.244444  4.923077  4.954545  5.300000  4.515152  4.967742  5.108108  5.388889  4.354839  4.451613  3.677419  4.400000  4.387097  4.689655 
average row locality = 41959/8789 = 4.774036
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       140       141       150       148       105       101       127       129       103       103        78        78       105       108 
dram[1]:       124       121       138       139       150       149       103       102       127       130       101       102        75        78       108       108 
dram[2]:       124       124       138       140       150       149       101       101       128       130       102       102        76        81       105       103 
dram[3]:       123       124       139       139       149       152       100       100       129       130        99       102        78        80       105       104 
dram[4]:       126       126       136       142       149       150       100       100       129       132        99       101        76        78       105       104 
dram[5]:       126       127       137       143       148       148        99       102       130       133       100       101        77        81       103       100 
dram[6]:       124       125       141       142       148       149        99       104       129       130       100       104        81        82       101        99 
dram[7]:       126       126       137       142       146       148       101       104       128       127       100       103        80        76       104       107 
dram[8]:       126       124       141       144       145       146       101       103       128       128       101       103        78        76       106       111 
dram[9]:       125       125       141       143       149       147       102       103       126       127       101       104        77        78       106       108 
dram[10]:       127       125       140       141       146       150       103       104       126       128        99       102        81        78       106       109 
dram[11]:       130       127       139       141       149       152       102       101       129       129        99       102        77        74       104       108 
dram[12]:       131       124       139       142       151       152       100       101       129       129       100       102        75        76       103       103 
dram[13]:       129       123       139       142       149       152        99       102       129       128        99       100        80        79       104       102 
dram[14]:       128       126       139       141       148       151       100       102       130       128       100       103        79        75       102       104 
dram[15]:       129       123       143       144       148       148       101       102       127       128       103       104        78        74       104       104 
total reads: 29728
bank skew: 152/74 = 2.05
chip skew: 1865/1853 = 1.01
number of total write accesses:
dram[0]:        52        52        46        48        64        70        52        48        68        64        34        32        36        36        32        32 
dram[1]:        50        52        46        48        65        71        52        48        68        64        34        32        36        36        32        32 
dram[2]:        50        52        46        48        64        70        51        48        66        64        34        32        36        36        32        33 
dram[3]:        50        52        46        50        64        68        50        48        66        64        34        32        36        36        32        34 
dram[4]:        50        52        46        52        64        68        50        48        66        65        34        32        37        36        32        32 
dram[5]:        50        52        46        50        64        66        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        46        50        64        66        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        46        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        48        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        48        50        68        64        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        48        50        68        66        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        48        50        70        66        48        52        62        66        32        32        36        36        32        32 
dram[14]:        52        52        48        48        70        66        48        52        62        66        32        34        36        36        32        32 
dram[15]:        52        52        48        48        70        64        48        52        62        66        32        34        36        36        32        32 
total reads: 12231
bank skew: 71/32 = 2.22
chip skew: 766/762 = 1.01
average mf latency per bank:
dram[0]:        680       996      1496      1252       241       564       255       301     11134     10082      1608      1561       588       789       700     49330
dram[1]:        716       974      1382      1232       568       229       255       293     11954     10758      1212      1743       603       727       654     49690
dram[2]:        723       970      1425      1316       244       241       254       300      5462      9705      1225      1770       613       719       729     50966
dram[3]:        668      1025      1478      1277       233       232       259       287      4768     10914      1300      1605       541       585       771     50315
dram[4]:        772       842      1092      1095       239       239       264       290      5584     11387      1273      1578       377       397       753     34121
dram[5]:        678       942      1279      1063       238       241       260       280      5413     10039      1186      1597       447       622       690     51950
dram[6]:        721       902      1206      1085       231       242       270       276      5104      9408      1370      1845       736       659       509     52439
dram[7]:        723       901      1120      1122       230       246       281       276      6087     11132      1230      1788       723       764       628     49329
dram[8]:        649       985      1126      1011       229       243       284       275      6065     10093      1106      1736       722       671       752     48313
dram[9]:        781       857      1121      1254       735       237       287       277      4979      9753      1191      1799       771       649       749     16820
dram[10]:        843       957      1231      1174       770       250       293       269      5943     11847      1335      1619      1690       748       731       617
dram[11]:        943       897      1073      1097       724       248       289       263      5714     10725      1338      1584       667       404       687       640
dram[12]:        892       897      1132      1099       753       244       282       257      5613      9050      1310      1746       382       327       675       603
dram[13]:        906       997      1265      1038       769       247       288       250      6179     10415      1365      1845       570       508     50674       442
dram[14]:        965       862      1019      1110       750       253       287       250      6072     11125      1388      1630       717       583     51283       397
dram[15]:        850      1006      1119       958       774       242       290       254      5098      9816      1569      1791       707       601     50760       442
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643846 n_act=513 n_pre=497 n_req=2631 n_rd=3730 n_write=1532 bw_util=0.01619
n_activity=25498 dram_eff=0.4127
bk0: 250a 648711i bk1: 248a 648628i bk2: 280a 648446i bk3: 282a 648369i bk4: 300a 648142i bk5: 296a 648067i bk6: 210a 648613i bk7: 202a 648596i bk8: 254a 648415i bk9: 258a 648386i bk10: 206a 648961i bk11: 206a 648862i bk12: 156a 649062i bk13: 156a 649020i bk14: 210a 649083i bk15: 216a 649063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00687875
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643832 n_act=530 n_pre=514 n_req=2621 n_rd=3710 n_write=1532 bw_util=0.01613
n_activity=25472 dram_eff=0.4116
bk0: 248a 648557i bk1: 242a 648488i bk2: 276a 648632i bk3: 278a 648624i bk4: 300a 648262i bk5: 298a 647991i bk6: 206a 648763i bk7: 204a 648782i bk8: 254a 648366i bk9: 260a 648385i bk10: 202a 648826i bk11: 204a 648803i bk12: 150a 649049i bk13: 156a 649035i bk14: 216a 649063i bk15: 216a 648989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00591585
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643850 n_act=526 n_pre=510 n_req=2616 n_rd=3708 n_write=1524 bw_util=0.0161
n_activity=25247 dram_eff=0.4145
bk0: 248a 648674i bk1: 248a 648556i bk2: 276a 648679i bk3: 280a 648547i bk4: 300a 648121i bk5: 298a 647937i bk6: 202a 648802i bk7: 202a 648605i bk8: 256a 648417i bk9: 260a 648286i bk10: 204a 648897i bk11: 204a 648869i bk12: 152a 649203i bk13: 162a 649050i bk14: 210a 649022i bk15: 206a 649042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00644652
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80649380, atomic=0 1 entries : 0x7f9e454bc290 :  mf: uid=6701143, sid05:w15, part=3, addr=0x80649380, load , size=128, unknown  status = IN_PARTITION_DRAM (853819), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643829 n_act=538 n_pre=522 n_req=2615 n_rd=3705 n_write=1524 bw_util=0.01609
n_activity=25456 dram_eff=0.4108
bk0: 246a 648751i bk1: 248a 648636i bk2: 278a 648618i bk3: 278a 648409i bk4: 298a 648255i bk5: 303a 648074i bk6: 200a 648794i bk7: 200a 648860i bk8: 258a 648326i bk9: 260a 648340i bk10: 198a 648959i bk11: 204a 648905i bk12: 156a 649093i bk13: 160a 648959i bk14: 210a 649035i bk15: 208a 648990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00513138
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643856 n_act=522 n_pre=506 n_req=2617 n_rd=3706 n_write=1528 bw_util=0.0161
n_activity=25240 dram_eff=0.4147
bk0: 252a 648657i bk1: 252a 648527i bk2: 272a 648561i bk3: 284a 648383i bk4: 298a 648198i bk5: 300a 648084i bk6: 200a 648787i bk7: 200a 648663i bk8: 258a 648444i bk9: 264a 648277i bk10: 198a 648929i bk11: 202a 648919i bk12: 152a 648973i bk13: 156a 648960i bk14: 210a 649005i bk15: 208a 648997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00508215
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643798 n_act=549 n_pre=533 n_req=2619 n_rd=3710 n_write=1528 bw_util=0.01611
n_activity=25477 dram_eff=0.4112
bk0: 252a 648687i bk1: 254a 648548i bk2: 274a 648571i bk3: 286a 648450i bk4: 296a 648309i bk5: 296a 648238i bk6: 198a 648785i bk7: 204a 648620i bk8: 260a 648371i bk9: 266a 648343i bk10: 200a 648933i bk11: 202a 648898i bk12: 154a 649064i bk13: 162a 649087i bk14: 206a 649040i bk15: 200a 648979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00490988
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643714 n_act=586 n_pre=570 n_req=2624 n_rd=3716 n_write=1532 bw_util=0.01614
n_activity=25542 dram_eff=0.4109
bk0: 248a 648655i bk1: 250a 648477i bk2: 282a 648496i bk3: 284a 648350i bk4: 296a 648148i bk5: 298a 648052i bk6: 198a 648625i bk7: 208a 648570i bk8: 258a 648286i bk9: 260a 648363i bk10: 200a 648934i bk11: 208a 648882i bk12: 162a 649094i bk13: 164a 648918i bk14: 202a 649035i bk15: 198a 648987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00554207
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643758 n_act=569 n_pre=553 n_req=2619 n_rd=3710 n_write=1528 bw_util=0.01611
n_activity=25583 dram_eff=0.4095
bk0: 252a 648619i bk1: 252a 648615i bk2: 274a 648486i bk3: 284a 648410i bk4: 292a 648327i bk5: 296a 648163i bk6: 202a 648716i bk7: 208a 648597i bk8: 256a 648400i bk9: 254a 648336i bk10: 200a 649002i bk11: 206a 649003i bk12: 160a 648999i bk13: 152a 648977i bk14: 208a 649106i bk15: 214a 649016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00518367
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643834 n_act=523 n_pre=507 n_req=2627 n_rd=3722 n_write=1532 bw_util=0.01616
n_activity=25302 dram_eff=0.4153
bk0: 252a 648597i bk1: 248a 648579i bk2: 282a 648498i bk3: 288a 648409i bk4: 290a 648360i bk5: 292a 648256i bk6: 202a 648655i bk7: 206a 648613i bk8: 256a 648389i bk9: 256a 648330i bk10: 202a 648997i bk11: 206a 648897i bk12: 156a 649040i bk13: 152a 649013i bk14: 212a 649089i bk15: 222a 648884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00631116
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643764 n_act=560 n_pre=544 n_req=2625 n_rd=3724 n_write=1526 bw_util=0.01615
n_activity=25547 dram_eff=0.411
bk0: 250a 648522i bk1: 250a 648551i bk2: 282a 648600i bk3: 286a 648524i bk4: 298a 648110i bk5: 294a 648114i bk6: 204a 648786i bk7: 206a 648702i bk8: 252a 648416i bk9: 254a 648247i bk10: 202a 648863i bk11: 208a 648765i bk12: 154a 649077i bk13: 156a 648991i bk14: 212a 649009i bk15: 216a 649037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00551285
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643702 n_act=587 n_pre=571 n_req=2629 n_rd=3730 n_write=1528 bw_util=0.01618
n_activity=25500 dram_eff=0.4124
bk0: 254a 648519i bk1: 250a 648487i bk2: 280a 648497i bk3: 282a 648299i bk4: 292a 647986i bk5: 300a 647995i bk6: 206a 648786i bk7: 208a 648724i bk8: 252a 648463i bk9: 256a 648306i bk10: 198a 648892i bk11: 204a 648696i bk12: 162a 649032i bk13: 156a 649029i bk14: 212a 648976i bk15: 218a 648867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00652958
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643748 n_act=566 n_pre=550 n_req=2627 n_rd=3726 n_write=1528 bw_util=0.01616
n_activity=25768 dram_eff=0.4078
bk0: 260a 648501i bk1: 254a 648487i bk2: 278a 648492i bk3: 282a 648480i bk4: 298a 648188i bk5: 304a 648110i bk6: 204a 648898i bk7: 202a 648790i bk8: 258a 648501i bk9: 258a 648177i bk10: 198a 648989i bk11: 204a 648948i bk12: 154a 649144i bk13: 148a 649175i bk14: 208a 649104i bk15: 216a 648970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00538056
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643770 n_act=561 n_pre=545 n_req=2621 n_rd=3714 n_write=1528 bw_util=0.01613
n_activity=25576 dram_eff=0.4099
bk0: 262a 648480i bk1: 248a 648549i bk2: 278a 648577i bk3: 284a 648485i bk4: 302a 647931i bk5: 304a 648039i bk6: 200a 648847i bk7: 202a 648673i bk8: 258a 648488i bk9: 258a 648262i bk10: 200a 648971i bk11: 204a 648907i bk12: 150a 649046i bk13: 152a 649016i bk14: 206a 649064i bk15: 206a 649065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00596815
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643764 n_act=563 n_pre=547 n_req=2622 n_rd=3712 n_write=1532 bw_util=0.01613
n_activity=25639 dram_eff=0.4091
bk0: 258a 648624i bk1: 246a 648516i bk2: 278a 648489i bk3: 284a 648494i bk4: 298a 648101i bk5: 304a 648148i bk6: 198a 648841i bk7: 204a 648713i bk8: 258a 648483i bk9: 256a 648326i bk10: 198a 649063i bk11: 200a 648878i bk12: 160a 649105i bk13: 158a 649059i bk14: 208a 648865i bk15: 204a 648944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00512984
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643798 n_act=546 n_pre=530 n_req=2622 n_rd=3712 n_write=1532 bw_util=0.01613
n_activity=25437 dram_eff=0.4123
bk0: 256a 648682i bk1: 252a 648661i bk2: 278a 648488i bk3: 282a 648497i bk4: 296a 648200i bk5: 302a 648107i bk6: 200a 648708i bk7: 204a 648679i bk8: 260a 648411i bk9: 256a 648304i bk10: 200a 648784i bk11: 206a 648756i bk12: 158a 649188i bk13: 150a 649126i bk14: 204a 648993i bk15: 208a 648892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00556668
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=650118 n_nop=643784 n_act=551 n_pre=535 n_req=2624 n_rd=3720 n_write=1528 bw_util=0.01614
n_activity=25457 dram_eff=0.4123
bk0: 258a 648574i bk1: 246a 648526i bk2: 286a 648418i bk3: 288a 648431i bk4: 296a 648144i bk5: 296a 648146i bk6: 202a 648756i bk7: 204a 648732i bk8: 254a 648397i bk9: 256a 648251i bk10: 206a 649016i bk11: 208a 648946i bk12: 156a 649115i bk13: 148a 649100i bk14: 208a 649104i bk15: 208a 649051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00601275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62754, Miss = 1865, Miss_rate = 0.030, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 64336, Miss = 1855, Miss_rate = 0.029, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 56470, Miss = 1854, Miss_rate = 0.033, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 56245, Miss = 1853, Miss_rate = 0.033, Pending_hits = 409, Reservation_fails = 68
L2_cache_bank[4]: Access = 56969, Miss = 1853, Miss_rate = 0.033, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 56045, Miss = 1855, Miss_rate = 0.033, Pending_hits = 373, Reservation_fails = 252
L2_cache_bank[6]: Access = 54904, Miss = 1858, Miss_rate = 0.034, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 57842, Miss = 1855, Miss_rate = 0.032, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57080, Miss = 1861, Miss_rate = 0.033, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 40021, Miss = 1862, Miss_rate = 0.047, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 27850, Miss = 1865, Miss_rate = 0.067, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 25621, Miss = 1863, Miss_rate = 0.073, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23433, Miss = 1857, Miss_rate = 0.079, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 57645, Miss = 1856, Miss_rate = 0.032, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 58268, Miss = 1856, Miss_rate = 0.032, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 55803, Miss = 1860, Miss_rate = 0.033, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 811286
L2_total_cache_misses = 29728
L2_total_cache_miss_rate = 0.0366
L2_total_cache_pending_hits = 6188
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1082988
icnt_total_pkts_simt_to_mem=1875132
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.43219
	minimum = 6
	maximum = 70
Network latency average = 8.98988
	minimum = 6
	maximum = 70
Slowest packet = 1621656
Flit latency average = 7.53036
	minimum = 6
	maximum = 66
Slowest flit = 2955372
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00395962
	minimum = 0 (at node 0)
	maximum = 0.0534228 (at node 5)
Accepted packet rate average = 0.00395962
	minimum = 0 (at node 0)
	maximum = 0.0534228 (at node 5)
Injected flit rate average = 0.0118789
	minimum = 0 (at node 0)
	maximum = 0.252205 (at node 5)
Accepted flit rate average= 0.0118789
	minimum = 0 (at node 0)
	maximum = 0.0683315 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2406 (27 samples)
	minimum = 6 (27 samples)
	maximum = 90.2593 (27 samples)
Network latency average = 11.829 (27 samples)
	minimum = 6 (27 samples)
	maximum = 80.5926 (27 samples)
Flit latency average = 11.4566 (27 samples)
	minimum = 6 (27 samples)
	maximum = 77.2963 (27 samples)
Fragmentation average = 6.94442e-05 (27 samples)
	minimum = 0 (27 samples)
	maximum = 7.25926 (27 samples)
Injected packet rate average = 0.0261953 (27 samples)
	minimum = 0.0131553 (27 samples)
	maximum = 0.0570401 (27 samples)
Accepted packet rate average = 0.0261953 (27 samples)
	minimum = 0.0131553 (27 samples)
	maximum = 0.0570401 (27 samples)
Injected flit rate average = 0.0583643 (27 samples)
	minimum = 0.0251189 (27 samples)
	maximum = 0.162705 (27 samples)
Accepted flit rate average = 0.0583643 (27 samples)
	minimum = 0.024612 (27 samples)
	maximum = 0.136139 (27 samples)
Injected packet size average = 2.22805 (27 samples)
Accepted packet size average = 2.22805 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 4 sec (364 sec)
gpgpu_simulation_rate = 132763 (inst/sec)
gpgpu_simulation_rate = 2345 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,853821)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(19,6,0)
GPGPU-Sim uArch: cycles simulated: 861821  inst.: 48421005 (ipc=11.9) sim_rate=132660 (inst/sec) elapsed = 0:0:06:05 / Sun Jul 29 09:48:15 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(19,2,0)
GPGPU-Sim uArch: cycles simulated: 874321  inst.: 48536889 (ipc=10.3) sim_rate=132614 (inst/sec) elapsed = 0:0:06:06 / Sun Jul 29 09:48:16 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,0,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 887321  inst.: 48657569 (ipc= 9.9) sim_rate=132581 (inst/sec) elapsed = 0:0:06:07 / Sun Jul 29 09:48:17 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 899321  inst.: 48766189 (ipc= 9.7) sim_rate=132516 (inst/sec) elapsed = 0:0:06:08 / Sun Jul 29 09:48:18 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 911321  inst.: 48877869 (ipc= 9.6) sim_rate=132460 (inst/sec) elapsed = 0:0:06:09 / Sun Jul 29 09:48:19 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 923821  inst.: 48991689 (ipc= 9.5) sim_rate=132409 (inst/sec) elapsed = 0:0:06:10 / Sun Jul 29 09:48:20 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 936321  inst.: 49109029 (ipc= 9.5) sim_rate=132369 (inst/sec) elapsed = 0:0:06:11 / Sun Jul 29 09:48:21 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 948821  inst.: 49223989 (ipc= 9.5) sim_rate=132322 (inst/sec) elapsed = 0:0:06:12 / Sun Jul 29 09:48:22 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 960821  inst.: 49334649 (ipc= 9.4) sim_rate=132264 (inst/sec) elapsed = 0:0:06:13 / Sun Jul 29 09:48:23 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 972821  inst.: 49444609 (ipc= 9.4) sim_rate=132204 (inst/sec) elapsed = 0:0:06:14 / Sun Jul 29 09:48:24 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(15,24,0)
GPGPU-Sim uArch: cycles simulated: 985321  inst.: 49561009 (ipc= 9.4) sim_rate=132162 (inst/sec) elapsed = 0:0:06:15 / Sun Jul 29 09:48:25 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(15,10,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 997821  inst.: 49677089 (ipc= 9.4) sim_rate=132119 (inst/sec) elapsed = 0:0:06:16 / Sun Jul 29 09:48:26 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(15,16,0)
GPGPU-Sim uArch: cycles simulated: 1010321  inst.: 49791789 (ipc= 9.4) sim_rate=132073 (inst/sec) elapsed = 0:0:06:17 / Sun Jul 29 09:48:27 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(15,24,0)
GPGPU-Sim uArch: cycles simulated: 1022321  inst.: 49902349 (ipc= 9.4) sim_rate=132016 (inst/sec) elapsed = 0:0:06:18 / Sun Jul 29 09:48:28 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 1034821  inst.: 50015509 (ipc= 9.3) sim_rate=131967 (inst/sec) elapsed = 0:0:06:19 / Sun Jul 29 09:48:29 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(15,22,0)
GPGPU-Sim uArch: cycles simulated: 1047321  inst.: 50166369 (ipc= 9.5) sim_rate=132016 (inst/sec) elapsed = 0:0:06:20 / Sun Jul 29 09:48:30 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(15,18,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1059321  inst.: 50314369 (ipc= 9.7) sim_rate=132058 (inst/sec) elapsed = 0:0:06:21 / Sun Jul 29 09:48:31 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(15,22,0)
GPGPU-Sim uArch: cycles simulated: 1071821  inst.: 50462253 (ipc= 9.8) sim_rate=132100 (inst/sec) elapsed = 0:0:06:22 / Sun Jul 29 09:48:32 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(11,15,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(11,22,0)
GPGPU-Sim uArch: cycles simulated: 1084321  inst.: 50595213 (ipc= 9.8) sim_rate=132102 (inst/sec) elapsed = 0:0:06:23 / Sun Jul 29 09:48:33 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,0,0) tid=(19,21,0)
GPGPU-Sim uArch: cycles simulated: 1092821  inst.: 50677145 (ipc= 9.8) sim_rate=131971 (inst/sec) elapsed = 0:0:06:24 / Sun Jul 29 09:48:34 2018
GPGPU-Sim uArch: cycles simulated: 1099321  inst.: 50727289 (ipc= 9.8) sim_rate=131759 (inst/sec) elapsed = 0:0:06:25 / Sun Jul 29 09:48:35 2018
GPGPU-Sim uArch: cycles simulated: 1103321  inst.: 50756689 (ipc= 9.7) sim_rate=131494 (inst/sec) elapsed = 0:0:06:26 / Sun Jul 29 09:48:36 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(15,22,0)
GPGPU-Sim uArch: cycles simulated: 1112821  inst.: 50821261 (ipc= 9.6) sim_rate=131321 (inst/sec) elapsed = 0:0:06:27 / Sun Jul 29 09:48:37 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(19,21,0)
GPGPU-Sim uArch: cycles simulated: 1125321  inst.: 50889257 (ipc= 9.4) sim_rate=131157 (inst/sec) elapsed = 0:0:06:28 / Sun Jul 29 09:48:38 2018
GPGPU-Sim uArch: cycles simulated: 1140821  inst.: 50944589 (ipc= 9.1) sim_rate=130962 (inst/sec) elapsed = 0:0:06:29 / Sun Jul 29 09:48:39 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (288400,853821), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 288401
gpu_sim_insn = 2625004
gpu_ipc =       9.1019
gpu_tot_sim_cycle = 1142222
gpu_tot_sim_insn = 50951045
gpu_tot_ipc =      44.6070
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88080
gpu_total_sim_rate=130979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2949194
	L1I_total_cache_misses = 5996
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200729, Miss = 59826, Miss_rate = 0.298, Pending_hits = 4608, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153146, Miss = 44055, Miss_rate = 0.288, Pending_hits = 4325, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202533, Miss = 60379, Miss_rate = 0.298, Pending_hits = 4670, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201767, Miss = 60351, Miss_rate = 0.299, Pending_hits = 4312, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98672, Miss = 41122, Miss_rate = 0.417, Pending_hits = 4068, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 157333, Miss = 62009, Miss_rate = 0.394, Pending_hits = 5563, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108247, Miss = 46021, Miss_rate = 0.425, Pending_hits = 5224, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 210369, Miss = 89717, Miss_rate = 0.426, Pending_hits = 15643, Reservation_fails = 279345
	L1D_cache_core[8]: Access = 86227, Miss = 34679, Miss_rate = 0.402, Pending_hits = 3410, Reservation_fails = 70735
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146223, Miss = 56936, Miss_rate = 0.389, Pending_hits = 4299, Reservation_fails = 120234
	L1D_total_cache_accesses = 2230000
	L1D_total_cache_misses = 815125
	L1D_total_cache_miss_rate = 0.3655
	L1D_total_cache_pending_hits = 76814
	L1D_total_cache_reservation_fails = 1696301
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83363
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1319522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 548980
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1147321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2943198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5996
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16452, 16434, 16417, 16414, 16417, 16413, 16382, 16378, 11758, 11754, 11758, 11754, 11486, 11482, 11486, 11482, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 171327616
gpgpu_n_tot_w_icount = 5353988
gpgpu_n_stall_shd_mem = 2376489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76237
gpgpu_n_mem_write_global = 764662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6938102
gpgpu_n_store_insn = 3377456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2376489
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3346699	W0_Idle:1096551	W0_Scoreboard:3965622	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1363152
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 609896 {8:76237,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41782384 {40:586480,72:92337,136:85845,}
traffic_breakdown_coretomem[INST_ACC_R] = 2768 {8:346,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10368232 {136:76237,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6117296 {8:764662,}
traffic_breakdown_memtocore[INST_ACC_R] = 47056 {136:346,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 197 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 1142221 
mrq_lat_table:29697 	6301 	3751 	1580 	1118 	358 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	820054 	20686 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	150964 	78595 	167502 	442195 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40690 	27737 	7347 	470 	14 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	405564 	6189 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2247 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        44        38        42        40        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        42        45        42        40        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        42        40        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        38        42        40        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        38        42        42        40        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        38        42        42        40        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        46        40        38        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        46        40        38        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        40        46        40        38        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        39        46        40        38        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        46        40        38        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        38        46        40        38        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        38        46        40        38        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877    121392    115559    131990    131983    142201    142321    142490    152826    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873    142213    131969    142149    142264    142505    142459    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876    126928    131983    152478    142210    142515    142511    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875    131983    142238    142267    142153    152776    142532    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876    131959    109188    142224    152480    142517    142528    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893    116956    142260    138346    142167    142289    142493    152770    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881    117808    124886    124076    135183    152499    142225    142481    142534    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881    115532    122647    131980    142276    142293    142191    152815    142486    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880    113748    120440    131962    139032    142255    152516    142487    142507    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873    131984    135814    142204    142334    142473    152842    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876    142229    132305    142163    142275    142532    142462    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876    118145    131974    152499    142226    142517    142497    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876    131961    142270    142272    142158    152772    142520    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881    123346    119457    131962    132959    142237    152494    142509    142498    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881    120092    117364    142258    131961    142191    142303    142489    152797    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880    117843    125285    115308    131971    152504    142234    142511    142514    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.774194  4.916667  4.272727  6.366667  6.200000  5.238095  4.909091  4.935484  5.621622  7.034483  4.000000  3.538461  4.791667  3.866667  4.964286  4.500000 
dram[1]:  4.292683  4.268293  8.454545  6.714286  5.615385  5.045455  5.129032  6.200000  4.837209  5.150000  3.209302  3.487180  3.531250  4.142857  4.700000  4.800000 
dram[2]:  5.303030  5.741935  6.642857  6.333333  5.891892  5.116279  5.379310  4.967742  5.150000  4.790698  3.255814  3.341463  4.750000  3.933333  4.343750  3.756757 
dram[3]:  6.481482  5.562500  5.470588  4.775000  5.710526  6.000000  6.200000  6.080000  4.622222  4.456522  3.885714  3.512820  3.625000  3.105263  3.756757  4.212121 
dram[4]:  6.137931  4.475000  4.600000  4.780488  6.000000  5.641026  6.739130  4.903226  5.648649  5.175000  4.655172  3.702703  3.108108  3.515152  5.148148  4.964286 
dram[5]:  4.564103  5.027778  4.204545  4.041667  7.714286  7.714286  4.935484  4.787879  4.750000  4.883721  4.151515  4.387097  3.411765  3.305556  4.419355  3.828571 
dram[6]:  4.292683  3.808511  3.780000  4.041667  7.133333  6.545455  5.275862  5.620690  4.928571  5.333333  3.538461  3.942857  3.361111  3.333333  3.621622  3.325000 
dram[7]:  4.317073  4.000000  4.204545  4.041667  6.424242  6.545455  4.696970  4.378378  5.594594  6.181818  3.512820  3.538461  3.157895  3.264706  4.928571  4.548387 
dram[8]:  5.235294  4.944445  5.277778  5.157895  6.028572  6.903226  4.216216  4.351351  5.942857  7.034483  3.914286  3.564103  3.933333  3.294118  5.000000  4.363636 
dram[9]:  5.205883  4.944445  5.617647  5.416667  5.736842  6.085714  4.757576  5.193548  4.545455  5.100000  3.209302  3.232558  3.593750  3.352941  4.000000  3.944444 
dram[10]:  4.763158  4.475000  5.277778  4.571429  5.142857  5.589744  4.696970  5.620690  5.527778  5.150000  3.139535  2.893617  3.636364  3.562500  3.390244  3.575000 
dram[11]:  4.463415  4.309524  5.906250  4.825000  5.139535  5.475000  7.333333  5.925926  4.902439  4.224490  3.461539  3.341463  3.833333  3.516129  3.833333  3.944444 
dram[12]:  4.204545  5.235294  4.476191  4.619048  4.744681  4.888889  7.285714  7.571429  5.179487  4.577778  3.857143  4.151515  3.424242  3.027027  4.281250  4.000000 
dram[13]:  5.228571  5.176471  3.937500  4.041667  5.116279  6.470588  5.241379  5.161290  4.833333  4.975610  4.290323  3.885714  3.470588  4.034483  3.414634  4.000000 
dram[14]:  6.066667  6.428571  4.295455  4.130435  5.789474  5.666667  4.342857  5.161290  5.075000  5.540541  3.648649  3.589744  4.142857  3.896552  4.181818  3.631579 
dram[15]:  5.083333  5.205883  4.195652  4.850000  4.888889  5.243902  4.371428  4.878788  5.102564  5.282051  4.212121  4.242424  3.625000  4.307693  4.212121  4.600000 
average row locality = 42903/9183 = 4.672003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       127       125       142       143       153       150       110       105       140       140       106       106        79        80       107       110 
dram[1]:       126       123       140       140       154       151       107       107       140       142       104       104        77        80       109       110 
dram[2]:       125       126       140       142       154       150       105       106       140       142       106       105        78        82       107       105 
dram[3]:       125       126       140       141       153       154       105       104       142       141       102       105        80        82       107       105 
dram[4]:       128       127       138       144       152       152       105       104       143       142       101       105        78        80       107       106 
dram[5]:       128       129       139       144       152       150       103       108       143       144       103       104        78        83       105       102 
dram[6]:       126       127       143       144       150       150       103       111       141       142       104       106        83        84       102       101 
dram[7]:       127       128       139       144       148       150       105       110       141       138       103       106        82        77       106       109 
dram[8]:       128       126       142       146       147       148       106       109       142       138       103       107        80        78       108       112 
dram[9]:       127       126       143       145       150       149       107       109       138       138       104       107        78        80       108       110 
dram[10]:       129       127       142       142       148       152       107       111       137       140       102       104        83        80       107       111 
dram[11]:       131       129       141       143       151       153       106       108       139       141       103       105        79        75       106       110 
dram[12]:       133       126       140       144       153       154       105       107       140       140       103       105        77        78       105       104 
dram[13]:       131       124       141       144       150       154       104       108       141       138       101       104        82        81       106       104 
dram[14]:       130       128       141       142       150       155       104       108       141       139       103       106        80        77       104       106 
dram[15]:       131       125       145       146       150       151       105       109       137       140       107       106        80        76       105       106 
total reads: 30660
bank skew: 155/75 = 2.07
chip skew: 1923/1912 = 1.01
number of total write accesses:
dram[0]:        52        52        46        48        64        70        52        48        68        64        34        32        36        36        32        34 
dram[1]:        50        52        46        48        65        71        52        48        68        64        34        32        36        36        32        34 
dram[2]:        50        52        46        48        64        70        51        48        66        64        34        32        36        36        32        34 
dram[3]:        50        52        46        50        64        68        50        48        66        64        34        32        36        36        32        34 
dram[4]:        50        52        46        52        64        68        50        48        66        65        34        32        37        36        32        33 
dram[5]:        50        52        46        50        64        66        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        46        50        64        66        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        46        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        48        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        48        50        68        64        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        48        50        68        66        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        48        50        70        66        48        52        62        66        32        32        36        36        34        32 
dram[14]:        52        52        48        48        70        66        48        52        62        66        32        34        36        36        34        32 
dram[15]:        52        52        48        48        70        64        48        52        62        66        32        34        36        36        34        32 
total reads: 12243
bank skew: 71/32 = 2.22
chip skew: 768/762 = 1.01
average mf latency per bank:
dram[0]:        690       999      1495      1254      2081       571       286       340     10545      9621      1613      1565       600       808       712     47983
dram[1]:        727       981      1383      1234      2759       240       278       336     11312     10222      1226      1742       621       747       661     48333
dram[2]:        728       978      1426      1318      2460       246       284       338      5239      9227      1237      1769       632       728       742     49891
dram[3]:        679      1032      1477      1279      2242       243       288       317      4561     10420      1310      1608       563       608       784     49965
dram[4]:        782       846      1097      1101      2214       251       298       323      5318     10913      1277      1579       403       419       766     33409
dram[5]:        689       949      1282      1065      1433       252       286       325      5181      9599      1198      1601       459       641       705     51199
dram[6]:        732       910      1209      1088       242       247       301       316      4904      8953      1378      1843       752       677       517     51674
dram[7]:        728       910      1125      1126       241       257       313       312      5802     10625      1241      1786       742       774       644     48652
dram[8]:        660       992      1127      1016       241       254       327       319      5760      9679      1114      1736       741       689       764     47988
dram[9]:        792       862      1125      1258       739       249       323       324      4773      9309      1199      1799       780       671       762     16607
dram[10]:        852       965      1235      1176       777       261       325       318      5707     11242      1342      1621      1693       766       738       631
dram[11]:        947       906      1078      1100       730       254       318       308      5511     10189      1343      1590       684       416       699       654
dram[12]:        900       906      1134      1103       759       255       317       292      5394      8648      1319      1747       405       348       688       610
dram[13]:        914      1001      1267      1042       772       258       328       292      5907      9978      1370      1837       589       529     49250       461
dram[14]:        972       871      1024      1112       756      2324       313       295      5833     10606      1395      1632       726       603     49819       414
dram[15]:        860      1014      1123       964       780      2494       327       304      4926      9333      1573      1788       722       623     49676       459
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       329       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       323       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863274 n_act=537 n_pre=521 n_req=2691 n_rd=3846 n_write=1536 bw_util=0.01238
n_activity=26153 dram_eff=0.4116
bk0: 254a 868290i bk1: 250a 868214i bk2: 284a 868028i bk3: 286a 867949i bk4: 306a 867718i bk5: 300a 867648i bk6: 220a 868173i bk7: 210a 868160i bk8: 280a 867936i bk9: 280a 867920i bk10: 212a 868527i bk11: 212a 868428i bk12: 158a 868646i bk13: 160a 868603i bk14: 214a 868665i bk15: 220a 868612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00514192
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863254 n_act=556 n_pre=540 n_req=2682 n_rd=3828 n_write=1536 bw_util=0.01234
n_activity=26138 dram_eff=0.4104
bk0: 252a 868137i bk1: 246a 868068i bk2: 280a 868212i bk3: 280a 868209i bk4: 308a 867835i bk5: 302a 867572i bk6: 214a 868328i bk7: 214a 868345i bk8: 280a 867889i bk9: 284a 867900i bk10: 208a 868391i bk11: 208a 868374i bk12: 154a 868624i bk13: 160a 868615i bk14: 218a 868647i bk15: 220a 868548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00442214
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863274 n_act=552 n_pre=536 n_req=2676 n_rd=3826 n_write=1526 bw_util=0.01231
n_activity=25887 dram_eff=0.4135
bk0: 250a 868257i bk1: 252a 868135i bk2: 280a 868258i bk3: 284a 868128i bk4: 308a 867695i bk5: 300a 867524i bk6: 210a 868370i bk7: 212a 868165i bk8: 280a 867943i bk9: 284a 867796i bk10: 212a 868460i bk11: 210a 868429i bk12: 156a 868780i bk13: 164a 868633i bk14: 214a 868604i bk15: 210a 868611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00481883
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863256 n_act=563 n_pre=547 n_req=2674 n_rd=3824 n_write=1524 bw_util=0.0123
n_activity=26110 dram_eff=0.4097
bk0: 250a 868332i bk1: 252a 868216i bk2: 280a 868201i bk3: 282a 867990i bk4: 306a 867829i bk5: 308a 867655i bk6: 210a 868358i bk7: 208a 868427i bk8: 284a 867849i bk9: 282a 867858i bk10: 204a 868522i bk11: 210a 868471i bk12: 160a 868673i bk13: 164a 868539i bk14: 214a 868614i bk15: 210a 868574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00383574
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863282 n_act=547 n_pre=531 n_req=2677 n_rd=3824 n_write=1530 bw_util=0.01231
n_activity=25886 dram_eff=0.4137
bk0: 256a 868235i bk1: 254a 868110i bk2: 276a 868142i bk3: 288a 867964i bk4: 304a 867775i bk5: 304a 867667i bk6: 210a 868349i bk7: 208a 868229i bk8: 286a 867961i bk9: 284a 867809i bk10: 202a 868498i bk11: 210a 868476i bk12: 156a 868551i bk13: 160a 868542i bk14: 214a 868584i bk15: 212a 868557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379895
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863224 n_act=574 n_pre=558 n_req=2679 n_rd=3830 n_write=1528 bw_util=0.01232
n_activity=26119 dram_eff=0.4103
bk0: 256a 868267i bk1: 258a 868128i bk2: 278a 868151i bk3: 288a 868034i bk4: 304a 867882i bk5: 300a 867819i bk6: 206a 868350i bk7: 216a 868177i bk8: 286a 867891i bk9: 288a 867865i bk10: 206a 868501i bk11: 208a 868464i bk12: 156a 868646i bk13: 166a 868667i bk14: 210a 868621i bk15: 204a 868560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00367017
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863142 n_act=611 n_pre=595 n_req=2683 n_rd=3834 n_write=1532 bw_util=0.01234
n_activity=26189 dram_eff=0.4098
bk0: 252a 868235i bk1: 254a 868059i bk2: 286a 868076i bk3: 288a 867932i bk4: 300a 867729i bk5: 300a 867639i bk6: 206a 868192i bk7: 222a 868124i bk8: 282a 867810i bk9: 284a 867877i bk10: 208a 868495i bk11: 212a 868455i bk12: 166a 868674i bk13: 168a 868498i bk14: 204a 868619i bk15: 202a 868567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00414274
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863190 n_act=593 n_pre=577 n_req=2677 n_rd=3826 n_write=1528 bw_util=0.01231
n_activity=26208 dram_eff=0.4086
bk0: 254a 868202i bk1: 256a 868194i bk2: 278a 868066i bk3: 288a 867993i bk4: 296a 867909i bk5: 300a 867744i bk6: 210a 868282i bk7: 220a 868153i bk8: 282a 867921i bk9: 276a 867864i bk10: 206a 868565i bk11: 212a 868570i bk12: 164a 868581i bk13: 154a 868562i bk14: 212a 868686i bk15: 218a 868595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00388634
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863264 n_act=547 n_pre=531 n_req=2686 n_rd=3840 n_write=1532 bw_util=0.01235
n_activity=25942 dram_eff=0.4142
bk0: 256a 868176i bk1: 252a 868159i bk2: 284a 868082i bk3: 292a 867990i bk4: 294a 867942i bk5: 296a 867841i bk6: 212a 868219i bk7: 218a 868171i bk8: 284a 867906i bk9: 276a 867861i bk10: 206a 868565i bk11: 214a 868459i bk12: 160a 868616i bk13: 156a 868593i bk14: 216a 868670i bk15: 224a 868469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471764
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863198 n_act=584 n_pre=568 n_req=2682 n_rd=3838 n_write=1526 bw_util=0.01234
n_activity=26163 dram_eff=0.41
bk0: 254a 868104i bk1: 252a 868136i bk2: 286a 868179i bk3: 290a 868103i bk4: 300a 867694i bk5: 298a 867696i bk6: 214a 868345i bk7: 218a 868259i bk8: 276a 867950i bk9: 276a 867771i bk10: 208a 868431i bk11: 214a 868332i bk12: 156a 868657i bk13: 160a 868571i bk14: 216a 868589i bk15: 220a 868619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00412089
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863136 n_act=611 n_pre=595 n_req=2686 n_rd=3844 n_write=1528 bw_util=0.01235
n_activity=26112 dram_eff=0.4115
bk0: 258a 868099i bk1: 254a 868067i bk2: 284a 868078i bk3: 284a 867884i bk4: 296a 867566i bk5: 304a 867576i bk6: 214a 868352i bk7: 222a 868276i bk8: 274a 868001i bk9: 280a 867822i bk10: 204a 868457i bk11: 208a 868269i bk12: 166a 868614i bk13: 160a 868609i bk14: 214a 868559i bk15: 222a 868446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00488781
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863184 n_act=589 n_pre=573 n_req=2684 n_rd=3840 n_write=1528 bw_util=0.01234
n_activity=26385 dram_eff=0.4069
bk0: 262a 868084i bk1: 258a 868067i bk2: 282a 868074i bk3: 286a 868062i bk4: 302a 867769i bk5: 306a 867695i bk6: 212a 868462i bk7: 216a 868343i bk8: 278a 868041i bk9: 282a 867701i bk10: 206a 868550i bk11: 210a 868515i bk12: 158a 868725i bk13: 150a 868761i bk14: 212a 868685i bk15: 220a 868550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00402201
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863206 n_act=584 n_pre=568 n_req=2678 n_rd=3828 n_write=1528 bw_util=0.01232
n_activity=26183 dram_eff=0.4091
bk0: 266a 868059i bk1: 252a 868129i bk2: 280a 868160i bk3: 288a 868065i bk4: 306a 867512i bk5: 308a 867620i bk6: 210a 868408i bk7: 214a 868230i bk8: 280a 868024i bk9: 280a 867791i bk10: 206a 868538i bk11: 210a 868475i bk12: 154a 868626i bk13: 156a 868597i bk14: 210a 868644i bk15: 208a 868648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00446124
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863190 n_act=589 n_pre=573 n_req=2681 n_rd=3826 n_write=1536 bw_util=0.01233
n_activity=26278 dram_eff=0.4081
bk0: 262a 868204i bk1: 248a 868101i bk2: 282a 868069i bk3: 288a 868074i bk4: 300a 867686i bk5: 308a 867730i bk6: 208a 868402i bk7: 216a 868270i bk8: 282a 868013i bk9: 276a 867859i bk10: 202a 868635i bk11: 208a 868442i bk12: 164a 868684i bk13: 162a 868641i bk14: 212a 868419i bk15: 208a 868521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384609
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863222 n_act=572 n_pre=556 n_req=2682 n_rd=3828 n_write=1536 bw_util=0.01234
n_activity=26106 dram_eff=0.4109
bk0: 260a 868263i bk1: 256a 868241i bk2: 282a 868068i bk3: 284a 868082i bk4: 300a 867780i bk5: 310a 867679i bk6: 208a 868272i bk7: 216a 868235i bk8: 282a 867932i bk9: 278a 867830i bk10: 206a 868351i bk11: 212a 868325i bk12: 160a 868773i bk13: 154a 868709i bk14: 208a 868542i bk15: 212a 868472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00416114
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=869714 n_nop=863210 n_act=575 n_pre=559 n_req=2685 n_rd=3838 n_write=1532 bw_util=0.01235
n_activity=26111 dram_eff=0.4113
bk0: 262a 868154i bk1: 250a 868108i bk2: 290a 867999i bk3: 292a 868013i bk4: 300a 867725i bk5: 302a 867721i bk6: 210a 868318i bk7: 218a 868282i bk8: 274a 867936i bk9: 280a 867774i bk10: 214a 868577i bk11: 212a 868518i bk12: 160a 868697i bk13: 152a 868683i bk14: 210a 868658i bk15: 212a 868630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00449458

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65609, Miss = 1923, Miss_rate = 0.029, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 67765, Miss = 1914, Miss_rate = 0.028, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 59893, Miss = 1913, Miss_rate = 0.032, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 59665, Miss = 1912, Miss_rate = 0.032, Pending_hits = 409, Reservation_fails = 68
L2_cache_bank[4]: Access = 60391, Miss = 1912, Miss_rate = 0.032, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 58333, Miss = 1915, Miss_rate = 0.033, Pending_hits = 373, Reservation_fails = 252
L2_cache_bank[6]: Access = 55460, Miss = 1917, Miss_rate = 0.035, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 58392, Miss = 1913, Miss_rate = 0.033, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57645, Miss = 1920, Miss_rate = 0.033, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 40557, Miss = 1919, Miss_rate = 0.047, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 28386, Miss = 1922, Miss_rate = 0.068, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 26147, Miss = 1920, Miss_rate = 0.073, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23948, Miss = 1914, Miss_rate = 0.080, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 58173, Miss = 1913, Miss_rate = 0.033, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 61676, Miss = 1914, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 59226, Miss = 1919, Miss_rate = 0.032, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 841266
L2_total_cache_misses = 30660
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 6188
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 761385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1147640
icnt_total_pkts_simt_to_mem=1955800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3799
	minimum = 6
	maximum = 78
Network latency average = 10.1818
	minimum = 6
	maximum = 76
Slowest packet = 1657721
Flit latency average = 9.22912
	minimum = 6
	maximum = 76
Slowest flit = 3040211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00670661
	minimum = 0 (at node 0)
	maximum = 0.103952 (at node 7)
Accepted packet rate average = 0.00670661
	minimum = 0 (at node 0)
	maximum = 0.103952 (at node 7)
Injected flit rate average = 0.0162542
	minimum = 0 (at node 0)
	maximum = 0.279708 (at node 7)
Accepted flit rate average= 0.0162542
	minimum = 0 (at node 0)
	maximum = 0.224174 (at node 7)
Injected packet length average = 2.42362
Accepted packet length average = 2.42362
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1742 (28 samples)
	minimum = 6 (28 samples)
	maximum = 89.8214 (28 samples)
Network latency average = 11.7701 (28 samples)
	minimum = 6 (28 samples)
	maximum = 80.4286 (28 samples)
Flit latency average = 11.377 (28 samples)
	minimum = 6 (28 samples)
	maximum = 77.25 (28 samples)
Fragmentation average = 6.69641e-05 (28 samples)
	minimum = 0 (28 samples)
	maximum = 7 (28 samples)
Injected packet rate average = 0.0254992 (28 samples)
	minimum = 0.0126855 (28 samples)
	maximum = 0.0587156 (28 samples)
Accepted packet rate average = 0.0254992 (28 samples)
	minimum = 0.0126855 (28 samples)
	maximum = 0.0587156 (28 samples)
Injected flit rate average = 0.0568603 (28 samples)
	minimum = 0.0242218 (28 samples)
	maximum = 0.166883 (28 samples)
Accepted flit rate average = 0.0568603 (28 samples)
	minimum = 0.023733 (28 samples)
	maximum = 0.139283 (28 samples)
Injected packet size average = 2.22988 (28 samples)
Accepted packet size average = 2.22988 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 29 sec (389 sec)
gpgpu_simulation_rate = 130979 (inst/sec)
gpgpu_simulation_rate = 2936 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1142222)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1142222)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(6,0,0) tid=(31,23,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(2,0,0) tid=(31,11,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(4,0,0) tid=(6,31,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,0,0) tid=(2,23,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (408,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(409,1142222)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (409,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(410,1142222)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (411,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(412,1142222)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (412,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (413,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (414,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (414,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (417,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (418,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (419,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (420,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (421,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (422,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (430,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1142722  inst.: 51290759 (ipc=679.4) sim_rate=131514 (inst/sec) elapsed = 0:0:06:30 / Sun Jul 29 09:48:40 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (821,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (828,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (832,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 1149722  inst.: 51430919 (ipc=64.0) sim_rate=131536 (inst/sec) elapsed = 0:0:06:31 / Sun Jul 29 09:48:41 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(9,25,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13207,1142222), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 8.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13208
gpu_sim_insn = 548672
gpu_ipc =      41.5409
gpu_tot_sim_cycle = 1155430
gpu_tot_sim_insn = 51499717
gpu_tot_ipc =      44.5719
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88100
gpu_total_sim_rate=131712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2959671
	L1I_total_cache_misses = 6009
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200729, Miss = 59826, Miss_rate = 0.298, Pending_hits = 4608, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153146, Miss = 44055, Miss_rate = 0.288, Pending_hits = 4325, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202533, Miss = 60379, Miss_rate = 0.298, Pending_hits = 4670, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201767, Miss = 60351, Miss_rate = 0.299, Pending_hits = 4312, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98672, Miss = 41122, Miss_rate = 0.417, Pending_hits = 4068, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 157333, Miss = 62009, Miss_rate = 0.394, Pending_hits = 5563, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108247, Miss = 46021, Miss_rate = 0.425, Pending_hits = 5224, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 210369, Miss = 89717, Miss_rate = 0.426, Pending_hits = 15643, Reservation_fails = 279345
	L1D_cache_core[8]: Access = 98283, Miss = 35832, Miss_rate = 0.365, Pending_hits = 3538, Reservation_fails = 70947
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148037, Miss = 58051, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146223, Miss = 56936, Miss_rate = 0.389, Pending_hits = 4299, Reservation_fails = 120234
	L1D_total_cache_accesses = 2242056
	L1D_total_cache_misses = 816278
	L1D_total_cache_miss_rate = 0.3641
	L1D_total_cache_pending_hits = 76942
	L1D_total_cache_reservation_fails = 1696513
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 84643
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 549192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1147321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2953662
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6009
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16473, 16455, 16438, 16435, 16438, 16434, 16403, 16399, 11779, 11775, 11779, 11775, 11507, 11503, 11507, 11503, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 
gpgpu_n_tot_thrd_icount = 171924608
gpgpu_n_tot_w_icount = 5372644
gpgpu_n_stall_shd_mem = 2386805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76312
gpgpu_n_mem_write_global = 765782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970902
gpgpu_n_store_insn = 3393456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2497244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2386805
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3361224	W0_Idle:1101395	W0_Scoreboard:3968203	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1375248
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 610496 {8:76312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41883504 {40:586800,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2776 {8:347,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10378432 {136:76312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126256 {8:765782,}
traffic_breakdown_memtocore[INST_ACC_R] = 47192 {136:347,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 197 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 1155429 
mrq_lat_table:29729 	6310 	3759 	1589 	1118 	358 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	821229 	20706 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	151641 	79051 	167565 	442195 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40727 	27751 	7356 	484 	15 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	405564 	7309 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2272 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        44        38        42        40        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        42        45        42        40        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        42        40        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        38        42        40        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        38        42        42        40        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        38        42        42        40        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        46        40        38        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        46        40        38        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        40        46        40        38        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        39        46        40        38        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        46        40        38        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        38        46        40        38        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        38        46        40        38        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877    121392    115559    131990    131983    142201    142321    142490    152826    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873    142213    131969    142149    142264    142505    142459    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876    126928    131983    152478    142210    142515    142511    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875    131983    142238    142267    142153    152776    142532    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876    131959    109188    142224    152480    142517    142528    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893    116956    142260    138346    142167    142289    142493    152770    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881    117808    124886    124076    135183    152499    142225    142481    142534    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881    115532    122647    131980    142276    142293    142191    152815    142486    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880    113748    120440    131962    139032    142255    152516    142487    142507    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873    131984    135814    142204    142334    142473    152842    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876    142229    132305    142163    142275    142532    142462    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876    118145    131974    152499    142226    142517    142497    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876    131961    142270    142272    142158    152772    142520    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881    123346    119457    131962    132959    142237    152494    142509    142498    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881    120092    117364    142258    131961    142191    142303    142489    152797    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880    117843    125285    115308    131971    152504    142234    142511    142514    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.774194  4.916667  4.272727  6.366667  6.200000  5.238095  4.823529  4.935484  5.621622  7.034483  4.000000  3.538461  4.791667  3.866667  4.964286  4.500000 
dram[1]:  4.292683  4.268293  8.454545  6.714286  5.615385  5.045455  5.062500  6.200000  4.837209  5.150000  3.209302  3.487180  3.531250  4.142857  4.700000  4.800000 
dram[2]:  5.303030  5.741935  6.642857  6.333333  5.891892  5.116279  5.333333  4.967742  5.150000  4.790698  3.255814  3.341463  4.750000  3.933333  4.343750  3.756757 
dram[3]:  6.481482  5.562500  5.470588  4.775000  5.710526  6.000000  6.115385  6.080000  4.622222  4.456522  3.885714  3.512820  3.625000  3.105263  3.756757  4.212121 
dram[4]:  6.137931  4.475000  4.600000  4.780488  6.000000  5.641026  6.625000  4.903226  5.648649  5.175000  4.655172  3.702703  3.108108  3.515152  5.148148  4.964286 
dram[5]:  4.564103  5.027778  4.204545  4.041667  7.714286  7.714286  4.906250  4.787879  4.750000  4.883721  4.151515  4.387097  3.411765  3.305556  4.419355  3.828571 
dram[6]:  4.292683  3.808511  3.780000  4.041667  7.133333  6.545455  5.233333  5.620690  4.928571  5.225000  3.538461  3.942857  3.361111  3.333333  3.621622  3.325000 
dram[7]:  4.317073  4.000000  4.204545  4.041667  6.424242  6.545455  4.676471  4.378378  5.594594  6.242424  3.512820  3.538461  3.157895  3.264706  4.928571  4.548387 
dram[8]:  5.235294  4.944445  5.277778  5.157895  6.028572  6.903226  4.210526  4.351351  5.942857  7.103448  3.914286  3.564103  3.933333  3.294118  5.000000  4.363636 
dram[9]:  5.205883  4.944445  5.617647  5.416667  5.736842  6.085714  4.676471  5.193548  4.545455  5.024390  3.209302  3.232558  3.593750  3.352941  4.000000  3.944444 
dram[10]:  4.763158  4.475000  5.277778  4.571429  5.142857  5.589744  4.617647  5.620690  5.527778  5.073171  3.139535  2.893617  3.636364  3.562500  3.390244  3.575000 
dram[11]:  4.463415  4.309524  5.906250  4.825000  5.139535  5.475000  7.045455  5.925926  4.902439  4.265306  3.461539  3.341463  3.833333  3.516129  3.833333  3.944444 
dram[12]:  4.204545  5.235294  4.476191  4.619048  4.744681  4.888889  7.285714  7.571429  5.179487  4.622222  3.857143  4.151515  3.424242  3.027027  4.281250  4.000000 
dram[13]:  5.228571  5.176471  3.937500  4.041667  5.116279  6.470588  5.241379  5.161290  4.833333  5.024390  4.290323  3.885714  3.470588  4.034483  3.414634  4.000000 
dram[14]:  6.066667  6.428571  4.295455  4.130435  5.789474  5.666667  4.342857  5.161290  5.075000  5.594594  3.648649  3.589744  4.142857  3.896552  4.181818  3.631579 
dram[15]:  5.083333  5.205883  4.195652  4.850000  4.888889  5.243902  4.371428  4.794117  5.102564  5.307693  4.212121  4.242424  3.625000  4.307693  4.212121  4.600000 
average row locality = 42961/9199 = 4.670182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       127       125       142       143       153       150       112       105       140       140       106       106        79        80       107       110 
dram[1]:       126       123       140       140       154       151       110       107       140       142       104       104        77        80       109       110 
dram[2]:       125       126       140       142       154       150       109       106       140       142       106       105        78        82       107       105 
dram[3]:       125       126       140       141       153       154       109       104       142       141       102       105        80        82       107       105 
dram[4]:       128       127       138       144       152       152       109       104       143       142       101       105        78        80       107       106 
dram[5]:       128       129       139       144       152       150       107       108       143       144       103       104        78        83       105       102 
dram[6]:       126       127       143       144       150       150       107       111       141       143       104       106        83        84       102       101 
dram[7]:       127       128       139       144       148       150       109       110       141       140       103       106        82        77       106       109 
dram[8]:       128       126       142       146       147       148       110       109       142       140       103       107        80        78       108       112 
dram[9]:       127       126       143       145       150       149       109       109       138       140       104       107        78        80       108       110 
dram[10]:       129       127       142       142       148       152       109       111       137       142       102       104        83        80       107       111 
dram[11]:       131       129       141       143       151       153       107       108       139       143       103       105        79        75       106       110 
dram[12]:       133       126       140       144       153       154       105       107       140       142       103       105        77        78       105       104 
dram[13]:       131       124       141       144       150       154       104       108       141       140       101       104        82        81       106       104 
dram[14]:       130       128       141       142       150       155       104       108       141       141       103       106        80        77       104       106 
dram[15]:       131       125       145       146       150       151       105       111       137       141       107       106        80        76       105       106 
total reads: 30718
bank skew: 155/75 = 2.07
chip skew: 1926/1915 = 1.01
number of total write accesses:
dram[0]:        52        52        46        48        64        70        52        48        68        64        34        32        36        36        32        34 
dram[1]:        50        52        46        48        65        71        52        48        68        64        34        32        36        36        32        34 
dram[2]:        50        52        46        48        64        70        51        48        66        64        34        32        36        36        32        34 
dram[3]:        50        52        46        50        64        68        50        48        66        64        34        32        36        36        32        34 
dram[4]:        50        52        46        52        64        68        50        48        66        65        34        32        37        36        32        33 
dram[5]:        50        52        46        50        64        66        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        46        50        64        66        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        46        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        48        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        48        50        68        64        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        48        50        68        66        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        48        50        70        66        48        52        62        66        32        32        36        36        34        32 
dram[14]:        52        52        48        48        70        66        48        52        62        66        32        34        36        36        34        32 
dram[15]:        52        52        48        48        70        64        48        52        62        66        32        34        36        36        34        32 
total reads: 12243
bank skew: 71/32 = 2.22
chip skew: 768/762 = 1.01
average mf latency per bank:
dram[0]:        690       999      1495      1254      2081       571       377       340     10545      9621      1613      1565       600       808       712     47983
dram[1]:        727       981      1383      1234      2759       240       352       336     11312     10222      1226      1742       621       747       661     48333
dram[2]:        728       978      1426      1318      2460       246       377       338      5239      9227      1237      1769       632       728       742     49891
dram[3]:        679      1032      1477      1279      2242       243       362       317      4561     10420      1310      1608       563       608       784     49965
dram[4]:        782       846      1097      1101      2214       251       391       323      5318     10913      1277      1579       403       419       766     33409
dram[5]:        689       949      1282      1065      1433       252       362       325      5181      9599      1198      1601       459       641       705     51199
dram[6]:        732       910      1209      1088       242       247       394       316      4904      8912      1378      1843       752       677       517     51674
dram[7]:        728       910      1125      1126       241       257       407       312      5802     10524      1241      1786       742       774       644     48652
dram[8]:        660       992      1127      1016       241       254       401       319      5760      9588      1114      1736       741       689       764     47988
dram[9]:        792       862      1125      1258       739       249       416       324      4773      9221      1199      1799       780       671       762     16607
dram[10]:        852       965      1235      1176       777       261       400       318      5707     11137      1342      1621      1693       766       738       631
dram[11]:        947       906      1078      1100       730       254       355       308      5511     10093      1343      1590       684       416       699       654
dram[12]:        900       906      1134      1103       759       255       317       292      5394      8566      1319      1747       405       348       688       610
dram[13]:        914      1001      1267      1042       772       258       328       292      5907      9884      1370      1837       589       529     49250       461
dram[14]:        972       871      1024      1112       756      2324       313       295      5833     10505      1395      1632       726       603     49819       414
dram[15]:        860      1014      1123       964       780      2494       327       378      4926      9290      1573      1788       722       623     49676       459
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       352       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       342       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873325 n_act=538 n_pre=522 n_req=2693 n_rd=3850 n_write=1536 bw_util=0.01224
n_activity=26174 dram_eff=0.4116
bk0: 254a 878347i bk1: 250a 878272i bk2: 284a 878086i bk3: 286a 878007i bk4: 306a 877776i bk5: 300a 877706i bk6: 224a 878213i bk7: 210a 878216i bk8: 280a 877992i bk9: 280a 877976i bk10: 212a 878583i bk11: 212a 878484i bk12: 158a 878702i bk13: 160a 878660i bk14: 214a 878722i bk15: 220a 878669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00509223
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873303 n_act=557 n_pre=541 n_req=2685 n_rd=3834 n_write=1536 bw_util=0.01221
n_activity=26167 dram_eff=0.4104
bk0: 252a 878194i bk1: 246a 878126i bk2: 280a 878270i bk3: 280a 878267i bk4: 308a 877893i bk5: 302a 877630i bk6: 220a 878364i bk7: 214a 878401i bk8: 280a 877945i bk9: 284a 877956i bk10: 208a 878447i bk11: 208a 878430i bk12: 154a 878680i bk13: 160a 878672i bk14: 218a 878704i bk15: 220a 878605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00438182
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873321 n_act=553 n_pre=537 n_req=2680 n_rd=3834 n_write=1526 bw_util=0.01218
n_activity=25922 dram_eff=0.4135
bk0: 250a 878315i bk1: 252a 878193i bk2: 280a 878316i bk3: 284a 878186i bk4: 308a 877753i bk5: 300a 877582i bk6: 218a 878400i bk7: 212a 878221i bk8: 280a 877999i bk9: 284a 877852i bk10: 212a 878516i bk11: 210a 878485i bk12: 156a 878836i bk13: 164a 878689i bk14: 214a 878660i bk15: 210a 878669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00477624
Memory Partition 3: 
Cache L2_bank_003:

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873303 n_act=564 n_pre=548 n_req=2678 n_rd=3832 n_write=1524 bw_util=0.01218
n_activity=26145 dram_eff=0.4097
bk0: 250a 878389i bk1: 252a 878273i bk2: 280a 878259i bk3: 282a 878048i bk4: 306a 877887i bk5: 308a 877713i bk6: 218a 878388i bk7: 208a 878483i bk8: 284a 877905i bk9: 282a 877914i bk10: 204a 878578i bk11: 210a 878527i bk12: 160a 878730i bk13: 164a 878596i bk14: 214a 878671i bk15: 210a 878631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00380554
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873329 n_act=548 n_pre=532 n_req=2681 n_rd=3832 n_write=1530 bw_util=0.01219
n_activity=25923 dram_eff=0.4137
bk0: 256a 878292i bk1: 254a 878167i bk2: 276a 878200i bk3: 288a 878022i bk4: 304a 877833i bk5: 304a 877725i bk6: 218a 878381i bk7: 208a 878285i bk8: 286a 878017i bk9: 284a 877865i bk10: 202a 878554i bk11: 210a 878532i bk12: 156a 878608i bk13: 160a 878599i bk14: 214a 878641i bk15: 212a 878614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0037578
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873271 n_act=575 n_pre=559 n_req=2683 n_rd=3838 n_write=1528 bw_util=0.0122
n_activity=26154 dram_eff=0.4103
bk0: 256a 878324i bk1: 258a 878186i bk2: 278a 878209i bk3: 288a 878092i bk4: 304a 877940i bk5: 300a 877877i bk6: 214a 878380i bk7: 216a 878233i bk8: 286a 877947i bk9: 288a 877921i bk10: 206a 878557i bk11: 208a 878520i bk12: 156a 878702i bk13: 166a 878724i bk14: 210a 878678i bk15: 204a 878617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00364072
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873185 n_act=613 n_pre=597 n_req=2688 n_rd=3844 n_write=1532 bw_util=0.01222
n_activity=26239 dram_eff=0.4098
bk0: 252a 878292i bk1: 254a 878116i bk2: 286a 878133i bk3: 288a 877990i bk4: 300a 877787i bk5: 300a 877697i bk6: 214a 878222i bk7: 222a 878180i bk8: 282a 877867i bk9: 286a 877922i bk10: 208a 878550i bk11: 212a 878511i bk12: 166a 878731i bk13: 168a 878555i bk14: 204a 878676i bk15: 202a 878624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00410789
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873233 n_act=594 n_pre=578 n_req=2683 n_rd=3838 n_write=1528 bw_util=0.0122
n_activity=26259 dram_eff=0.4087
bk0: 254a 878259i bk1: 256a 878252i bk2: 278a 878124i bk3: 288a 878051i bk4: 296a 877967i bk5: 300a 877802i bk6: 218a 878314i bk7: 220a 878209i bk8: 282a 877977i bk9: 280a 877910i bk10: 206a 878621i bk11: 212a 878626i bk12: 164a 878637i bk13: 154a 878619i bk14: 212a 878743i bk15: 218a 878652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385555
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873307 n_act=548 n_pre=532 n_req=2692 n_rd=3852 n_write=1532 bw_util=0.01224
n_activity=25989 dram_eff=0.4143
bk0: 256a 878234i bk1: 252a 878217i bk2: 284a 878140i bk3: 292a 878048i bk4: 294a 878000i bk5: 296a 877899i bk6: 220a 878249i bk7: 218a 878227i bk8: 284a 877962i bk9: 280a 877907i bk10: 206a 878621i bk11: 214a 878515i bk12: 160a 878672i bk13: 156a 878649i bk14: 216a 878727i bk15: 224a 878526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00467963
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873243 n_act=586 n_pre=570 n_req=2686 n_rd=3846 n_write=1526 bw_util=0.01221
n_activity=26207 dram_eff=0.41
bk0: 254a 878161i bk1: 252a 878193i bk2: 286a 878237i bk3: 290a 878161i bk4: 300a 877752i bk5: 298a 877754i bk6: 218a 878387i bk7: 218a 878316i bk8: 276a 878007i bk9: 280a 877812i bk10: 208a 878486i bk11: 214a 878387i bk12: 156a 878713i bk13: 160a 878628i bk14: 216a 878646i bk15: 220a 878676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00407379
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873181 n_act=613 n_pre=597 n_req=2690 n_rd=3852 n_write=1528 bw_util=0.01223
n_activity=26158 dram_eff=0.4113
bk0: 258a 878156i bk1: 254a 878124i bk2: 284a 878135i bk3: 284a 877942i bk4: 296a 877624i bk5: 304a 877634i bk6: 218a 878394i bk7: 222a 878333i bk8: 274a 878058i bk9: 284a 877863i bk10: 204a 878512i bk11: 208a 878325i bk12: 166a 878670i bk13: 160a 878666i bk14: 214a 878616i bk15: 222a 878503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00483194
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873233 n_act=590 n_pre=574 n_req=2687 n_rd=3846 n_write=1528 bw_util=0.01222
n_activity=26416 dram_eff=0.4069
bk0: 262a 878142i bk1: 258a 878125i bk2: 282a 878132i bk3: 286a 878120i bk4: 302a 877827i bk5: 306a 877753i bk6: 214a 878508i bk7: 216a 878399i bk8: 278a 878097i bk9: 286a 877749i bk10: 206a 878606i bk11: 210a 878571i bk12: 158a 878781i bk13: 150a 878817i bk14: 212a 878742i bk15: 220a 878607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00397603
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873259 n_act=584 n_pre=568 n_req=2680 n_rd=3832 n_write=1528 bw_util=0.01218
n_activity=26199 dram_eff=0.4092
bk0: 266a 878116i bk1: 252a 878186i bk2: 280a 878217i bk3: 288a 878122i bk4: 306a 877569i bk5: 308a 877677i bk6: 210a 878465i bk7: 214a 878287i bk8: 280a 878081i bk9: 284a 877840i bk10: 206a 878595i bk11: 210a 878532i bk12: 154a 878683i bk13: 156a 878654i bk14: 210a 878701i bk15: 208a 878705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00441024
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873243 n_act=589 n_pre=573 n_req=2683 n_rd=3830 n_write=1536 bw_util=0.0122
n_activity=26294 dram_eff=0.4082
bk0: 262a 878261i bk1: 248a 878158i bk2: 282a 878126i bk3: 288a 878131i bk4: 300a 877743i bk5: 308a 877787i bk6: 208a 878459i bk7: 216a 878327i bk8: 282a 878070i bk9: 280a 877908i bk10: 202a 878692i bk11: 208a 878499i bk12: 164a 878741i bk13: 162a 878698i bk14: 212a 878476i bk15: 208a 878578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00380213
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873275 n_act=572 n_pre=556 n_req=2684 n_rd=3832 n_write=1536 bw_util=0.0122
n_activity=26122 dram_eff=0.411
bk0: 260a 878320i bk1: 256a 878298i bk2: 282a 878125i bk3: 284a 878139i bk4: 300a 877837i bk5: 310a 877736i bk6: 208a 878329i bk7: 216a 878292i bk8: 282a 877989i bk9: 282a 877879i bk10: 206a 878408i bk11: 212a 878382i bk12: 160a 878830i bk13: 154a 878766i bk14: 208a 878599i bk15: 212a 878529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00411357
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=879771 n_nop=873259 n_act=576 n_pre=560 n_req=2688 n_rd=3844 n_write=1532 bw_util=0.01222
n_activity=26140 dram_eff=0.4113
bk0: 262a 878211i bk1: 250a 878165i bk2: 290a 878057i bk3: 292a 878071i bk4: 300a 877783i bk5: 302a 877779i bk6: 210a 878376i bk7: 222a 878322i bk8: 274a 877992i bk9: 282a 877826i bk10: 214a 878633i bk11: 212a 878574i bk12: 160a 878753i bk13: 152a 878739i bk14: 210a 878715i bk15: 212a 878687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0044523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65711, Miss = 1925, Miss_rate = 0.029, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 67849, Miss = 1917, Miss_rate = 0.028, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 59997, Miss = 1917, Miss_rate = 0.032, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 59749, Miss = 1916, Miss_rate = 0.032, Pending_hits = 409, Reservation_fails = 68
L2_cache_bank[4]: Access = 60496, Miss = 1916, Miss_rate = 0.032, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 58419, Miss = 1919, Miss_rate = 0.033, Pending_hits = 373, Reservation_fails = 252
L2_cache_bank[6]: Access = 55567, Miss = 1922, Miss_rate = 0.035, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 58501, Miss = 1919, Miss_rate = 0.033, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57733, Miss = 1926, Miss_rate = 0.033, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 40663, Miss = 1923, Miss_rate = 0.047, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 28472, Miss = 1926, Miss_rate = 0.068, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 26192, Miss = 1923, Miss_rate = 0.073, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23950, Miss = 1916, Miss_rate = 0.080, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 58175, Miss = 1915, Miss_rate = 0.033, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 61678, Miss = 1916, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 59310, Miss = 1922, Miss_rate = 0.032, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 842462
L2_total_cache_misses = 30718
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 6188
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 232
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1149140
icnt_total_pkts_simt_to_mem=1959876
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3725
	minimum = 6
	maximum = 135
Network latency average = 8.90635
	minimum = 6
	maximum = 111
Slowest packet = 1682586
Flit latency average = 8.48834
	minimum = 6
	maximum = 107
Slowest flit = 3103570
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00584201
	minimum = 0 (at node 0)
	maximum = 0.0905512 (at node 8)
Accepted packet rate average = 0.00584201
	minimum = 0 (at node 0)
	maximum = 0.0905512 (at node 8)
Injected flit rate average = 0.0136183
	minimum = 0 (at node 0)
	maximum = 0.308601 (at node 8)
Accepted flit rate average= 0.0136183
	minimum = 0 (at node 0)
	maximum = 0.113568 (at node 8)
Injected packet length average = 2.3311
Accepted packet length average = 2.3311
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0431 (29 samples)
	minimum = 6 (29 samples)
	maximum = 91.3793 (29 samples)
Network latency average = 11.6714 (29 samples)
	minimum = 6 (29 samples)
	maximum = 81.4828 (29 samples)
Flit latency average = 11.2774 (29 samples)
	minimum = 6 (29 samples)
	maximum = 78.2759 (29 samples)
Fragmentation average = 6.4655e-05 (29 samples)
	minimum = 0 (29 samples)
	maximum = 6.75862 (29 samples)
Injected packet rate average = 0.0248214 (29 samples)
	minimum = 0.0122481 (29 samples)
	maximum = 0.0598134 (29 samples)
Accepted packet rate average = 0.0248214 (29 samples)
	minimum = 0.0122481 (29 samples)
	maximum = 0.0598134 (29 samples)
Injected flit rate average = 0.0553692 (29 samples)
	minimum = 0.0233866 (29 samples)
	maximum = 0.17177 (29 samples)
Accepted flit rate average = 0.0553692 (29 samples)
	minimum = 0.0229146 (29 samples)
	maximum = 0.138396 (29 samples)
Injected packet size average = 2.23071 (29 samples)
Accepted packet size average = 2.23071 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 31 sec (391 sec)
gpgpu_simulation_rate = 131712 (inst/sec)
gpgpu_simulation_rate = 2955 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1155430)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1155430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (114,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (202,1155430), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(20,0,0) tid=(403,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (432,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (455,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (462,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 1155930  inst.: 51611833 (ipc=224.2) sim_rate=131662 (inst/sec) elapsed = 0:0:06:32 / Sun Jul 29 09:48:42 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (506,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (520,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (612,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (618,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (624,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (626,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (630,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (632,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (636,1155430), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (638,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (644,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (650,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (789,1155430), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 13.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 790
gpu_sim_insn = 118240
gpu_ipc =     149.6709
gpu_tot_sim_cycle = 1156220
gpu_tot_sim_insn = 51617957
gpu_tot_ipc =      44.6437
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8354
gpu_stall_icnt2sh    = 88107
gpu_total_sim_rate=131678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2962531
	L1I_total_cache_misses = 6649
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200729, Miss = 59826, Miss_rate = 0.298, Pending_hits = 4608, Reservation_fails = 117358
	L1D_cache_core[1]: Access = 153146, Miss = 44055, Miss_rate = 0.288, Pending_hits = 4325, Reservation_fails = 90888
	L1D_cache_core[2]: Access = 202533, Miss = 60379, Miss_rate = 0.298, Pending_hits = 4670, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 201767, Miss = 60351, Miss_rate = 0.299, Pending_hits = 4312, Reservation_fails = 115556
	L1D_cache_core[4]: Access = 98672, Miss = 41122, Miss_rate = 0.417, Pending_hits = 4068, Reservation_fails = 89520
	L1D_cache_core[5]: Access = 157333, Miss = 62009, Miss_rate = 0.394, Pending_hits = 5563, Reservation_fails = 142364
	L1D_cache_core[6]: Access = 108247, Miss = 46021, Miss_rate = 0.425, Pending_hits = 5224, Reservation_fails = 110153
	L1D_cache_core[7]: Access = 210369, Miss = 89717, Miss_rate = 0.426, Pending_hits = 15643, Reservation_fails = 279345
	L1D_cache_core[8]: Access = 98283, Miss = 35832, Miss_rate = 0.365, Pending_hits = 3538, Reservation_fails = 70947
	L1D_cache_core[9]: Access = 145866, Miss = 56201, Miss_rate = 0.385, Pending_hits = 5164, Reservation_fails = 124310
	L1D_cache_core[10]: Access = 87848, Miss = 35709, Miss_rate = 0.406, Pending_hits = 3375, Reservation_fails = 60575
	L1D_cache_core[11]: Access = 136823, Miss = 53082, Miss_rate = 0.388, Pending_hits = 3453, Reservation_fails = 49587
	L1D_cache_core[12]: Access = 146180, Miss = 56987, Miss_rate = 0.390, Pending_hits = 4621, Reservation_fails = 111309
	L1D_cache_core[13]: Access = 148078, Miss = 58072, Miss_rate = 0.392, Pending_hits = 4079, Reservation_fails = 91965
	L1D_cache_core[14]: Access = 146223, Miss = 56936, Miss_rate = 0.389, Pending_hits = 4299, Reservation_fails = 120234
	L1D_total_cache_accesses = 2242097
	L1D_total_cache_misses = 816299
	L1D_total_cache_miss_rate = 0.3641
	L1D_total_cache_pending_hits = 76942
	L1D_total_cache_reservation_fails = 1696513
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 85014
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 549192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84483
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1147321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2955882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6649
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16483, 16465, 16448, 16445, 16448, 16444, 16413, 16409, 11789, 11785, 11789, 11785, 11517, 11513, 11517, 11513, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 
gpgpu_n_tot_thrd_icount = 172043200
gpgpu_n_tot_w_icount = 5376350
gpgpu_n_stall_shd_mem = 2386843
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76333
gpgpu_n_mem_write_global = 765802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970942
gpgpu_n_store_insn = 3393476
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2509080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2386843
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3361423	W0_Idle:1108795	W0_Scoreboard:3969082	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148264	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1378928
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 610664 {8:76333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41884304 {40:586820,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2944 {8:368,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10381288 {136:76333,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126416 {8:765802,}
traffic_breakdown_memtocore[INST_ACC_R] = 50048 {136:368,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 197 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 1156219 
mrq_lat_table:29744 	6315 	3759 	1589 	1118 	358 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	821260 	20716 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	151669 	79076 	167574 	442195 	1863 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40731 	27757 	7361 	490 	15 	0 	0 	0 	144 	301 	7799 	22906 	36543 	114864 	111732 	58620 	405564 	7329 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2274 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        32        60        62        44        38        42        40        34        32        32        32        32        32 
dram[1]:        34        34        34        36        60        62        42        45        42        40        34        32        32        32        32        32 
dram[2]:        34        34        34        36        60        62        41        41        42        40        34        32        32        32        32        32 
dram[3]:        34        34        34        36        60        62        40        38        42        40        34        32        32        32        32        32 
dram[4]:        34        34        34        36        60        62        38        42        42        40        34        32        32        32        32        32 
dram[5]:        34        34        34        34        60        62        38        42        42        40        34        32        32        32        32        32 
dram[6]:        32        34        34        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[7]:        32        34        32        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[8]:        32        34        36        34        60        62        38        46        42        38        34        32        32        32        32        32 
dram[9]:        34        34        36        34        62        62        43        46        40        38        34        32        32        32        32        32 
dram[10]:        36        34        36        34        62        62        41        46        40        38        32        32        32        32        32        32 
dram[11]:        36        34        36        34        62        62        40        46        40        38        32        32        32        32        32        32 
dram[12]:        36        34        36        34        62        62        39        46        40        38        32        32        32        32        32        32 
dram[13]:        35        34        36        34        62        62        39        46        40        38        32        32        32        32        32        32 
dram[14]:        34        34        36        34        62        62        38        46        40        38        32        34        32        32        32        32 
dram[15]:        34        34        32        34        62        62        38        46        40        38        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    140398    129890    129879    129877    121392    115559    131990    131983    142201    142321    142490    152826    137021    137871    129848    129846 
dram[1]:    129887    129886    129870    130898    129873    129873    142213    131969    142149    142264    142505    142459    136063    135774    129836    129839 
dram[2]:    129884    129883    141412    140382    129875    129876    126928    131983    152478    142210    142515    142511    135053    134756    140338    140334 
dram[3]:    129882    129882    140390    140390    129876    129875    131983    142238    142267    142153    152776    142532    132887    133732    140329    141356 
dram[4]:    129880    129881    129878    129878    129873    129876    131959    109188    142224    152480    142517    142528    131888    131695    140331    129865 
dram[5]:    129866    130896    129881    129881    130893    116956    142260    138346    142167    142289    142493    152770    130775    130488    129862    129864 
dram[6]:    140376    140383    129881    129881    117808    124886    124076    135183    152499    142225    142481    142534    129748    139977    129858    129859 
dram[7]:    141418    140389    129879    129881    115532    122647    131980    142276    142293    142191    152815    142486    138249    139127    129853    129850 
dram[8]:    129890    129890    129880    129880    113748    120440    131962    139032    142255    152516    142487    142507    137231    138108    129844    129847 
dram[9]:    129886    129886    130899    140366    129873    129873    131984    135814    142204    142334    142473    152842    136175    136011    129838    129841 
dram[10]:    129885    129885    140382    140374    129876    129876    142229    132305    142163    142275    142532    142462    134135    134994    140339    141367 
dram[11]:    129882    129882    140390    140388    129875    129876    118145    131974    152499    142226    142517    142497    133525    133981    141359    140327 
dram[12]:    129879    129877    129880    129878    129875    129876    131961    142270    142272    142158    152772    142520    132518    131936    140340    129866 
dram[13]:    129866    130896    129881    129881    123346    119457    131962    132959    142237    152494    142509    142498    130430    130285    129863    129865 
dram[14]:    141413    140383    129881    129881    120092    117364    142258    131961    142191    142303    142489    152797    139907    139740    129858    129856 
dram[15]:    140389    140389    129879    129880    117843    125285    115308    131971    152504    142234    142511    142514    138898    138679    129855    129852 
average row accesses per activate:
dram[0]:  5.774194  4.916667  4.272727  6.366667  6.200000  5.238095  4.852941  4.812500  5.621622  7.034483  4.000000  3.538461  4.791667  3.866667  4.964286  4.500000 
dram[1]:  4.292683  4.268293  8.454545  6.714286  5.615385  5.045455  5.062500  6.000000  4.837209  5.150000  3.209302  3.487180  3.531250  4.142857  4.700000  4.800000 
dram[2]:  5.303030  5.741935  6.642857  6.333333  5.891892  5.116279  5.366667  4.843750  5.150000  4.790698  3.255814  3.341463  4.750000  3.933333  4.343750  3.756757 
dram[3]:  6.481482  5.562500  5.470588  4.775000  5.710526  6.000000  6.153846  6.080000  4.622222  4.456522  3.885714  3.512820  3.625000  3.105263  3.756757  4.212121 
dram[4]:  6.137931  4.475000  4.600000  4.780488  6.000000  5.641026  6.666667  4.903226  5.648649  5.175000  4.655172  3.702703  3.108108  3.515152  5.148148  4.964286 
dram[5]:  4.564103  5.027778  4.204545  4.041667  7.714286  7.714286  4.906250  4.676471  4.750000  4.883721  4.151515  4.387097  3.411765  3.305556  4.419355  3.828571 
dram[6]:  4.292683  3.808511  3.780000  4.041667  7.133333  6.545455  5.233333  5.466667  4.928571  5.225000  3.538461  3.942857  3.361111  3.333333  3.621622  3.325000 
dram[7]:  4.317073  4.000000  4.204545  4.041667  6.424242  6.545455  4.705883  4.378378  5.594594  6.242424  3.512820  3.538461  3.157895  3.264706  4.928571  4.548387 
dram[8]:  5.235294  4.944445  5.277778  5.157895  6.028572  6.903226  4.236842  4.351351  5.942857  7.103448  3.914286  3.564103  3.933333  3.294118  5.000000  4.363636 
dram[9]:  5.205883  4.944445  5.617647  5.416667  5.736842  6.085714  4.705883  5.062500  4.545455  5.024390  3.209302  3.232558  3.593750  3.352941  4.000000  3.944444 
dram[10]:  4.763158  4.475000  5.277778  4.571429  5.142857  5.589744  4.617647  5.466667  5.527778  5.073171  3.139535  2.893617  3.636364  3.562500  3.390244  3.575000 
dram[11]:  4.463415  4.309524  5.906250  4.825000  5.139535  5.475000  7.090909  5.750000  4.902439  4.265306  3.461539  3.341463  3.833333  3.516129  3.833333  3.944444 
dram[12]:  4.204545  5.235294  4.476191  4.619048  4.744681  4.888889  7.000000  7.571429  5.179487  4.622222  3.857143  4.151515  3.424242  3.027027  4.281250  4.000000 
dram[13]:  5.228571  5.176471  3.937500  4.041667  5.116279  6.470588  5.100000  5.161290  4.833333  5.024390  4.290323  3.885714  3.470588  4.034483  3.414634  4.000000 
dram[14]:  6.066667  6.428571  4.295455  4.130435  5.789474  5.666667  4.342857  5.031250  5.075000  5.594594  3.648649  3.589744  4.142857  3.896552  4.181818  3.631579 
dram[15]:  5.083333  5.205883  4.195652  4.850000  4.888889  5.243902  4.371428  4.823529  5.102564  5.307693  4.212121  4.242424  3.625000  4.307693  4.212121  4.600000 
average row locality = 42981/9210 = 4.666775
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       127       125       142       143       153       150       113       106       140       140       106       106        79        80       107       110 
dram[1]:       126       123       140       140       154       151       110       108       140       142       104       104        77        80       109       110 
dram[2]:       125       126       140       142       154       150       110       107       140       142       106       105        78        82       107       105 
dram[3]:       125       126       140       141       153       154       110       104       142       141       102       105        80        82       107       105 
dram[4]:       128       127       138       144       152       152       110       104       143       142       101       105        78        80       107       106 
dram[5]:       128       129       139       144       152       150       107       109       143       144       103       104        78        83       105       102 
dram[6]:       126       127       143       144       150       150       107       112       141       143       104       106        83        84       102       101 
dram[7]:       127       128       139       144       148       150       110       110       141       140       103       106        82        77       106       109 
dram[8]:       128       126       142       146       147       148       111       109       142       140       103       107        80        78       108       112 
dram[9]:       127       126       143       145       150       149       110       110       138       140       104       107        78        80       108       110 
dram[10]:       129       127       142       142       148       152       109       112       137       142       102       104        83        80       107       111 
dram[11]:       131       129       141       143       151       153       108       109       139       143       103       105        79        75       106       110 
dram[12]:       133       126       140       144       153       154       106       107       140       142       103       105        77        78       105       104 
dram[13]:       131       124       141       144       150       154       105       108       141       140       101       104        82        81       106       104 
dram[14]:       130       128       141       142       150       155       104       109       141       141       103       106        80        77       104       106 
dram[15]:       131       125       145       146       150       151       105       112       137       141       107       106        80        76       105       106 
total reads: 30738
bank skew: 155/75 = 2.07
chip skew: 1927/1916 = 1.01
number of total write accesses:
dram[0]:        52        52        46        48        64        70        52        48        68        64        34        32        36        36        32        34 
dram[1]:        50        52        46        48        65        71        52        48        68        64        34        32        36        36        32        34 
dram[2]:        50        52        46        48        64        70        51        48        66        64        34        32        36        36        32        34 
dram[3]:        50        52        46        50        64        68        50        48        66        64        34        32        36        36        32        34 
dram[4]:        50        52        46        52        64        68        50        48        66        65        34        32        37        36        32        33 
dram[5]:        50        52        46        50        64        66        50        50        66        66        34        32        38        36        32        32 
dram[6]:        50        52        46        50        64        66        50        52        66        66        34        32        38        36        32        32 
dram[7]:        50        52        46        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[8]:        50        52        48        50        64        66        50        52        66        66        34        32        38        34        32        32 
dram[9]:        50        52        48        50        68        64        50        52        62        66        34        32        37        34        32        32 
dram[10]:        52        52        48        50        68        66        48        52        62        66        33        32        37        34        32        32 
dram[11]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[12]:        52        52        48        50        70        66        48        52        62        66        32        32        36        34        32        32 
dram[13]:        52        52        48        50        70        66        48        52        62        66        32        32        36        36        34        32 
dram[14]:        52        52        48        48        70        66        48        52        62        66        32        34        36        36        34        32 
dram[15]:        52        52        48        48        70        64        48        52        62        66        32        34        36        36        34        32 
total reads: 12243
bank skew: 71/32 = 2.22
chip skew: 768/762 = 1.01
average mf latency per bank:
dram[0]:        690       999      1495      1254      2081       571       378       340     10545      9621      1613      1565       600       808       712     47983
dram[1]:        727       981      1383      1234      2759       240       353       337     11312     10222      1226      1742       621       747       661     48333
dram[2]:        728       978      1426      1318      2460       246       377       339      5239      9227      1237      1769       632       728       742     49891
dram[3]:        679      1032      1477      1279      2242       243       363       317      4561     10420      1310      1608       563       608       784     49965
dram[4]:        782       846      1097      1101      2214       251       391       323      5318     10913      1277      1579       403       419       766     33409
dram[5]:        689       949      1282      1065      1433       252       362       326      5181      9599      1198      1601       459       641       705     51199
dram[6]:        732       910      1209      1088       242       247       394       316      4904      8912      1378      1843       752       677       517     51674
dram[7]:        728       910      1125      1126       241       257       406       312      5802     10524      1241      1786       742       774       644     48652
dram[8]:        660       992      1127      1016       241       254       402       319      5760      9588      1114      1736       741       689       764     47988
dram[9]:        792       862      1125      1258       739       249       416       324      4773      9221      1199      1799       780       671       762     16607
dram[10]:        852       965      1235      1176       777       261       400       319      5707     11137      1342      1621      1693       766       738       631
dram[11]:        947       906      1078      1100       730       254       355       309      5511     10093      1343      1590       684       416       699       654
dram[12]:        900       906      1134      1103       759       255       317       292      5394      8566      1319      1747       405       348       688       610
dram[13]:        914      1001      1267      1042       772       258       329       292      5907      9884      1370      1837       589       529     49250       461
dram[14]:        972       871      1024      1112       756      2324       313       295      5833     10505      1395      1632       726       603     49819       414
dram[15]:        860      1014      1123       964       780      2494       327       379      4926      9290      1573      1788       722       623     49676       459
maximum mf latency per bank:
dram[0]:        510       437       537       598       348       335       367       348       578       640       559       356       405       437       326       316
dram[1]:        488       516       545       612       378       327       379       337       478       514       349       368       383       512       330       356
dram[2]:        502       540       533       444       386       353       331       353       461       467       323       339       495       491       326       326
dram[3]:        514       538       481       484       360       355       352       331       493       480       336       326       502       499       334       316
dram[4]:        513       465       419       599       422       345       314       363       473       488       332       337       575       489       373       375
dram[5]:        405       416       559       421       316       399       312       320       506       525       315       332       509       517       373       347
dram[6]:        436       529       613       406       380       449       339       334       604       596       437       558       362       429       367       326
dram[7]:        343       501       433       433       398       508       342       338       553       579       421       465       548       472       331       320
dram[8]:        418       416       498       558       329       432       360       324       504       542       313       361       525       420       317       326
dram[9]:        425       534       521       432       318       416       329       316       513       527       313       348       436       332       324       319
dram[10]:        491       463       497       559       329       466       397       377       516       444       351       381       568       547       351       349
dram[11]:        495       520       455       569       324       451       315       330       372       373       323       338       464       514       311       311
dram[12]:        487       494       475       482       347       459       326       328       421       386       330       346       367       462       436       461
dram[13]:        575       529       504       455       334       508       328       349       424       408       319       329       423       404       376       411
dram[14]:        553       496       342       447       314       516       347       317       417       482       360       358       433       384       316       349
dram[15]:        617       564       663       610       320       333       334       370       575       531       328       331       421       309       315       315

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873920 n_act=539 n_pre=523 n_req=2695 n_rd=3854 n_write=1536 bw_util=0.01224
n_activity=26197 dram_eff=0.4115
bk0: 254a 878948i bk1: 250a 878873i bk2: 284a 878687i bk3: 286a 878608i bk4: 306a 878377i bk5: 300a 878307i bk6: 226a 878810i bk7: 212a 878806i bk8: 280a 878592i bk9: 280a 878577i bk10: 212a 879184i bk11: 212a 879085i bk12: 158a 879303i bk13: 160a 879261i bk14: 214a 879323i bk15: 220a 879270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00508876
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873900 n_act=558 n_pre=542 n_req=2686 n_rd=3836 n_write=1536 bw_util=0.0122
n_activity=26182 dram_eff=0.4104
bk0: 252a 878795i bk1: 246a 878727i bk2: 280a 878871i bk3: 280a 878868i bk4: 308a 878494i bk5: 302a 878231i bk6: 220a 878966i bk7: 216a 878991i bk8: 280a 878545i bk9: 284a 878556i bk10: 208a 879048i bk11: 208a 879031i bk12: 154a 879281i bk13: 160a 879273i bk14: 218a 879305i bk15: 220a 879206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00437883
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873916 n_act=554 n_pre=538 n_req=2682 n_rd=3838 n_write=1526 bw_util=0.01219
n_activity=25945 dram_eff=0.4135
bk0: 250a 878916i bk1: 252a 878794i bk2: 280a 878917i bk3: 284a 878787i bk4: 308a 878355i bk5: 300a 878184i bk6: 220a 878998i bk7: 214a 878811i bk8: 280a 878599i bk9: 284a 878452i bk10: 212a 879116i bk11: 210a 879085i bk12: 156a 879437i bk13: 164a 879290i bk14: 214a 879261i bk15: 210a 879270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00477298
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873902 n_act=564 n_pre=548 n_req=2679 n_rd=3834 n_write=1524 bw_util=0.01217
n_activity=26153 dram_eff=0.4097
bk0: 250a 878990i bk1: 252a 878874i bk2: 280a 878860i bk3: 282a 878649i bk4: 306a 878488i bk5: 308a 878314i bk6: 220a 878985i bk7: 208a 879084i bk8: 284a 878506i bk9: 282a 878515i bk10: 204a 879179i bk11: 210a 879128i bk12: 160a 879331i bk13: 164a 879197i bk14: 214a 879272i bk15: 210a 879232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00380294
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873928 n_act=548 n_pre=532 n_req=2682 n_rd=3834 n_write=1530 bw_util=0.01219
n_activity=25931 dram_eff=0.4137
bk0: 256a 878893i bk1: 254a 878768i bk2: 276a 878801i bk3: 288a 878623i bk4: 304a 878434i bk5: 304a 878326i bk6: 220a 878978i bk7: 208a 878886i bk8: 286a 878618i bk9: 284a 878466i bk10: 202a 879155i bk11: 210a 879133i bk12: 156a 879209i bk13: 160a 879200i bk14: 214a 879242i bk15: 212a 879215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00375523
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873868 n_act=576 n_pre=560 n_req=2684 n_rd=3840 n_write=1528 bw_util=0.01219
n_activity=26169 dram_eff=0.4103
bk0: 256a 878925i bk1: 258a 878787i bk2: 278a 878810i bk3: 288a 878693i bk4: 304a 878541i bk5: 300a 878479i bk6: 214a 878982i bk7: 218a 878823i bk8: 286a 878547i bk9: 288a 878521i bk10: 206a 879157i bk11: 208a 879121i bk12: 156a 879303i bk13: 166a 879325i bk14: 210a 879279i bk15: 204a 879218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00363823
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873782 n_act=614 n_pre=598 n_req=2689 n_rd=3846 n_write=1532 bw_util=0.01222
n_activity=26254 dram_eff=0.4097
bk0: 252a 878893i bk1: 254a 878717i bk2: 286a 878734i bk3: 288a 878591i bk4: 300a 878388i bk5: 300a 878299i bk6: 214a 878824i bk7: 224a 878770i bk8: 282a 878467i bk9: 286a 878522i bk10: 208a 879150i bk11: 212a 879112i bk12: 166a 879332i bk13: 168a 879156i bk14: 204a 879277i bk15: 202a 879225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00410508
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873832 n_act=594 n_pre=578 n_req=2684 n_rd=3840 n_write=1528 bw_util=0.01219
n_activity=26267 dram_eff=0.4087
bk0: 254a 878860i bk1: 256a 878853i bk2: 278a 878725i bk3: 288a 878652i bk4: 296a 878568i bk5: 300a 878403i bk6: 220a 878911i bk7: 220a 878810i bk8: 282a 878578i bk9: 280a 878511i bk10: 206a 879222i bk11: 212a 879227i bk12: 164a 879238i bk13: 154a 879220i bk14: 212a 879344i bk15: 218a 879253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385292
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873906 n_act=548 n_pre=532 n_req=2693 n_rd=3854 n_write=1532 bw_util=0.01224
n_activity=25997 dram_eff=0.4144
bk0: 256a 878835i bk1: 252a 878818i bk2: 284a 878741i bk3: 292a 878649i bk4: 294a 878601i bk5: 296a 878500i bk6: 222a 878846i bk7: 218a 878828i bk8: 284a 878563i bk9: 280a 878508i bk10: 206a 879222i bk11: 214a 879116i bk12: 160a 879273i bk13: 156a 879250i bk14: 216a 879328i bk15: 224a 879127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00467643
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873838 n_act=587 n_pre=571 n_req=2688 n_rd=3850 n_write=1526 bw_util=0.01221
n_activity=26230 dram_eff=0.4099
bk0: 254a 878762i bk1: 252a 878794i bk2: 286a 878838i bk3: 290a 878762i bk4: 300a 878353i bk5: 298a 878355i bk6: 220a 878984i bk7: 220a 878906i bk8: 276a 878607i bk9: 280a 878413i bk10: 208a 879087i bk11: 214a 878988i bk12: 156a 879314i bk13: 160a 879229i bk14: 216a 879247i bk15: 220a 879277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00407101
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873778 n_act=614 n_pre=598 n_req=2691 n_rd=3854 n_write=1528 bw_util=0.01223
n_activity=26173 dram_eff=0.4113
bk0: 258a 878757i bk1: 254a 878725i bk2: 284a 878736i bk3: 284a 878543i bk4: 296a 878225i bk5: 304a 878235i bk6: 218a 878996i bk7: 224a 878923i bk8: 274a 878658i bk9: 284a 878463i bk10: 204a 879113i bk11: 208a 878926i bk12: 166a 879271i bk13: 160a 879267i bk14: 214a 879217i bk15: 222a 879104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00482864
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873828 n_act=591 n_pre=575 n_req=2689 n_rd=3850 n_write=1528 bw_util=0.01222
n_activity=26439 dram_eff=0.4068
bk0: 262a 878743i bk1: 258a 878726i bk2: 282a 878733i bk3: 286a 878721i bk4: 302a 878428i bk5: 306a 878354i bk6: 216a 879105i bk7: 218a 878989i bk8: 278a 878697i bk9: 286a 878350i bk10: 206a 879207i bk11: 210a 879172i bk12: 158a 879382i bk13: 150a 879418i bk14: 212a 879343i bk15: 220a 879208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00397332
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873856 n_act=585 n_pre=569 n_req=2681 n_rd=3834 n_write=1528 bw_util=0.01218
n_activity=26214 dram_eff=0.4091
bk0: 266a 878718i bk1: 252a 878788i bk2: 280a 878819i bk3: 288a 878724i bk4: 306a 878171i bk5: 308a 878279i bk6: 212a 879055i bk7: 214a 878887i bk8: 280a 878681i bk9: 284a 878440i bk10: 206a 879195i bk11: 210a 879132i bk12: 154a 879283i bk13: 156a 879254i bk14: 210a 879302i bk15: 208a 879306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00440723
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873840 n_act=590 n_pre=574 n_req=2684 n_rd=3832 n_write=1536 bw_util=0.01219
n_activity=26309 dram_eff=0.4081
bk0: 262a 878863i bk1: 248a 878760i bk2: 282a 878728i bk3: 288a 878733i bk4: 300a 878345i bk5: 308a 878389i bk6: 210a 879049i bk7: 216a 878927i bk8: 282a 878670i bk9: 280a 878508i bk10: 202a 879292i bk11: 208a 879099i bk12: 164a 879341i bk13: 162a 879298i bk14: 212a 879076i bk15: 208a 879180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00379953
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873872 n_act=573 n_pre=557 n_req=2685 n_rd=3834 n_write=1536 bw_util=0.0122
n_activity=26137 dram_eff=0.4109
bk0: 260a 878921i bk1: 256a 878900i bk2: 282a 878727i bk3: 284a 878741i bk4: 300a 878439i bk5: 310a 878338i bk6: 208a 878931i bk7: 218a 878882i bk8: 282a 878589i bk9: 282a 878479i bk10: 206a 879008i bk11: 212a 878982i bk12: 160a 879430i bk13: 154a 879366i bk14: 208a 879199i bk15: 212a 879130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00411076
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880372 n_nop=873858 n_act=576 n_pre=560 n_req=2689 n_rd=3846 n_write=1532 bw_util=0.01222
n_activity=26148 dram_eff=0.4114
bk0: 262a 878812i bk1: 250a 878766i bk2: 290a 878658i bk3: 292a 878672i bk4: 300a 878384i bk5: 302a 878380i bk6: 210a 878977i bk7: 224a 878919i bk8: 274a 878593i bk9: 282a 878427i bk10: 214a 879234i bk11: 212a 879175i bk12: 160a 879354i bk13: 152a 879340i bk14: 210a 879316i bk15: 212a 879288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00444926

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65715, Miss = 1927, Miss_rate = 0.029, Pending_hits = 390, Reservation_fails = 141
L2_cache_bank[1]: Access = 67852, Miss = 1918, Miss_rate = 0.028, Pending_hits = 383, Reservation_fails = 221
L2_cache_bank[2]: Access = 60001, Miss = 1919, Miss_rate = 0.032, Pending_hits = 390, Reservation_fails = 204
L2_cache_bank[3]: Access = 59751, Miss = 1917, Miss_rate = 0.032, Pending_hits = 409, Reservation_fails = 68
L2_cache_bank[4]: Access = 60498, Miss = 1917, Miss_rate = 0.032, Pending_hits = 398, Reservation_fails = 198
L2_cache_bank[5]: Access = 58421, Miss = 1920, Miss_rate = 0.033, Pending_hits = 373, Reservation_fails = 252
L2_cache_bank[6]: Access = 55569, Miss = 1923, Miss_rate = 0.035, Pending_hits = 391, Reservation_fails = 271
L2_cache_bank[7]: Access = 58503, Miss = 1920, Miss_rate = 0.033, Pending_hits = 418, Reservation_fails = 393
L2_cache_bank[8]: Access = 57735, Miss = 1927, Miss_rate = 0.033, Pending_hits = 406, Reservation_fails = 442
L2_cache_bank[9]: Access = 40667, Miss = 1925, Miss_rate = 0.047, Pending_hits = 401, Reservation_fails = 262
L2_cache_bank[10]: Access = 28474, Miss = 1927, Miss_rate = 0.068, Pending_hits = 388, Reservation_fails = 217
L2_cache_bank[11]: Access = 26196, Miss = 1925, Miss_rate = 0.073, Pending_hits = 373, Reservation_fails = 221
L2_cache_bank[12]: Access = 23960, Miss = 1917, Miss_rate = 0.080, Pending_hits = 364, Reservation_fails = 213
L2_cache_bank[13]: Access = 58190, Miss = 1916, Miss_rate = 0.033, Pending_hits = 363, Reservation_fails = 172
L2_cache_bank[14]: Access = 61680, Miss = 1917, Miss_rate = 0.031, Pending_hits = 372, Reservation_fails = 63
L2_cache_bank[15]: Access = 59312, Miss = 1923, Miss_rate = 0.032, Pending_hits = 369, Reservation_fails = 101
L2_total_cache_accesses = 842524
L2_total_cache_misses = 30738
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 6188
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 253
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 708
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1149370
icnt_total_pkts_simt_to_mem=1959958
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4677
	minimum = 6
	maximum = 86
Network latency average = 15.7339
	minimum = 6
	maximum = 86
Slowest packet = 1684999
Flit latency average = 18.4263
	minimum = 6
	maximum = 82
Slowest flit = 3109223
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00506329
	minimum = 0 (at node 7)
	maximum = 0.0518987 (at node 13)
Accepted packet rate average = 0.00506329
	minimum = 0 (at node 7)
	maximum = 0.0518987 (at node 13)
Injected flit rate average = 0.0127399
	minimum = 0 (at node 7)
	maximum = 0.0898734 (at node 28)
Accepted flit rate average= 0.0127399
	minimum = 0 (at node 7)
	maximum = 0.158228 (at node 13)
Injected packet length average = 2.51613
Accepted packet length average = 2.51613
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1573 (30 samples)
	minimum = 6 (30 samples)
	maximum = 91.2 (30 samples)
Network latency average = 11.8068 (30 samples)
	minimum = 6 (30 samples)
	maximum = 81.6333 (30 samples)
Flit latency average = 11.5157 (30 samples)
	minimum = 6 (30 samples)
	maximum = 78.4 (30 samples)
Fragmentation average = 6.24998e-05 (30 samples)
	minimum = 0 (30 samples)
	maximum = 6.53333 (30 samples)
Injected packet rate average = 0.0241628 (30 samples)
	minimum = 0.0118398 (30 samples)
	maximum = 0.0595495 (30 samples)
Accepted packet rate average = 0.0241628 (30 samples)
	minimum = 0.0118398 (30 samples)
	maximum = 0.0595495 (30 samples)
Injected flit rate average = 0.0539483 (30 samples)
	minimum = 0.022607 (30 samples)
	maximum = 0.16904 (30 samples)
Accepted flit rate average = 0.0539483 (30 samples)
	minimum = 0.0221508 (30 samples)
	maximum = 0.139057 (30 samples)
Injected packet size average = 2.2327 (30 samples)
Accepted packet size average = 2.2327 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 32 sec (392 sec)
gpgpu_simulation_rate = 131678 (inst/sec)
gpgpu_simulation_rate = 2949 (cycle/sec)
