// Seed: 1055486550
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output uwire id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
  assign id_6 = id_2;
  and primCall (id_6, id_5, id_2);
  assign id_1 = 1 + id_2;
  logic id_8 = 1;
endmodule
