##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Decagon_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Decagon_IntClock:R)
		5.2::Critical Path Report for (UART_Decagon_IntClock:R vs. UART_Decagon_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK              | Frequency: 57.23 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Decagon_IntClock  | Frequency: 49.32 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              UART_Decagon_IntClock  41666.7          24194       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Decagon_IntClock  UART_Decagon_IntClock  1.04167e+008     104146392   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.23 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                                iocell1         2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_postpoll\/main_1         macrocell2      6130   8344  24194  RISE       1
\UART_Decagon:BUART:rx_postpoll\/q              macrocell2      3350  11694  24194  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14003  24194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Decagon_IntClock
***************************************************
Clock: UART_Decagon_IntClock
Frequency: 49.32 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Decagon:BUART:sRX:RxBitCounter\/clock
Path slack     : 104146392p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -5360
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14914
-------------------------------------   ----- 
End-of-path arrival time (ps)           14914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q            macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_counter_load\/main_1  macrocell1    7384   8634  104146392  RISE       1
\UART_Decagon:BUART:rx_counter_load\/q       macrocell1    3350  11984  104146392  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/load   count7cell    2931  14914  104146392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Decagon_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                                iocell1         2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_postpoll\/main_1         macrocell2      6130   8344  24194  RISE       1
\UART_Decagon:BUART:rx_postpoll\/q              macrocell2      3350  11694  24194  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14003  24194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (UART_Decagon_IntClock:R vs. UART_Decagon_IntClock:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Decagon:BUART:sRX:RxBitCounter\/clock
Path slack     : 104146392p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -5360
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14914
-------------------------------------   ----- 
End-of-path arrival time (ps)           14914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q            macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_counter_load\/main_1  macrocell1    7384   8634  104146392  RISE       1
\UART_Decagon:BUART:rx_counter_load\/q       macrocell1    3350  11984  104146392  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/load   count7cell    2931  14914  104146392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                                iocell1         2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_postpoll\/main_1         macrocell2      6130   8344  24194  RISE       1
\UART_Decagon:BUART:rx_postpoll\/q              macrocell2      3350  11694  24194  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14003  24194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 29813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                         iocell1       2214   2214  24194  RISE       1
\UART_Decagon:BUART:pollcount_1\/main_3  macrocell12   6130   8344  29813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 29813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                         iocell1       2214   2214  24194  RISE       1
\UART_Decagon:BUART:pollcount_0\/main_2  macrocell13   6130   8344  29813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 30708p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                        iocell1       2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_8  macrocell9    5234   7448  30708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 30708p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                         iocell1       2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_6  macrocell14   5234   7448  30708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 30711p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                        iocell1       2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_9  macrocell6    5231   7445  30711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Decagon_RX(0)/fb
Path End       : \UART_Decagon:BUART:rx_last\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_last\/clock_0
Path slack     : 30711p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_Decagon_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Decagon_RX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Decagon_RX(0)/fb                     iocell1       2214   2214  24194  RISE       1
\UART_Decagon:BUART:rx_last\/main_0  macrocell15   5231   7445  30711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_last\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Decagon:BUART:sRX:RxBitCounter\/clock
Path slack     : 104146392p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -5360
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14914
-------------------------------------   ----- 
End-of-path arrival time (ps)           14914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q            macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_counter_load\/main_1  macrocell1    7384   8634  104146392  RISE       1
\UART_Decagon:BUART:rx_counter_load\/q       macrocell1    3350  11984  104146392  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/load   count7cell    2931  14914  104146392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104151453p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -6010
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q                macrocell6      1250   1250  104146392  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7954   9204  104151453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104153393p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q         macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_1  macrocell7    8514   9764  104153393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104153393p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q       macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_1  macrocell9    8514   9764  104153393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104153393p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q        macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_1  macrocell14   8514   9764  104153393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104153714p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -6010
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q                macrocell5      1250   1250  104148650  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5692   6942  104153714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104153950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q       macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_1  macrocell6    7957   9207  104153950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_1\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104154108p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9049
-------------------------------------   ---- 
End-of-path arrival time (ps)           9049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_1\/q       macrocell12   1250   1250  104152672  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_5  macrocell14   7799   9049  104154108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Decagon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104154596p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                    -500
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104154596  RISE       1
\UART_Decagon:BUART:rx_status_4\/main_1                 macrocell3      2322   5902  104154596  RISE       1
\UART_Decagon:BUART:rx_status_4\/q                      macrocell3      3350   9252  104154596  RISE       1
\UART_Decagon:BUART:sRX:RxSts\/status_4                 statusicell1    2318  11570  104154596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_1\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104154669p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_1\/q      macrocell12   1250   1250  104152672  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_8  macrocell6    7238   8488  104154669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104154985p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q               macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/main_1  macrocell11   6922   8172  104154985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/clock_0            macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155204p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -6010
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_bitclk_enable\/q          macrocell10     1250   1250  104155204  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4202   5452  104155204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_3\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104155916p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_3\/q       macrocell8    1250   1250  104149255  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_3  macrocell6    5991   7241  104155916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_0\/q
Path End       : \UART_Decagon:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104156636p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_0\/q       macrocell6    1250   1250  104146392  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_1  macrocell8    5271   6521  104156636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_Decagon:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104156647p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  104155204  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_2   macrocell8    5260   6510  104156647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104156648p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  104155204  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_2   macrocell6    5258   6508  104156648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_3\/q
Path End       : \UART_Decagon:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156816p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_3\/q               macrocell8    1250   1250  104149255  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/main_2  macrocell11   5090   6340  104156816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/clock_0            macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157224p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q               macrocell5    1250   1250  104148650  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/main_0  macrocell11   4683   5933  104157224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/clock_0            macrocell11         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104157754p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_bitclk_enable\/q   macrocell10   1250   1250  104155204  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_2  macrocell7    4152   5402  104157754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_Decagon:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104157754p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  104155204  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_2   macrocell9    4152   5402  104157754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104157754p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  104155204  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_2  macrocell14   4152   5402  104157754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_2\/q
Path End       : \UART_Decagon:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104158012p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_2\/q               macrocell9    1250   1250  104149867  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/main_3  macrocell11   3895   5145  104158012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_stop1_reg\/clock_0            macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Decagon:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158071p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158071  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_6         macrocell6    3146   5086  104158071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Decagon:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158075p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158071  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_6         macrocell8    3142   5082  104158075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Decagon:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158084p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158084  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_7         macrocell8    3132   5072  104158084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Decagon:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158088p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158084  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_7         macrocell6    3128   5068  104158088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158252p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158084  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_7       macrocell7    2965   4905  104158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Decagon:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158252p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158084  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_7         macrocell9    2965   4905  104158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158255p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158071  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_6       macrocell7    2962   4902  104158255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Decagon:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158255p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158071  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_6         macrocell9    2962   4902  104158255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Decagon:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158265p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158265  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/main_1   macrocell10   2951   4891  104158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Decagon:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104158265p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158265  RISE       1
\UART_Decagon:BUART:pollcount_1\/main_1        macrocell12   2951   4891  104158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Decagon:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 104158265p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158265  RISE       1
\UART_Decagon:BUART:pollcount_0\/main_1        macrocell13   2951   4891  104158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Decagon:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158278p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  104158278  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/main_2   macrocell10   2939   4879  104158278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Decagon:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158284p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104158284  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_5         macrocell8    2932   4872  104158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Decagon:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158288p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158288  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/main_0   macrocell10   2928   4868  104158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_bitclk_enable\/clock_0              macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Decagon:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104158288p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158288  RISE       1
\UART_Decagon:BUART:pollcount_1\/main_0        macrocell12   2928   4868  104158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Decagon:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 104158288p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158288  RISE       1
\UART_Decagon:BUART:pollcount_0\/main_0        macrocell13   2928   4868  104158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Decagon:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158288p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104158284  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_5         macrocell6    2928   4868  104158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_1\/q
Path End       : \UART_Decagon:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104158291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_1\/q       macrocell12   1250   1250  104152672  RISE       1
\UART_Decagon:BUART:pollcount_1\/main_2  macrocell12   3616   4866  104158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158302p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104158284  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_5       macrocell7    2915   4855  104158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Decagon:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158302p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104158284  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_5         macrocell9    2915   4855  104158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_0\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158522p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_0\/q       macrocell13   1250   1250  104153980  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_7  macrocell14   3385   4635  104158522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_0\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158543p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_0\/q       macrocell13   1250   1250  104153980  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_10  macrocell6    3364   4614  104158543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_2\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158657p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_2\/q       macrocell9    1250   1250  104149867  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_4  macrocell6    3250   4500  104158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_2\/q
Path End       : \UART_Decagon:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158660p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_2\/q       macrocell9    1250   1250  104149867  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_4  macrocell8    3247   4497  104158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_2\/q
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158662p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_2\/q         macrocell9    1250   1250  104149867  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_4  macrocell7    3245   4495  104158662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_2\/q
Path End       : \UART_Decagon:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158662p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_2\/q       macrocell9    1250   1250  104149867  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_4  macrocell9    3245   4495  104158662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_2\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158662p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_2\/q        macrocell9    1250   1250  104149867  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_4  macrocell14   3245   4495  104158662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q       macrocell5    1250   1250  104148650  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_0  macrocell8    3065   4315  104158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q         macrocell5    1250   1250  104148650  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_0  macrocell7    3065   4315  104158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q       macrocell5    1250   1250  104148650  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_0  macrocell9    3065   4315  104158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q        macrocell5    1250   1250  104148650  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_0  macrocell14   3065   4315  104158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_1\/q
Path End       : \UART_Decagon:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158962p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_1\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_1\/q       macrocell5    1250   1250  104148650  RISE       1
\UART_Decagon:BUART:rx_state_0\/main_0  macrocell6    2945   4195  104158962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_0\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_load_fifo\/q
Path End       : \UART_Decagon:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104159201p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3130
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_load_fifo\/q            macrocell7      1250   1250  104156147  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3086   4336  104159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_3\/q
Path End       : \UART_Decagon:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104159288p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_3\/q       macrocell8    1250   1250  104149255  RISE       1
\UART_Decagon:BUART:rx_state_3\/main_3  macrocell8    2618   3868  104159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_3\/q
Path End       : \UART_Decagon:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104159291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_3\/q         macrocell8    1250   1250  104149255  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/main_3  macrocell7    2615   3865  104159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_load_fifo\/clock_0                  macrocell7          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_3\/q
Path End       : \UART_Decagon:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_3\/q       macrocell8    1250   1250  104149255  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_3  macrocell9    2615   3865  104159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_state_3\/q
Path End       : \UART_Decagon:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104159291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_3\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_state_3\/q        macrocell8    1250   1250  104149255  RISE       1
\UART_Decagon:BUART:rx_status_3\/main_3  macrocell14   2615   3865  104159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_0\/q
Path End       : \UART_Decagon:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Decagon:BUART:pollcount_1\/clock_0
Path slack     : 104159599p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_0\/q       macrocell13   1250   1250  104153980  RISE       1
\UART_Decagon:BUART:pollcount_1\/main_4  macrocell12   2308   3558  104159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_1\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:pollcount_0\/q
Path End       : \UART_Decagon:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Decagon:BUART:pollcount_0\/clock_0
Path slack     : 104159599p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:pollcount_0\/q       macrocell13   1250   1250  104153980  RISE       1
\UART_Decagon:BUART:pollcount_0\/main_3  macrocell13   2308   3558  104159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:pollcount_0\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_last\/q
Path End       : \UART_Decagon:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159609p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                   -3510
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_last\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_last\/q          macrocell15   1250   1250  104159609  RISE       1
\UART_Decagon:BUART:rx_state_2\/main_9  macrocell9    2298   3548  104159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_state_2\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Decagon:BUART:rx_status_3\/q
Path End       : \UART_Decagon:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104162002p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Decagon_IntClock:R#1 vs. UART_Decagon_IntClock:R#2)   104166667
- Setup time                                                                    -500
------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                             104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:rx_status_3\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\UART_Decagon:BUART:rx_status_3\/q       macrocell14    1250   1250  104162002  RISE       1
\UART_Decagon:BUART:sRX:RxSts\/status_3  statusicell1   2914   4164  104162002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Decagon:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

