verilog/
sim_build/
*.vcd
*.fst
results.xml