LIBRARY IEEE;
LIBRARY IEEE.STD_LOGIC_1164.ALL;

entity Shameem_03132022_TristateBuffer
	port (Shameem_03132022_A, Shameem_03132022_Enable: IN STD_LOGIC;
			Shameem_03132022_C: OUT STD_lOGIC);
end Shameem_03132022_TristateBuffer;

architecture arch of Shameem_03132022_SRAM is
begin
	
end arch;
			
		